Release 14.7 Xflow P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/SuperSystem/implementation 

Using Flow File: C:/SuperSystem/implementation/fpga.flw 
Using Option File(s): 
 C:/SuperSystem/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"C:/SuperSystem/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
C:/SuperSystem/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/SuperSystem/implementation/system.ngc" ...
Loading design module
"C:/SuperSystem/implementation/system_button_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_switch_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_rs232_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_debug_module_wrapper.ngc"...
Loading design module "C:/SuperSystem/implementation/system_seg_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_axi_timer_0_wrapper.ngc"...
Loading design module "C:/SuperSystem/implementation/system_led_wrapper.ngc"...
Loading design module
"C:/SuperSystem/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/SuperSystem/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/SuperSystem/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/SuperSystem/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/SuperSystem/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/SuperSystem/implementation/system_axi_intc_0_wrapper.ncf" to module
"axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  57 sec
Total CPU time to NGDBUILD completion:   56 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "Switch_GPIO_IO_I_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "Switch_GPIO_IO_I_pin<8>" is not constrained (LOC)
   to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c84aeaee) REAL time: 39 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: Switch_GPIO_IO_I_pin<15>
   	 Comp: Switch_GPIO_IO_I_pin<14>
   	 Comp: Switch_GPIO_IO_I_pin<13>
   	 Comp: Switch_GPIO_IO_I_pin<12>
   	 Comp: Switch_GPIO_IO_I_pin<11>
   	 Comp: Switch_GPIO_IO_I_pin<10>
   	 Comp: Switch_GPIO_IO_I_pin<9>
   	 Comp: Switch_GPIO_IO_I_pin<8>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: Switch_GPIO_IO_I_pin<0>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: Switch_GPIO_IO_I_pin<8>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<9>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<10>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<11>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<12>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<13>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<14>   IOSTANDARD = LVCMOS18
   	 Comp: Switch_GPIO_IO_I_pin<15>   IOSTANDARD = LVCMOS18


INFO:Place:834 - Only a subset of IOs are locked. Out of 56 IOs, 48 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c84aeaee) REAL time: 39 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fbc9f428) REAL time: 39 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bd11312c) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bd11312c) REAL time: 46 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:53a55b4) REAL time: 47 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:d96c8bbd) REAL time: 47 secs 

Phase 8.8  Global Placement
........................................
........................................
..
.......................................
...........................................................
.........................................................
Phase 8.8  Global Placement (Checksum:909ad1cb) REAL time: 1 mins 13 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:909ad1cb) REAL time: 1 mins 13 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:b159ee45) REAL time: 1 mins 22 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b159ee45) REAL time: 1 mins 22 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b159ee45) REAL time: 1 mins 22 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   44
Slice Logic Utilization:
  Number of Slice Registers:                 2,077 out of 126,800    1%
    Number used as Flip Flops:               2,043
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               34
  Number of Slice LUTs:                      2,741 out of  63,400    4%
    Number used as logic:                    2,421 out of  63,400    3%
      Number using O6 output only:           1,991
      Number using O5 output only:              43
      Number using O5 and O6:                  387
      Number used as ROM:                        0
    Number used as Memory:                     246 out of  19,000    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           182
        Number using O6 output only:           181
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     64
      Number with same-slice carry load:         4
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,124 out of  15,850    7%
  Number of LUT Flip Flop pairs used:        3,218
    Number with an unused Flip Flop:         1,274 out of   3,218   39%
    Number with an unused LUT:                 477 out of   3,218   14%
    Number of fully used LUT-FF pairs:       1,467 out of   3,218   45%
    Number of unique control sets:             153
    Number of slice register sites lost
      to control set restrictions:             591 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        56 out of     210   26%
    Number of LOCed IOBs:                       48 out of      56   85%
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     135   11%
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     300    1%
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     300    1%
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     240    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         1 out of       6   16%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.45

Peak Memory Usage:  645 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,077 out of 126,800    1%
    Number used as Flip Flops:               2,043
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               34
  Number of Slice LUTs:                      2,741 out of  63,400    4%
    Number used as logic:                    2,421 out of  63,400    3%
      Number using O6 output only:           1,991
      Number using O5 output only:              43
      Number using O5 and O6:                  387
      Number used as ROM:                        0
    Number used as Memory:                     246 out of  19,000    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           182
        Number using O6 output only:           181
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:     64
      Number with same-slice carry load:         4
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,124 out of  15,850    7%
  Number of LUT Flip Flop pairs used:        3,218
    Number with an unused Flip Flop:         1,274 out of   3,218   39%
    Number with an unused LUT:                 477 out of   3,218   14%
    Number of fully used LUT-FF pairs:       1,467 out of   3,218   45%
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        56 out of     210   26%
    Number of LOCed IOBs:                       48 out of      56   85%
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     135   11%
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     300    1%
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     300    1%
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     240    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         1 out of       6   16%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20182 unrouted;      REAL time: 26 secs 

Phase  2  : 15705 unrouted;      REAL time: 27 secs 

Phase  3  : 5563 unrouted;      REAL time: 37 secs 

Phase  4  : 5563 unrouted; (Setup:0, Hold:15274, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13039, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13039, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13039, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13039, Component Switching Limit:0)     REAL time: 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 
Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  935 |  0.187     |  1.406      |
+---------------------+--------------+------+------+------------+-------------+
|           CLK_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGCTRL_X0Y1| No   |   71 |  0.027     |  1.259      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  0.654     |  1.360      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.356ns|     6.644ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.018ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.106ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.522ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.260ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.602ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.390ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      6.644ns|            0|            0|            0|       373356|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.644ns|          N/A|            0|            0|       373356|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 6 secs 
Total CPU time to PAR completion: 55 secs 

Peak Memory Usage:  573 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 373370 paths, 0 nets, and 15737 connections

Design statistics:
   Minimum period:   6.644ns (Maximum frequency: 150.512MHz)


Analysis completed Fri Dec 04 15:32:34 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 47 secs 


