# new-one
Title : 7 Bit parity generator.

Aim : To Design and Simulate 7 Bit parity generator using verilog code. 

Introduction : 

Logic Diagram :
![parity image](https://user-images.githubusercontent.com/121932143/213925340-b05c3a28-ee38-4623-b589-bd37dbc393e6.png)

Truth Table :
![image](https://user-images.githubusercontent.com/121932143/213925933-27faa81f-7ab4-4e97-8d18-650c91032c98.png)
