# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU
do simulation/ctrl_unit_sim/cu_sim_tb.sv
# ** Error: /usr/bin/import: /opt/intelFPGA_lite/23.1std/questa_fse/gcc-10.3.0-linux_x86_64/lib64/libstdc++.so.6: version `GLIBCXX_3.4.30' not found (required by /lib/x86_64-linux-gnu/libicuuc.so.74)
# Error in macro ./simulation/ctrl_unit_sim/cu_sim_tb.sv line 1
# /usr/bin/import: /opt/intelFPGA_lite/23.1std/questa_fse/gcc-10.3.0-linux_x86_64/lib64/libstdc++.so.6: version `GLIBCXX_3.4.30' not found (required by /lib/x86_64-linux-gnu/libicuuc.so.74)
#     while executing
# "exec </dev/null /usr/bin/import pkg_rf_ldst_intf::*"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 80)
#     invoked from within
# "import pkg_rf_ldst_intf::*"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_ldst_intf.sv   design_rtl/support/plexer_funcs.sv   design_rtl/ctrl_unit/ctrl_unit.sv    design_rtl/ctrl_unit/inst_decode.sv  simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:54:48 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling package pkg_rf_ldst_intf
# ** Error: (vlog-13069) design_rtl/interface/rf_ldst_intf.sv(5): near "rf_ldst_intf": syntax error, unexpected IDENTIFIER, expecting class.
# ** Error: (vlog-13069) design_rtl/interface/rf_ldst_intf.sv(5): near "#": syntax error, unexpected '#'.
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# ** Error: (vlog-13069) design_rtl/ctrl_unit/ctrl_unit.sv(31): near ";": syntax error, unexpected ';', expecting ')'.
# -- Compiling module inst_decode
# ** Error: (vlog-13069) design_rtl/interface/rf_ldst_intf.sv(5): near "(": syntax error, unexpected '('.
# ** Error: simulation/ctrl_unit_sim/cu_sim_tb.sv(1): (vlog-13006) Could not find the package (pkg_rf_ldst_intf).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 16:54:48 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 24
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_ldst_intf.sv   design_rtl/support/plexer_funcs.sv   design_rtl/ctrl_unit/ctrl_unit.sv    design_rtl/ctrl_unit/inst_decode.sv  simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:58:29 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling package pkg_rf_ldst_intf
# ** Error: (vlog-13069) design_rtl/interface/rf_ldst_intf.sv(5): near "rf_ldst_intf": syntax error, unexpected IDENTIFIER, expecting class.
# ** Error: (vlog-13069) design_rtl/interface/rf_ldst_intf.sv(5): near "#": syntax error, unexpected '#'.
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# ** Error: (vlog-13069) design_rtl/ctrl_unit/ctrl_unit.sv(31): near ";": syntax error, unexpected ';', expecting ')'.
# -- Compiling module inst_decode
# ** Error: (vlog-13069) design_rtl/interface/rf_ldst_intf.sv(5): near "(": syntax error, unexpected '('.
# ** Error: simulation/ctrl_unit_sim/cu_sim_tb.sv(1): (vlog-13006) Could not find the package (pkg_rf_ldst_intf).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 16:58:29 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 24
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_ldst_intf.sv   design_rtl/support/plexer_funcs.sv   design_rtl/ctrl_unit/ctrl_unit.sv    design_rtl/ctrl_unit/inst_decode.sv  simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:00:10 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# ** Error: (vlog-13069) design_rtl/ctrl_unit/ctrl_unit.sv(31): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 17:00:10 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 24
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_ldst_intf.sv   design_rtl/support/plexer_funcs.sv   design_rtl/ctrl_unit/ctrl_unit.sv    design_rtl/ctrl_unit/inst_decode.sv  simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:00:18 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# ** Error: simulation/ctrl_unit_sim/cu_sim_tb.sv(25): 'rf_ldst_intf' is an unknown type.
# Or did you omit the '()' for an instantiation?
# End time: 17:00:18 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 24
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_ldst_intf.sv   design_rtl/support/plexer_funcs.sv   design_rtl/ctrl_unit/ctrl_unit.sv    design_rtl/ctrl_unit/inst_decode.sv  simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:02:39 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 17:02:39 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_ldst_intf.sv   design_rtl/support/plexer_funcs.sv   design_rtl/ctrl_unit/ctrl_unit.sv    design_rtl/ctrl_unit/inst_decode.sv  simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:03:06 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 17:03:06 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 17:03:16 on Mar 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.pkg_plexer_funcs(fast)
# Loading work.ctrl_unit_sv_unit(fast)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
add wave -position insertpoint  \
sim:/cu_sim_tb/RF_ADDR_W \
sim:/cu_sim_tb/clk \
sim:/cu_sim_tb/rst_n \
sim:/cu_sim_tb/h2f_io \
sim:/cu_sim_tb/h2f_write \
sim:/cu_sim_tb/isrunning \
sim:/cu_sim_tb/move_start \
sim:/cu_sim_tb/move_src_addr \
sim:/cu_sim_tb/move_dst_addr \
sim:/cu_sim_tb/move_line_num \
sim:/cu_sim_tb/eu_fetch \
sim:/cu_sim_tb/eu_exec \
sim:/cu_sim_tb/eu_fetch_addr
add wave -position insertpoint  \
sim:/cu_sim_tb/ldst/RF_ADDR_W \
sim:/cu_sim_tb/ldst/LINE_NUM_W \
sim:/cu_sim_tb/ldst/SDRAM_ADDR_W \
sim:/cu_sim_tb/ldst/load_start \
sim:/cu_sim_tb/ldst/store_start \
sim:/cu_sim_tb/ldst/rf_addr \
sim:/cu_sim_tb/ldst/sdram_addr \
sim:/cu_sim_tb/ldst/line_num
add wave -position insertpoint  \
sim:/cu_sim_tb/RF_ADDR_W \
sim:/cu_sim_tb/clk \
sim:/cu_sim_tb/rst_n \
sim:/cu_sim_tb/h2f_io \
sim:/cu_sim_tb/h2f_write \
sim:/cu_sim_tb/isrunning \
sim:/cu_sim_tb/move_start \
sim:/cu_sim_tb/move_src_addr \
sim:/cu_sim_tb/move_dst_addr \
sim:/cu_sim_tb/move_line_num \
sim:/cu_sim_tb/eu_fetch \
sim:/cu_sim_tb/eu_exec \
sim:/cu_sim_tb/eu_fetch_addr
add wave -position insertpoint  \
sim:/cu_sim_tb/ldst/RF_ADDR_W \
sim:/cu_sim_tb/ldst/LINE_NUM_W \
sim:/cu_sim_tb/ldst/SDRAM_ADDR_W \
sim:/cu_sim_tb/ldst/load_start \
sim:/cu_sim_tb/ldst/store_start \
sim:/cu_sim_tb/ldst/rf_addr \
sim:/cu_sim_tb/ldst/sdram_addr \
sim:/cu_sim_tb/ldst/line_num
run -a 
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(97)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 97
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/simulation/ctrl_unit_sim/wave.do
quit -sim 
# End time: 17:35:04 on Mar 05,2025, Elapsed time: 0:31:48
# Errors: 0, Warnings: 1
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move.sv          design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:35:09 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/interface/rf_move.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:35:09 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 25
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:35:34 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# ** Error: (vlog-13069) design_rtl/ctrl_unit/ctrl_unit.sv(65): near ".": syntax error, unexpected '.'.
# End time: 17:35:34 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/ctrl_unit_sim/compile.tcl line 25
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:35:50 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 17:35:50 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 17:35:53 on Mar 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.pkg_plexer_funcs(fast)
# Loading work.ctrl_unit_sv_unit(fast)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
add wave -position insertpoint  \
sim:/cu_sim_tb/RF_ADDR_W \
sim:/cu_sim_tb/clk \
sim:/cu_sim_tb/rst_n \
sim:/cu_sim_tb/h2f_io \
sim:/cu_sim_tb/h2f_write \
sim:/cu_sim_tb/isrunning \
sim:/cu_sim_tb/eu_fetch \
sim:/cu_sim_tb/eu_exec \
sim:/cu_sim_tb/eu_fetch_addr
add wave -position insertpoint  \
sim:/cu_sim_tb/i_rf_move_intf/RF_ADDR_W \
sim:/cu_sim_tb/i_rf_move_intf/LINE_NUM_W \
sim:/cu_sim_tb/i_rf_move_intf/start \
sim:/cu_sim_tb/i_rf_move_intf/src_addr \
sim:/cu_sim_tb/i_rf_move_intf/dst_addr \
sim:/cu_sim_tb/i_rf_move_intf/line_num
add wave -position insertpoint  \
sim:/cu_sim_tb/i_rf_ldst_intf/RF_ADDR_W \
sim:/cu_sim_tb/i_rf_ldst_intf/LINE_NUM_W \
sim:/cu_sim_tb/i_rf_ldst_intf/SDRAM_ADDR_W \
sim:/cu_sim_tb/i_rf_ldst_intf/load_start \
sim:/cu_sim_tb/i_rf_ldst_intf/store_start \
sim:/cu_sim_tb/i_rf_ldst_intf/rf_addr \
sim:/cu_sim_tb/i_rf_ldst_intf/sdram_addr \
sim:/cu_sim_tb/i_rf_ldst_intf/line_num
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/simulation/ctrl_unit_sim/wave.do
run -a
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(98)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 98
quit -sim 
# End time: 19:19:30 on Mar 05,2025, Elapsed time: 1:43:37
# Errors: 0, Warnings: 1
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:19:34 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 19:19:34 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 19:19:36 on Mar 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.pkg_plexer_funcs(fast)
# Loading work.ctrl_unit_sv_unit(fast)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
do simulation/ctrl_unit_sim/wave.do
run -a
# test param =      114514
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(100)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 100
quit -siom
# unknown switch: -siom
quit -siim
# unknown switch: -siim
quit -sim
# End time: 19:20:37 on Mar 05,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 1
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:20:42 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 19:20:42 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 19:20:44 on Mar 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.pkg_plexer_funcs(fast)
# Loading work.ctrl_unit_sv_unit(fast)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
run -a
# test param =          10
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(100)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 100
quit -sim
# End time: 19:21:54 on Mar 05,2025, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
do simulation/ctrl_unit_sim/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
#  design_rtl/interface/rf_move_intf.sv     design_rtl/interface/rf_ldst_intf.sv     design_rtl/support/plexer_funcs.sv       design_rtl/ctrl_unit/ctrl_unit.sv        design_rtl/ctrl_unit/inst_decode.sv      simulation/ctrl_unit_sim/cu_sim_tb.sv 
#   
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:21:56 on Mar 05,2025
# vlog -reportprogress 300 -sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/support/plexer_funcs.sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv simulation/ctrl_unit_sim/cu_sim_tb.sv 
# -- Compiling interface rf_move_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling package pkg_plexer_funcs
# -- Compiling package ctrl_unit_sv_unit
# -- Importing package pkg_plexer_funcs
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module cu_sim_tb
# 
# Top level modules:
# 	cu_sim_tb
# End time: 19:21:56 on Mar 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do simulation/ctrl_unit_sim/elaborate.tcl
# cu_sim_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver cu_sim_tb 
# Start time: 19:21:57 on Mar 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ctrl_unit(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.cu_sim_tb(fast)
# Loading work.rf_move_intf(fast__1)
# Loading work.rf_ldst_intf(fast__1)
# Loading work.pkg_plexer_funcs(fast)
# Loading work.ctrl_unit_sv_unit(fast)
# Loading work.ctrl_unit(fast)
# Loading work.inst_decode(fast)
run -a
# test param =     114514
# ** Note: $stop    : simulation/ctrl_unit_sim/cu_sim_tb.sv(100)
#    Time: 660 ps  Iteration: 1  Instance: /cu_sim_tb
# Break in Module cu_sim_tb at simulation/ctrl_unit_sim/cu_sim_tb.sv line 100
