<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SSS Orbital<span id="projectnumber">&#160;v1.0.0</span>
   </div>
   <div id="projectbrief">API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all file members with links to the files they belong to:</div>

<h3><a id="index_r" name="index_r"></a>- r -</h3><ul>
<li>RCC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_CRCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_CRCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_CRCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf0c26180146aedeec41861fd765a05c">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0114d8249d989c5ab3feac252e30509e">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_DMA2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf754f312ede73c0d5d35e1a08b614f94">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_FLASHEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga017e6c848c4bab48fa6bd94a28d90005">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_FLASHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96e5f87c2477f3529028abd3bd534c60">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_FLASHEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd90ad2f84636bce8972729603f723b">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_TSCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee8fae899701aa383d09cda34cc5fa8">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_TSCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab320f620aefd59075ad6a9b95ec47b07">stm32l476xx.h</a></li>
<li>RCC_AHB1ENR_TSCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3c6fd69b218ca8a7658a48153b1307">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_CRCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_CRCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_CRCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga250ad2c8a4d0fbfd4360afcdce858075">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga577ac0ee66f5e320ea4450234e709a03">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_DMA2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e38f17a99cc2e1f91d622f11ac8c89">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_FLASHRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda086ff0cd47ff4e697ae41c49da5af">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_FLASHRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e6d96ec7c819a23dd42ce4907e4fb7">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_FLASHRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad63a74288b78f9f25f25b52e6ffb15ba">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_TSCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0294485b5d395f97d5351ae6d780176f">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_TSCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03fd558a2647cb1190c1c36075e390bf">stm32l476xx.h</a></li>
<li>RCC_AHB1RSTR_TSCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64e4c3d661c17739fab3d4ecc55c778c">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_CRCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18cd30e2db07ed1781fce4e8e18b328f">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_CRCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fa634d0d6db64bf205082d3e5e4cb1">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_CRCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a6e1e03746d91fe0d05afc5c405b67">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24ea798f334e8f107925566ed485f4fa">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7169a7acd52e3ce5e49d4988dc4e56a">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae718584e454c6fb9f73ba37fe6be7aff">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81c16367d4b828b224260ed3a9c59d32">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed651b012fcff622e029937639280c1">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_DMA2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee8f7a8895cf17cebb3b751c990c4227">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_FLASHSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd939ca37c1f068f35130d41b408e692">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_FLASHSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05163a7b2434f66f832a78a885a712d7">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_FLASHSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c6b62c474f30d40a208289fedd0aa8">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_SRAM1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9609cd1cda5ee92417942387baeeccb8">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_SRAM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb5b54f3dba267bfbb07087662298e8">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_SRAM1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75433424dadb333925b5e381f632a07d">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_TSCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc3cdf6743aaed2905b026b295ea466">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_TSCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9455b5f2b86aa11d82b52226aa136">stm32l476xx.h</a></li>
<li>RCC_AHB1SMENR_TSCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad196be2d5d6fc3972d7a59ff06d9f154">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_ADCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572deae1bb34ec7cd8a2a432c001c666">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_ADCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea51d7b390dfe1c9c8b9399c27770d6">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_ADCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8782eea3d3eabd5d2693d0f2d4bd19a6">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bfbb4cc8a71e4f5363da9cdbbe44c8e">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4555512f6767b69cda6eedddc9bc050e">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d154920db80ea031a9d2eb90c9248a4">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc3892056d1c4fb4135d34f8991ee61">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc11f38a9a05e29db1fdebd880d943a">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOBEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceada0ae3ae3ac902ae7700c1158b257">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9a60540411bf01264cf33d2e21c1d7f">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9e42ed2487f18a13a35b391d38d5f1d">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e74ec3daf6bfd6c27d552092e828c4">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIODEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43844f29cc81f85a67e2f7d2ec0c616a">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIODEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f736b54cb8942c349d43e3fc124dca1">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIODEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb9b92668dc4a6bd8fa341bb8aaa4435">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOEEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f4d0d0445bf59f57a0b43719854dcd8">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOEEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57a0472aea88cfb025e7992debf385ac">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOEEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab59f3f677bc5ad2aef02b6e3587aadaa">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a3a998ed7e4c8146b01094a17fbb5d">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4a690d89994da84933ebe902bee11a">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOFEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaba09df5564d8346b7fc6cb0ddc5d2d7">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2232eea2e57eda95532d982623d6871a">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7dca536d67df03798c4cc614e8e856c">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36f423b7e517ffd4f71f9537c99b972d">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOHEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2adba2bde4eee3b85bc4551c18f90113">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4a0bd82d29a4e39bf5ead3bbe26b8e">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_GPIOHEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f92df176f4d27638bf60bb22a8f2bca">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_OTGFSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_OTGFSEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_OTGFSEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80a6b042ea1a1362cba76f697a2b941c">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_RNGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_RNGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe2170ecd918ffe5d888e76c3dcd5cab">stm32l476xx.h</a></li>
<li>RCC_AHB2ENR_RNGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf92e60b54c63999846b0e8392131a6c">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_ADCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d92799ad4647f55642e2442ab155497">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_ADCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35292b47aecca607f58a3bf5e2dd178">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_ADCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa07bb31c46ac7b9f21183b36c7f033c4">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOARST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99b497b1c5009c40425325c4f522eed6">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOARST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb17f567072d723a77a7778ae57b5481">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOARST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d11b02af27ce1f373d22277ed350f">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5897d8bbf2270b44b9fe6a753358bdc7">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27eedf92cf433c581b7526a8f53c359a">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOBRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac024093274753ec84004ccd0cf657ad1">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd42ee66f9fba88599fe8f5aaef6b368">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa335d9251d3a17e6df1ec64da739fe8">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf472350884b76c637d16699f37d80cfa">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIODRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea34bedb05bf13a77b2af967e6df37">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIODRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa53208792b9ac6ac8ea0e8e958a6ed39">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIODRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db6b05f397bc5dfbfb366ecc34893c2">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOERST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcf406f955f5270473ccf1fca6e7c0f2">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOERST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac69491a2f9d32be1415fe4d39f884947">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOERST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb02000c9ce607b20966b3fcb8898fd4">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOFRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga024f5d051ca12f2277964d979ebd140a">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOFRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0273e386bb5e3ea82f80f86e12d9ff">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOFRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c71a1160f86dfa38933e7f6283bcd6a">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4140a720f8be6a1d1e5275c93d24cb3">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36bfb6ccfaf2900a8fb9a56fc64696f3">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9541c65ee8da798e3c534bdbaa16208">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOHRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7651b356796500e75dd91c480da9929">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOHRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b46261b4159cd6ef1a29ea2845c554d">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_GPIOHRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58bce4436ef66aeace166ae6eb316660">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_OTGFSRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_OTGFSRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_OTGFSRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f5fe9c74c695fe79917ce4828d2e24b">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_RNGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_RNGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac557e9b39e599539fb5cc2a100de60">stm32l476xx.h</a></li>
<li>RCC_AHB2RSTR_RNGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadeefbc7de6773eedfba70fb6cd83890">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_ADCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca83afa05f28da0a5a54e0fd091d261">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_ADCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab03aaec838a23878c773ead679deadfc">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_ADCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2829a9a65012dab51c26d98bc35f630">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOASMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7c5ac437c8c1e1e29fb49deb9ea0438">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOASMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3039863a420e3704a9e31adc02ade737">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOASMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab45aeb135ce4430be6c901a153e153f2">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOBSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab733b261d50d090870fea09aefdce06c">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOBSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7900f2d0a8f153923dab6ad5d02f6c8">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOBSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b89670325e2370a5301ee665b89a51a">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17fad7faff60c243315a87b719e70a85">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dde010421ea24731449699ab57a9f78">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cdd682f39ca47f2f2dcb80b455961c3">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIODSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa94fd0923bd3eff707d4467e781b72e0">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIODSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62cf31894c52a48ff39b40e809923bb9">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIODSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7334399226bd8a1e1e8cfece3d0deb85">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOESMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae08c076b2a31e3e769e05ed5f80ef8e9">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOESMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4059fb44036b1501db35c62ce1c3184d">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOESMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga642a49afbd6b846f6d10cb5f575cc585">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOFSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76f7c7e4310878966c0ba0addbc44854">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOFSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2a4c8a9903376b4320508c32492a54">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOFSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6ec6fc7954579573deaaa87d915cb5">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44f80401cb8e727f006c28c05b50e75f">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab51ed60af9cb6c0a2b5231c1062ecf3e">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e40bbe5ee646fe4262bd1476d7a3cf8">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOHSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee41825be9f5454ad43b57a46b431ebb">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOHSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f3df86eb67978ce5c6cc4497fa7d0e8">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_GPIOHSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4184754a654c67b331a47a0ade2026">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_OTGFSSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga749ae0f64beb9a577f39eb630ec3ca9c">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_OTGFSSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7f22b228bb17866a6bbfa90df954999">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_OTGFSSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb7882ca9b9add9e90254ce20e36dd77">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_RNGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25c026bad04839fd4a70713ff392d6af">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_RNGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga364048c7483c792b4b7d9381c7285893">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_RNGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dab74dd6e916889b4dec4c838abf863">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_SRAM2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0450e5b8cff17c36ea7ae66efdc7a568">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_SRAM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bf588c8ac1af9c63398fbc354c5015">stm32l476xx.h</a></li>
<li>RCC_AHB2SMENR_SRAM2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadadff0af18424d46241127f2d3e3fc84">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_FMCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_FMCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga092fdcfd514ac903cd960c11ee20c2a9">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_FMCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad75fec321f30ee3915b93e439f47db70">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_QSPIEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f25e0d1a24e53f53405dd9b67b84c7">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_QSPIEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4526ab85b9c1248db40b197e5e25c8ca">stm32l476xx.h</a></li>
<li>RCC_AHB3ENR_QSPIEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871c3ff33c1129af2208dd1280ad9192">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_FMCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cb6a1a0d4de22b92621b759af3febd">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_FMCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0968f088792a5ad3f40a5dc428832448">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_FMCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ff5684e3b2dd8cfa54cd7f676a7c868">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_QSPIRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga234abc40ffa9bdac10d20e46feedb697">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_QSPIRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98041f2a18e7e7441d43b9c33e609a4">stm32l476xx.h</a></li>
<li>RCC_AHB3RSTR_QSPIRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc11d1ab7a16ca859cc953655fbf7cf1">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_FMCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d1c19e5b31a581f3908e61293ae6a2">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_FMCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae693d64bdedbea3bb1d60cc48c49d57e">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_FMCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac524eddc5ac8ffb029257f4adddb99f7">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_QSPISMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f073b220cea45fd89851e8184847fad">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_QSPISMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga974a2a8bddee2130eb9e7cce2c8527f6">stm32l476xx.h</a></li>
<li>RCC_AHB3SMENR_QSPISMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc0cc35f5bf63089085aeea2ea7376a1">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_CAN1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa42ebad5e4e1f922116d0ffc1611d15c">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_CAN1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f05ddee4180216e13d723ca051edd83">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_CAN1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga200dc182c8a0d54487942c6534861c00">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_DAC1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffafd2293c4e0b816c421415f82d14e2">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_DAC1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94845ec4db6061d85117f0e6bf08819d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_DAC1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a76a92680f52c657f4c52a1185a35">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab649fa70e41eb9598a6e221ded3c103">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7b43762ccbf1f28880397a02e06e01">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa64bad4eb07716ffdbe957cbd8bb2f72">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaf3bfa5d58de3af86363d0080af3f77">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af9b25dc4096d7abb1523cdf097d492">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e13263f86e14d7c48c6ba497fe48f3">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab85b8956a8ca969b2f74152162cb5f42">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf402ef0571cfe699900a76584d10cb49">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_I2C3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1934714301456cb5df5183e323ab96b9">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LCDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63d233c86cafe6d2de5067fe91b727a6">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LCDEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2caf128234b67610a3e9e3bf2ebe40c">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LCDEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb261b464925b211c3b973df2fe0b0da">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LPTIM1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99556515f85f947a8d17dff2fc41c6e1">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LPTIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa24e73c9e2a632e0f6742e97e5e2d4d1">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_LPTIM1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57302efec8b59445b289646e467552db">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_OPAMPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2abdbf54964d93e514086be0d8808de">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_OPAMPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3614f66015ad640557859103eb32cc4a">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_OPAMPEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cec944370beefec4b98e994435ded2c">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_PWREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5238be17953fd9bbafbcccbb1ca0195">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_PWREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8867cbab378fe603de09a31b24718595">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_PWREN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a82e86ac6ded7975b125121dbe784b0">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeab8cb42b56fe3fb1b489c435792624d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf16b0b72048819e7bb16d27d861b2e45">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace4dae26bb9441d23ad9c914137f0f45">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee329cef36d18fa11f454971e0a254b">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8802fede794db20804b92df2ab6ec9b">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_SPI3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3043259071db79c1e61b9baf02533313">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35c39cf848b783c1173347b3eab56638">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae497a8de1be77c7bddc50d24d053f976">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11799ecb8ed05c27b1920e1409d5df17">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65df749a03047047e24414b993529ee2">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95965977cbfa7e7fbd28cc9f48d5462f">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3827d9e3e13340f6d2b036e7b0f0f5">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM4EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f7fbcf5ed115f33045d986ae9aa37">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe94578d6ed29e42914082e2f05ccda9">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM4EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0788c0fe302ece0bf1b3abbe1879874">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM5EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2196975437ac793b26e6a59502eabbe0">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM5EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae209230dbb65877c25f2bc1441f07e">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM5EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64db02eb4653eb2712aea5fb6170b253">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM6EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c55a68e3802a1efd8bfcc84e5168f47">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM6EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac91f970a678f399abbb2567995b4d5a2">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM6EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff12b169155acb39aa832a02b3130cb">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM7EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6643781df08d378a228cc3696085f5af">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM7EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d6b9443b655c4b98073dd57c890825">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_TIM7EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad4d8c05384a597bb051db3564c2fd95">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART4EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga490f334d70054224537ed9059e621e28">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00e28582b89e84c02d17e25c65c7b9a3">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART4EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1d473f471123ac9a41e51891a577f5d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART5EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga514fab446ca16200d12e94591e63baf2">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART5EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36bd7e875e6c5fe7e07a9596de1b6cd">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_UART5EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54ed164aae3fe76b813815b4c8e4c425">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c4aa6d7faef5906eb6b3041740eeaf">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f0cc00179f2463f8b18c7f6ce54e84d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2358079ec087ab6472d319fa5824bd4d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1312f33a730bdafc9b42b33dd04d9fb">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga564415c5f8c6b651fd55233c6aa93ce0">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_USART3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3822c6f8f46f8db57ce64d4445bed71b">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_WWDGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6baaa6a6e50a3c886060645e721b8059">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_WWDGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcab16c1a9d657a951e90fa8d6c43828">stm32l476xx.h</a></li>
<li>RCC_APB1ENR1_WWDGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga705f261d727107565fe48ee067f63a5b">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPTIM2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f6f6dcd076ef2dfa6e5824eea79eb6">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPTIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae90d6be9c34e3f17e211ad719dec8992">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPTIM2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c37dce15fd0a7737e5b93ad2b51b4e8">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPUART1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32d588ba25dd5c68aef752011e77dc24">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPUART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6534a027eaf292d920532060d8bb331">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_LPUART1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dc02143dea9a765097801342a3946e5">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_SWPMI1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60e323740daa8519b3c27e5cd0f0a333">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_SWPMI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga484abecb86a5fa5eb5a968d2b04e380d">stm32l476xx.h</a></li>
<li>RCC_APB1ENR2_SWPMI1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6e32b244f39d126aa8491db191c541e">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_CAN1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc99411a031be9a3fbed2fb0f519729f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_CAN1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52738bdddb060c666d3f85d97ba83443">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_CAN1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb2fead133902e115c1f8895f986dd">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_DAC1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55ae00e421ed8c9121900a33220d75c3">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_DAC1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf491e7781b52dfd387e393fbbb13c881">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_DAC1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga705a180449aad17c7510e88e85c5a181">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20f42bffd8d4f73f45e90f46c82f8aa0">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07d1af736dd0609a32d4e4e901ff93c9">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae8ef10452855a9c5e66b7ba1a38fd1f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf823e6cefe892f2f3f61cc823715f09d">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab329e61bbba4ee9a36b0cb6a9a168d12">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d483b88e795c192e5ba68f000b3e64a">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacae73446620656acbc07b76e5ca16616">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga066ecf3af25b719d13e4368775f58160">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_I2C3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd85d25829e16f05b99770864888f0">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LCDRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbe4ba38b11875a12807a21c1fbb18ef">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LCDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbccae314da9c637af8c5ad24e414ae5">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LCDRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga762fc9346b8ef6682677d7d09f14bf81">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LPTIM1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c97fcae9c4dc38b23b0696850bdb586">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LPTIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2af0a2085a4517992d6663c87809948b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_LPTIM1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b46581e9a8d02c95657ea106302be32">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_OPAMPRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91e9ae8b525128dbbc89e2fdac5d84a0">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_OPAMPRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccadf175d1fe226b0f118d22f1bc113c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_OPAMPRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga744b298679dee4880db83fd6017225be">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_PWRRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8e2aac1e08838b8a98f9097a9178ba">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_PWRRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4176b98bc3ac2b957226d7a88d9c138d">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_PWRRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1e9c1317c3c9d10153b7ae07ee665e5">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac831cc3b5bb764f02a1c907b144e7879">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8e807b6dd8ad5174bad9f3650dd86f1">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38fe2a93847f953f6f0fc56c34dddf76">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f0b56bef522838eb088fd9a5eeb6a2f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga346737c0528ea4c24681bd64b888321b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_SPI3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf74f92409556924d2aa8042aee3e6177">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758376045e59857f9dc6ed7f468e0ec1">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb00e530a3073c366408a20a172f32ea">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa27f33ad73bde5cd6cfc8763e8dfe223">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d5e7c0b6f329e6ffbb92ef3e8d715fd">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade041eeb01183aba282dc501b8efe20c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga228f5d77149cc494b7cda5738728b965">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM4RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8edb941d1c34e946b17dbf5ff0b83634">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49ca1e6b5398307c8400e1a1345061d7">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM4RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a5674f2f6d16d065eb5baa35b705374">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM5RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga789a57cd192a180c3b6c55d3da4b0eca">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM5RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1e2260e579fc8c4b2c5d32092c811b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM5RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4620eff9b40d2d3e7a66fa85819c578c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM6RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c8feefc83febf85834ea826b3c8cef">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM6RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8819ca575afd4145aa6f0eb4cba97697">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM6RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b90fe1f93cf647dca77387d8ac690d2">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM7RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460042e1f364902995488932f0abfb85">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM7RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d4227ddd1a4373fdc60f59b85073cbc">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_TIM7RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab4f21af3b6a5b1a9eba4cfa5d398162">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART4RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8989550c47ee3739d2195ae83bc64925">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2cb687fdefdcc0c3110f6f54e53908f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART4RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b60c9c21f27e27ee5264cfd362a1b12">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART5RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04bf2c60153b8a48bd56b2bd955ebe5f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART5RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38d0e072507fdae64eea915cbf327d97">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_UART5RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1df56659cbb035746eecfdab8e0a1a">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2041e3692c204790a1a59e658a79d538">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6564ab1a7ec3faffdb9d4ca1c7a36ec3">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38e80521a1c72c93b8746f65dfba1ad3">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac27eafc377edc1b764534ee5083ea7b2">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga054f7c9f0e63b4f7db3411cab6855782">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR1_USART3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf488526e769605015e09e4c52acd679f">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPTIM2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cfe7d437d9aa284b8273d21dd07d289">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPTIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bd14050c9b631ea341df4f681d725c">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPTIM2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ba1ff2bceeb300b4fab156b2b225e62">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPUART1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga950e0ebdf443eafb52d4c05a2b6ea666">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPUART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2143adec508f5e6c9e8ec950183e195">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_LPUART1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab491896d11848a15cf7c05e81b3c29b9">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_SWPMI1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f62fcf312d10f8d642bb5e5a3ca6e4b">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_SWPMI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae34e313fe06fa5980962a72a4bcd1592">stm32l476xx.h</a></li>
<li>RCC_APB1RSTR2_SWPMI1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab67cd22365807af936f869646577e047">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_CAN1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga939b71265fd6399c54235d037ebc6bdd">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_CAN1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64cadf420e194b5d218750e1780ae9f">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_CAN1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga215ec5c767f56520fd06b67423c37340">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_DAC1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3437aac299e7add7caffc81f0efd87a">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_DAC1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc3a8cde82849dba8514cf033bcc552">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_DAC1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee686d9d685e3528fea08e2a45ef667">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8d6f98a981908753787914859c6a2bd">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2fda98dc78cf57c35722090e700416e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d90f46c35237c99d227f3b0067692da">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66269496ef83e8b8dcd71e6a23b3b32b">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c393395f3f540e117ca2586d4cb3155">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07e48f1fb847391a3db5f63647bc8ba3">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C3SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43d5aa85facd0822ff2cc8c65d360023">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c12e41f2e8b35e3a65945be2eaf9de">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_I2C3SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6b4d47f5f7d464b8e2c54842f914800">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LCDSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bcd2e634ad9bbf748b3a203ab4acbeb">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LCDSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb392628ff42d7e6b3a37c3535344eb0">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LCDSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa99c1290a26c249a75e8ea41e3568efc">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LPTIM1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d18f4cc6afa2fdc830827ffb6abd864">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LPTIM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6df08ba98e00061a10143a0a360127a6">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_LPTIM1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac643448a4a7a47a5161d00eb94e3b0cb">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_OPAMPSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c93f99525755c2f4f8346afb6f5e9c4">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_OPAMPSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b3d7ecb9f40920e3f068347bbca0fe">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_OPAMPSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae07a50dc767e8bca2765b08deeb58a96">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_PWRSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga198001f742f94dfcb1606c83a9187bfb">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_PWRSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab536664d67aa5568e7dcf1d6f194617e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_PWRSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50320339b89baf80c8c16372c7773e71">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae98961cf211e20217f8c425ee8e3a765">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d09c9ae801ca7257378237ba3d5d5e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga357e7a2aad2e331d0ab91e63557b4057">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI3SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad524ba42e45dc25353038638831f8e23">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d7d2d43835684daf1866c1839d9e4">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_SPI3SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98545a975ed112b239fd5d01348d10cb">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d842505bcc0da3025254ddb269a15e9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68935395c485fba8fdec3afe05ebe8f8">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cfb3ad9771ad52c00234319658b56b8">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM3SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga979d6cd4485d7f73c771663641520ced">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2feac27aed3ef1611a9f08bbb9de8e9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM3SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga458abcf921f5b3729ba111bac1c939e1">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM4SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fbf47d4f87d8da33fa759e6c777c4f5">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM4SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1beb33ba793695efab7329ca407db">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM4SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a816d1a7e0ea72f4c58413cb0c528d">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM5SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga171e7b218cf7ebae6ed0b1bd01090fd0">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM5SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab14c60377bb3df1128ac1d7d7a170b42">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM5SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807dc66c974b0475e20a193082930130">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM6SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga678c6dfd3eeade45bb4647beaaae24df">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM6SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3086a9f03386135b2968bc74987da140">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM6SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54aa514a1af867303ae8c322dbcb5338">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM7SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c42fcfc564529916d1c0b9441b41e70">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM7SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabb461872be64ce72628264ac3f573a9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_TIM7SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca88f6cbca903a4cff7f983bf98578f7">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART4SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfe5d48b6a9b35dab0e6c12d41746da7">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART4SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee62d95336987392e114ad5784422ba5">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART4SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b1a69736cb39c88dd6e325d4c0316f">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART5SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8bff168de9a4fe2c0b3bbff668e0f">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART5SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1564491d59f258eca337bcee433677b3">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_UART5SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga133198899ae3037131bd87ff7d007503">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f8464422e00d45a0e09935642d4434">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67691a6ace367bfe8e5c7b6423767c1a">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc4cccb78af7086bb68d07d65df0d86">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART3SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fcdb5629be743fe9f3108a86d3e070">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f78847ae83b30c9190a869d1133c69d">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_USART3SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fb28df823a27b1eaa56d5815001cfd3">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_WWDGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga621a11051c943e47a85362c246fb0ab9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_WWDGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efdaf8d838714816da754c9821d9040">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR1_WWDGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae832fbb40bb569a49e87a661684d7a8d">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPTIM2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e5500b85c35340cef2f24a2032d793">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPTIM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef2df5f59330d16dd28f9b60a4618b70">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPTIM2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99573b4062a1a77fe5b77393876d4e7e">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPUART1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7123f5546354c6f54a7da556953ea9">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPUART1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94d483fb35f102a4053655e82a32b528">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_LPUART1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47ce2b32584e52066edc5903c3281a97">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_SWPMI1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab88e9ff958021eb081c32483981f369f">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_SWPMI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacada31e51e39dd6f1e28071995b96351">stm32l476xx.h</a></li>
<li>RCC_APB1SMENR2_SWPMI1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa58ae6be101572111547bf83cef6cf3a">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_DFSDM1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80947d466a86303a4ccfdfe60d77071">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_DFSDM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f97a159e8d159cf7b46e76887e4309">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_DFSDM1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace852842487b8d17f4ac85564a0f5b9f">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_FWEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_FWEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_FWEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83e14d9a33829f5038150d52a8654515">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502a0aa1089293a66642df19402f90f5">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7796959448ad30aa9f02a49a24a20c59">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e215543b29de828cef45d4a280dc17">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SAI2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9195f22cab0c70e7cf3c910e5088fc30">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SDMMC1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf5931f3fbc74823e1071fb07ef1ae6">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SDMMC1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2626485fb8cc6836d78ca2d260b004ac">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SDMMC1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab642a9160a0a432c8eb346997f43bf4e">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM15EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM15EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM15EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4962490e7033b1ba00638f94fb3d77">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM16EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM16EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM16EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga859b724e17030dc5efe19ff4be52ebed">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM17EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM17EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM17EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5668da2c6aba0001d9e4f237ef979d0">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM8EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM8EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace08df04fccb33baccbda0fa4697dc04">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_TIM8EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddecaa60d969169a1ba2944371b2414">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_USART1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_USART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">stm32l476xx.h</a></li>
<li>RCC_APB2ENR_USART1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_DFSDM1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e904d6b2af48c90a58096728d034de">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_DFSDM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b12e73ba48eec13072a5448400bbbda">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_DFSDM1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac030acd23e9c39ec999fec58cf105b">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09c08b8ccdb047c6864b28af9869854">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe5ae66390fc5750eaf609b24790ee9">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecf115a2f640fa631c550d529a7e524">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaca24f222815a04c54aae355be3cc750">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SAI2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8d3208857ad2e853bc177dfb537e515">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SDMMC1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd0d2fa9b8f4d501d20db3f0cbc6a5a7">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SDMMC1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5edc70a0b5cf7020f8013eb04a781c">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SDMMC1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca40d3269573b9513227cac28c14af5">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM15RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM15RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM15RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga682a17d8659effb206fa279672926a4e">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM16RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM16RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM16RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00df1ed292f19877098c45a1f4bf189b">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM17RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM17RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM17RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6df206ccb83c8ab86b100d5525d732bc">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM8RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM8RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab14242f5f656c5860137bd75f2a0515e">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_TIM8RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaab98fc817a93527229f575e6b642969">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">stm32l476xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_DFSDM1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be346dea39486b81cc9b3a831902ab8">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_DFSDM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d82e579bd5a8b322a8d78a43c5c9a71">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_DFSDM1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4aa18fd75008cc33e561c54f51707a">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabfea272207352dc7427a0470ed09926">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8070b0fba416b2852dcab80b7c448846">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa67eadeac9316b4593d4c7631341891">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff6574380598b19d03bea5e48f0fca11">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab33ec6ac002f6862324b456a4ab0e697">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SAI2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50ccf6dce3aa481c537e09d229026521">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SDMMC1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6783171810c98b7576ce25f1fc01e3">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SDMMC1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f23108f05808798aea59784187fabd1">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SDMMC1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga232ad831b6c18de1cee84f568696ca69">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9164b500cb287452cfdc01998f95b4">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM15SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de8122dbe826544cbc49c75cd450651">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM15SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab74c1439a7a7cd0898f2708586af0606">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM15SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa093f5a4d13440cb13c7c8e3626e9a22">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM16SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab05cf574d2f74a687a0516d0e17e4a9a">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM16SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d56a4298409c5a622f07b8b1109eca">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM16SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7081b12aa98f41b1c39adbc76708929f">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM17SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebe9b401e98efaa7fb9a2b69852f79ad">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM17SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9403bc76bdeabe82643eaf3ed545dfe4">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM17SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46d07e6d410ee79acd596fce63e22213">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae1e3b41eae334cfbc61cf1eb631d3fb">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a300d39481d05a858e932955e81a22b">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga314e3e52efb2f9f0d1d3a425dd782c4b">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM8SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbba91a241796915754c302548484e91">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM8SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19bb027e1fee72f6e7edd61d64761a85">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_TIM8SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0f29d12fd39911b955dc99b54c0355">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa74bf90d8f616371bf41191ee161175e">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921">stm32l476xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974">stm32l476xx.h</a></li>
<li>RCC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">stm32l476xx.h</a></li>
<li>RCC_BDCR_BDRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">stm32l476xx.h</a></li>
<li>RCC_BDCR_BDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">stm32l476xx.h</a></li>
<li>RCC_BDCR_BDRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga180e546bb330c924e12a1d225562720d">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9be80b15f761bb4b08800a27c1edc126">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12720e5ac2ce93d3b16bce539a519299">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSCOSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81519864c39d624341e8e04f1e23a5db">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b86cd62114e3d5e7f1f9baa255e1b6d">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3371131b4dbacbab3f44241f6f05a35d">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cd642ca3ebb0b8f811bce9eaa066ba6">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSECSSON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a5cfcc27fe5e48b07bdf1b26363409d">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEDRV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">stm32l476xx.h</a></li>
<li>RCC_BDCR_LSERDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">stm32l476xx.h</a></li>
<li>RCC_BDCR_RTCSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29b65c3f939aa4de02340b35a065ee29">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10b1e9c342fc4fd2d4b19df7849db2a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec606efbea74aa3425b7f911f51fe6c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09eca5ca06c9d3f7e105c19446e700c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_ADCSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf099a6eb7fd495afc545e4fcd9c875dc">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e1d3d07db2806498c00898bd305537">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7c7fd4d359af4b2e7de67b8d3345bd1">stm32l476xx.h</a></li>
<li>RCC_CCIPR_CLK48SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3347e27c63e7112bfbb813562bb41905">stm32l476xx.h</a></li>
<li>RCC_CCIPR_DFSDM1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d14ba6cbc0f3120f47b74bcb53d513">stm32l476xx.h</a></li>
<li>RCC_CCIPR_DFSDM1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781d45babeab6b898e4f4126eb012356">stm32l476xx.h</a></li>
<li>RCC_CCIPR_DFSDM1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga589335bc7cefb70dd93a74926007aa42">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1997458797e66d616f898c6be31251">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga887e19597291a6e6eee9ac54f5379b86">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C2SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga142b1e0612bc405fe75254faba0c22de">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32015d8162b6911bdd716324acabfca9">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2046ed52b8ab7758a53e6879451cbc0a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3036b5eb8ec5ee22477c4c733164dca3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f35429cdd315141b77a741958a38ee">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPTIM2SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f7d7b17ba7b99c7fd860d0763a2ff8">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914">stm32l476xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga997017f696097b79616f9851b3818088">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6066127249cbd00ca50c8e35594a24">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b175ef436262594872bc1b85e44d4a6">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4df667f21c79c3d6c7148acecfbb46">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93816248fb0bd9998e487e215e8e5437">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d3dcb3157fec5173aa395a7cdf0c9d">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfd41c04e6724763bfbb1c18f35511c3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SAI2SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64901f72c4b7d9f1b0bd706563851bd5">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SWPMI1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa771fef533c2d70c397e1dd29c302014">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SWPMI1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga041eb26af1ea49f0946a1c15c2ce6d69">stm32l476xx.h</a></li>
<li>RCC_CCIPR_SWPMI1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27111690e3b509b375f46b23fc240d0b">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4335d7184fc1fd852e32c11b4f8c3e8">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad87980225c5aca52a7747bf14a641614">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa551ad8d87771101aebda7a8fbb9bf">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf60a5973564291638dc12f8826c170">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART4SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee743e999a3827aaad3f9cdd205eac28">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab679b4bb136ff9459e7db79efa7ad523">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccb2a3483335b6fb8bf233564372dc55">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga080b2b855f0911398ca3232fbd269506">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23d3056f0662dbaee0cd93d12294a7dd">stm32l476xx.h</a></li>
<li>RCC_CCIPR_UART5SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409ddde6265f10a358daf1d293ac0428">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66be5dde29d6c27a193f0b2b8b79abbe">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3862d0c53657b287e8f576da2ca497bf">stm32l476xx.h</a></li>
<li>RCC_CCIPR_USART3SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcd4a9ae2b30e920df3c244a8bd6113d">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV256&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV512&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">stm32l476xx.h</a></li>
<li>RCC_CFGR_HPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCO_PRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83efe560da1962983b00df98882986f6">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">stm32l476xx.h</a></li>
<li>RCC_CFGR_MCOSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">stm32l476xx.h</a></li>
<li>RCC_CFGR_PPRE2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">stm32l476xx.h</a></li>
<li>RCC_CFGR_STOPWUCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">stm32l476xx.h</a></li>
<li>RCC_CFGR_STOPWUCK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5">stm32l476xx.h</a></li>
<li>RCC_CFGR_STOPWUCK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">stm32l476xx.h</a></li>
<li>RCC_CFGR_SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">stm32l476xx.h</a></li>
<li>RCC_CFGR_SWS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">stm32l476xx.h</a></li>
<li>RCC_CICR_CSSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">stm32l476xx.h</a></li>
<li>RCC_CICR_CSSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46bb299823d9474f17fc1a8f8758a7">stm32l476xx.h</a></li>
<li>RCC_CICR_CSSC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab69c93975fed67f29f1e3624dbca5f80">stm32l476xx.h</a></li>
<li>RCC_CICR_HSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">stm32l476xx.h</a></li>
<li>RCC_CICR_HSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">stm32l476xx.h</a></li>
<li>RCC_CICR_HSERDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa">stm32l476xx.h</a></li>
<li>RCC_CICR_HSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">stm32l476xx.h</a></li>
<li>RCC_CICR_HSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">stm32l476xx.h</a></li>
<li>RCC_CICR_HSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9">stm32l476xx.h</a></li>
<li>RCC_CICR_LSECSSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">stm32l476xx.h</a></li>
<li>RCC_CICR_LSECSSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e7944506eb4db0f439911ab33b94ea">stm32l476xx.h</a></li>
<li>RCC_CICR_LSECSSC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15ae024de8da6714373fa1e5dccb8766">stm32l476xx.h</a></li>
<li>RCC_CICR_LSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">stm32l476xx.h</a></li>
<li>RCC_CICR_LSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">stm32l476xx.h</a></li>
<li>RCC_CICR_LSERDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5">stm32l476xx.h</a></li>
<li>RCC_CICR_LSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">stm32l476xx.h</a></li>
<li>RCC_CICR_LSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">stm32l476xx.h</a></li>
<li>RCC_CICR_LSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77">stm32l476xx.h</a></li>
<li>RCC_CICR_MSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">stm32l476xx.h</a></li>
<li>RCC_CICR_MSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c">stm32l476xx.h</a></li>
<li>RCC_CICR_MSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI1RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37ae65002cf46376f1214d7def72ecd4">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI1RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdc19fda21a71bce19017bc0a7ae6859">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI1RDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6de0ebb83f2f054fc54f3db131f490da">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI2RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd942b1903ef36d617c397eb57c29283">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI2RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2905279fce15c29b9d1bab8d2bcc332d">stm32l476xx.h</a></li>
<li>RCC_CICR_PLLSAI2RDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d586a1827cd2ae53a4da2f8eeface03">stm32l476xx.h</a></li>
<li>RCC_CIER_HSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">stm32l476xx.h</a></li>
<li>RCC_CIER_HSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">stm32l476xx.h</a></li>
<li>RCC_CIER_HSERDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd">stm32l476xx.h</a></li>
<li>RCC_CIER_HSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">stm32l476xx.h</a></li>
<li>RCC_CIER_HSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">stm32l476xx.h</a></li>
<li>RCC_CIER_HSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375">stm32l476xx.h</a></li>
<li>RCC_CIER_LSECSSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">stm32l476xx.h</a></li>
<li>RCC_CIER_LSECSSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5feaa65daf2f2198ab7dd466bb3ba392">stm32l476xx.h</a></li>
<li>RCC_CIER_LSECSSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd7783765a3a1336b5af70485740edc9">stm32l476xx.h</a></li>
<li>RCC_CIER_LSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">stm32l476xx.h</a></li>
<li>RCC_CIER_LSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">stm32l476xx.h</a></li>
<li>RCC_CIER_LSERDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1">stm32l476xx.h</a></li>
<li>RCC_CIER_LSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">stm32l476xx.h</a></li>
<li>RCC_CIER_LSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">stm32l476xx.h</a></li>
<li>RCC_CIER_LSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e">stm32l476xx.h</a></li>
<li>RCC_CIER_MSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">stm32l476xx.h</a></li>
<li>RCC_CIER_MSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d">stm32l476xx.h</a></li>
<li>RCC_CIER_MSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI1RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI1RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaedc259f5fe50af65a69994d636afa2">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI1RDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab239cead31e8d1ebad5b7b74148e5185">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI2RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40bc8e24bfed1a57b916adbe7ec1be17">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI2RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae27b29f84005a53ec4b951a2ee96e8f0">stm32l476xx.h</a></li>
<li>RCC_CIER_PLLSAI2RDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ca5268446428a16eec42c60098268">stm32l476xx.h</a></li>
<li>RCC_CIFR_CSSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">stm32l476xx.h</a></li>
<li>RCC_CIFR_CSSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087d5e54bf2efb5e58f9864c1a25499e">stm32l476xx.h</a></li>
<li>RCC_CIFR_CSSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54d094b6b47c90dbee84bd224018e019">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSERDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">stm32l476xx.h</a></li>
<li>RCC_CIFR_HSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSECSSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSECSSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcaa72ae38f4b5735a7b4a0d860603e">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSECSSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf5ed769793b2b0929e760a1f76a72f1">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSERDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">stm32l476xx.h</a></li>
<li>RCC_CIFR_LSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6">stm32l476xx.h</a></li>
<li>RCC_CIFR_MSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">stm32l476xx.h</a></li>
<li>RCC_CIFR_MSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574">stm32l476xx.h</a></li>
<li>RCC_CIFR_MSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI1RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac34294bfbeda24a1223564ab7e682d2d">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI1RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6847c9816ac8f86697135e835649a7">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI1RDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182ae36d90faea38f2c97a9fd023e6bc">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI2RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b6794c26ece8d674ef2ed1412125bbf">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI2RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2adcd3544ae2c6dd3695beb8ac604cd">stm32l476xx.h</a></li>
<li>RCC_CIFR_PLLSAI2RDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad2b0621663b2a2358ffaba8ff3d051">stm32l476xx.h</a></li>
<li>RCC_CR_CSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">stm32l476xx.h</a></li>
<li>RCC_CR_CSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">stm32l476xx.h</a></li>
<li>RCC_CR_CSSON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">stm32l476xx.h</a></li>
<li>RCC_CR_HSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">stm32l476xx.h</a></li>
<li>RCC_CR_HSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">stm32l476xx.h</a></li>
<li>RCC_CR_HSEBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">stm32l476xx.h</a></li>
<li>RCC_CR_HSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">stm32l476xx.h</a></li>
<li>RCC_CR_HSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">stm32l476xx.h</a></li>
<li>RCC_CR_HSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">stm32l476xx.h</a></li>
<li>RCC_CR_HSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">stm32l476xx.h</a></li>
<li>RCC_CR_HSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">stm32l476xx.h</a></li>
<li>RCC_CR_HSERDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">stm32l476xx.h</a></li>
<li>RCC_CR_HSIASFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">stm32l476xx.h</a></li>
<li>RCC_CR_HSIASFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb0a2c25fa13d836b8758e4ff5ca4a58">stm32l476xx.h</a></li>
<li>RCC_CR_HSIASFS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga548960a115667ff5099c614b1148a8f7">stm32l476xx.h</a></li>
<li>RCC_CR_HSIKERON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">stm32l476xx.h</a></li>
<li>RCC_CR_HSIKERON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">stm32l476xx.h</a></li>
<li>RCC_CR_HSIKERON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952">stm32l476xx.h</a></li>
<li>RCC_CR_HSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">stm32l476xx.h</a></li>
<li>RCC_CR_HSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">stm32l476xx.h</a></li>
<li>RCC_CR_HSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">stm32l476xx.h</a></li>
<li>RCC_CR_HSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">stm32l476xx.h</a></li>
<li>RCC_CR_HSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">stm32l476xx.h</a></li>
<li>RCC_CR_HSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">stm32l476xx.h</a></li>
<li>RCC_CR_MSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">stm32l476xx.h</a></li>
<li>RCC_CR_MSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">stm32l476xx.h</a></li>
<li>RCC_CR_MSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958">stm32l476xx.h</a></li>
<li>RCC_CR_MSIPLLEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f">stm32l476xx.h</a></li>
<li>RCC_CR_MSIPLLEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga392ff3ea1e8503643a51db52e4d02d5d">stm32l476xx.h</a></li>
<li>RCC_CR_MSIPLLEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa53f89caf0361d548f88df48209c4d64">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69cfc8a5af1ebbf3da2e6ec542dbbb61">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54b7707236b2d49d9ffd684b87254659">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ec71a5c7973dca2767574eee342838">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc2574c5e3e2a8d0a3ba0c3ba10892a4">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6db35bd687b9dca2cc29cb93c410341b">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee2a9068c2cd1a9a14ca53055735fd2">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac68bcd3b8886b4215530f85c82e77ddc">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6bd2007f991cdfc3a407f527dd2a67a">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5abf051c589f319fa511d657d16a39">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b69dd0b3f60cafa016bcd6b5bf30dbf">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a464ebf18ac4aa5851b2683ae027ff8">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeeabf82994437ed9358094e7bd082702">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad65edff6ae9901530fadc85fc4a473bf">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRANGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad949863c00facb1c23f1d65ddf86eeed">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRGSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRGSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9fe651935b1c8d2ef316e2514bf17e">stm32l476xx.h</a></li>
<li>RCC_CR_MSIRGSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90de1c5e0d2625f5207f2a49f2f0bbd7">stm32l476xx.h</a></li>
<li>RCC_CR_PLLON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">stm32l476xx.h</a></li>
<li>RCC_CR_PLLON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">stm32l476xx.h</a></li>
<li>RCC_CR_PLLON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">stm32l476xx.h</a></li>
<li>RCC_CR_PLLRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">stm32l476xx.h</a></li>
<li>RCC_CR_PLLRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">stm32l476xx.h</a></li>
<li>RCC_CR_PLLRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101af5a14657f6efec9c9ef4b863675d">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1ON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2b4fc13cc885f484b78a65c6a73bdd">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb21404ea1aace8cf2f827642c6c88a7">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI1RDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2735e7c2fdef767f8e0d65379b52e485">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3af461cbbcf3a3adc706e13413606">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67e5160c86fd064cfda3fa4ca27e099">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2ON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad13a284cdb6ffa01944de16efc298c0a">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18f6984411778c7017c3fee82ecbede3">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab123e35795c6a8e2dae3cfe8bcd9f66">stm32l476xx.h</a></li>
<li>RCC_CR_PLLSAI2RDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac739bbf64f0f3eab38176aa9ded8ded0">stm32l476xx.h</a></li>
<li>RCC_CSR_BORRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">stm32l476xx.h</a></li>
<li>RCC_CSR_BORRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c">stm32l476xx.h</a></li>
<li>RCC_CSR_BORRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c08aed9f0628271098706c4b46be813">stm32l476xx.h</a></li>
<li>RCC_CSR_FWRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">stm32l476xx.h</a></li>
<li>RCC_CSR_FWRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed">stm32l476xx.h</a></li>
<li>RCC_CSR_FWRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73">stm32l476xx.h</a></li>
<li>RCC_CSR_IWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">stm32l476xx.h</a></li>
<li>RCC_CSR_IWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">stm32l476xx.h</a></li>
<li>RCC_CSR_IWDGRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">stm32l476xx.h</a></li>
<li>RCC_CSR_LPWRRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">stm32l476xx.h</a></li>
<li>RCC_CSR_LPWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">stm32l476xx.h</a></li>
<li>RCC_CSR_LPWRRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">stm32l476xx.h</a></li>
<li>RCC_CSR_LSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">stm32l476xx.h</a></li>
<li>RCC_CSR_LSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">stm32l476xx.h</a></li>
<li>RCC_CSR_LSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">stm32l476xx.h</a></li>
<li>RCC_CSR_LSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">stm32l476xx.h</a></li>
<li>RCC_CSR_LSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">stm32l476xx.h</a></li>
<li>RCC_CSR_LSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga054a1764497165e83c364efc148f42f0">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3baa8c9e82bc503b452df7424d2bec4">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd964f489128d72f66b67a078e2aaf1b">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fce251b7da2b91fdfaff7c7c6675463">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0aee679ac0c83d13430dc45d3b9dd78">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028a2e519dd51f81f858ebd2e82c6cff">stm32l476xx.h</a></li>
<li>RCC_CSR_MSISRANGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfed589b26bb6620d959950f9115391b">stm32l476xx.h</a></li>
<li>RCC_CSR_OBLRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">stm32l476xx.h</a></li>
<li>RCC_CSR_OBLRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">stm32l476xx.h</a></li>
<li>RCC_CSR_OBLRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">stm32l476xx.h</a></li>
<li>RCC_CSR_PINRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">stm32l476xx.h</a></li>
<li>RCC_CSR_PINRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">stm32l476xx.h</a></li>
<li>RCC_CSR_PINRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">stm32l476xx.h</a></li>
<li>RCC_CSR_RMVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">stm32l476xx.h</a></li>
<li>RCC_CSR_RMVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">stm32l476xx.h</a></li>
<li>RCC_CSR_RMVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">stm32l476xx.h</a></li>
<li>RCC_CSR_SFTRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">stm32l476xx.h</a></li>
<li>RCC_CSR_SFTRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">stm32l476xx.h</a></li>
<li>RCC_CSR_SFTRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">stm32l476xx.h</a></li>
<li>RCC_CSR_WWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">stm32l476xx.h</a></li>
<li>RCC_CSR_WWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">stm32l476xx.h</a></li>
<li>RCC_CSR_WWDGRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6688742a2bc2e5ea2b702ce3e8ba2141">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d4a13a545aa927c0798a8c9d2e19b9c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93a51d24a0526539fc1b887e495448ff">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c33c0fd16ffda9c72e5bfcf9fd664a2">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa093104b6fe728a9316d2a91f9d093d2">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb5ecf162fa836674dc702b33fd1dfc">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab20b19d7f5baccc4a317b4f7c19d9f62">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga638580a837912f0c0cd133f8131c26f6">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSICAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga796dd9b257a665ff659f3fd40ad0eb2c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdf632fe37d9899d684fc1a80073102">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc6417d0cbbbb5895833fdf228bf7a9">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga545703865fb4ca029ffc560de246032d">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac34fb8669719bb81fd869780c725f61a">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">stm32l476xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20a8154d0851502948a49b5dad52f2f5">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b1b03017f6219427fa6d413164db39">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa62020fa9147b25d7a766e0693fc0697">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33ad9a30aac3f21971d532a07c36108">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2fffb6a7fe8681787aefced2acc4bd">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4342bf359d6dcbdf2e3c63c93e649b41">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a8decf30b08e569aef2bc9f41ed9">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6eeb0f1c3a3c01835563e39ef2eb5dd">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSICAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e247a57d9e1a34a88602a394523f4b">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad833ca39281f192201d5c3de65a07cf5">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbb8512fadb819d9eef32f35c4bc3ef">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafebdfdd0c20ca65889dc858154a0fde8">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66732208e1c5a51bb87bb6ba0fa53656">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f222eb01b0d5100aa7fa17438dbdc8c">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae87db511c33efd93a257745239d72266">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99927d7a2bb5557d32eff562de6624fa">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">stm32l476xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">stm32l476xx.h</a></li>
<li>RCC_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga681f0ec251dffb419df8fa23137fe810">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d796f7b71c3f1b372cc47b51657cef5">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLPEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb9f087fdb34b3295498a061a7d0f9c7">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8da6f0ef1b6c71ca3b961d4182ca3bf">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLQEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9f01eb2bb4c7d2e1f1e840c0a769e95">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d83613de06413fea907a5a4df341b">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17486e6d7892417919d5fa25599c7fb7">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLREN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga141f250e20c86fe8bfd7298b94c9ce5f">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21e65d80de700a9c5f202f1c7c777679">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0cf8b92e20fe74cc2371ebb8477e04">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_HSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e06b54feb2732997394687699ed7bd7">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ff55348d0249c2f23e7946d9174ac">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_MSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada8979fbee0f58954e5d2eecb4fc12ed">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_MSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7319a9de5ac88f1116d60ffad99d6cb0">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393">stm32l476xx.h</a></li>
<li>RCC_PLLCFGR_PLLSRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae44f5b0b3eaa9d6f11eac2a8b1328cd7">stm32l476xx.h</a></li>
<li>RCC_PLLP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74df14db3b80ebdb8709179ebce500aa">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa741785b394a3d59b6527e4df1d9747">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6f874abd91457f0da6e862d6ee22dd8">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17814d573a76fe7b00542a3e1c981fd7">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1d473f28806c3d988f102c77a36c137">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0ff7d9c812923f839bbb220059bc574">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded7c036724ee42bae6b036abe0d8022">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdc693bba94ff75e2f9ea17805e47a91">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac93efbf1390f9786dbce586e22fa870b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42710e250306a60fd0cfa3e90d90b4ed">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1N_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1P&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga864b9d0786102b060a1853493277a86d">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1P_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cfa254ac1d7d97273531d97315cf4bf">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1P_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c6b785a82cf29880fa405ebbfdb8d82">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1PEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145075f25795aa67e4b559333cf45339">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10d30a479a6b641487e62ff412f4a87f">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb9fc77252482f9a1e0180d264bb92d">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabebf2bd775eff514f899e35b5ccddced">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93406fa0a3dc5994226965854339ab22">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79ccea35dea1b8aaac2e7be8b08c84c0">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1Q_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8477319b25421434550857bdb215397e">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1QEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b62119fdb9b816a59d451b67ffcbaa">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4809149965d249a5ea628f37aacc8eaf">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae37b7138cc9d3bae062e584b9dbdce6">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85f6a3a87f1927b9de65ec6fb36c62a6">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga036bb02f0be13bbb62a0f0c3b5ad3c0b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2739a16de1644af31037da2e0f022f6b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9b5e537f1b8cbae3e602193aa23d9f3">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1REN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1REN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad04bcf3766f3ec1e0c294824d6197ec5">stm32l476xx.h</a></li>
<li>RCC_PLLSAI1CFGR_PLLSAI1REN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa21502205f09cc11a015b49470a71f0f">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7be770ebd05caaa2e904de9c4c58b5a1">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5658b05371589cda642f48bc129296e3">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18668eb7e28ecbba27a310968b512283">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf643a4db2c58201d5fe2ec538f95bfe">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5dda24c5ef2557602b0fee52759eef9">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d032f8c569338526d0c45a16bd12253">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5dcf293a2d50c8f19759b5b958ed01">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8df5ff58559db6f1374c914e8144fce7">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63e684881b1bbd411c251e12e65998ae">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf49201a20a94309576e0755e0b5b32a0">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2N_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9e8d4e7ef036404a12b7feaf4d91020">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2P&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1268e32e63157bf52beb365f3c9cf39">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2P_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70ca4acb9b993774d6ab394541e2d3fb">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2P_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf274e02195af549c15e95dd18bdff195">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2PEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10b3308cb96562c5d0b0b199d28d8ca7">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5203e5bdfa2e42fa58a6c67fbd47683">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f12f017e7b7f11467cca74e7631b65">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2fffdf472e49321f7e705840581f1d1">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86c469077b6f86038b59960aef9415ca">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63b7de046093ef1f00dd68782c6c73e6">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab481c0ac9dbae4f5f6e5290aab691cb9">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a22811c7f135616e5ed68825480a84b">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2REN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97476d31293bf4786c822d0d18c5fb12">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2REN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8979a7b60ce82f1a934e9937fc674935">stm32l476xx.h</a></li>
<li>RCC_PLLSAI2CFGR_PLLSAI2REN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b23c365b3ad6b6ad3dbfc21a20504de">stm32l476xx.h</a></li>
<li>READ_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">stm32l4xx.h</a></li>
<li>READ_REG&#160;:&#160;<a class="el" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">stm32l4xx.h</a></li>
<li>RESET&#160;:&#160;<a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">stm32l4xx.h</a></li>
<li>RNG&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">stm32l476xx.h</a></li>
<li>RNG_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">stm32l476xx.h</a></li>
<li>RNG_CR_IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a">stm32l476xx.h</a></li>
<li>RNG_CR_IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">stm32l476xx.h</a></li>
<li>RNG_CR_IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537">stm32l476xx.h</a></li>
<li>RNG_CR_RNGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a">stm32l476xx.h</a></li>
<li>RNG_CR_RNGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">stm32l476xx.h</a></li>
<li>RNG_CR_RNGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290">stm32l476xx.h</a></li>
<li>RNG_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">stm32l476xx.h</a></li>
<li>RNG_SR_CECS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0">stm32l476xx.h</a></li>
<li>RNG_SR_CECS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">stm32l476xx.h</a></li>
<li>RNG_SR_CECS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89">stm32l476xx.h</a></li>
<li>RNG_SR_CEIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53">stm32l476xx.h</a></li>
<li>RNG_SR_CEIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">stm32l476xx.h</a></li>
<li>RNG_SR_CEIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958">stm32l476xx.h</a></li>
<li>RNG_SR_DRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc">stm32l476xx.h</a></li>
<li>RNG_SR_DRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">stm32l476xx.h</a></li>
<li>RNG_SR_DRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727">stm32l476xx.h</a></li>
<li>RNG_SR_SECS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2">stm32l476xx.h</a></li>
<li>RNG_SR_SECS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">stm32l476xx.h</a></li>
<li>RNG_SR_SECS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb">stm32l476xx.h</a></li>
<li>RNG_SR_SEIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2">stm32l476xx.h</a></li>
<li>RNG_SR_SEIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">stm32l476xx.h</a></li>
<li>RNG_SR_SEIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980">stm32l476xx.h</a></li>
<li>RTC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">stm32l476xx.h</a></li>
<li>RTC_Alarm_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_MSK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_WDSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">stm32l476xx.h</a></li>
<li>RTC_ALRMAR_WDSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">stm32l476xx.h</a></li>
<li>RTC_ALRMASSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_MSK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_WDSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">stm32l476xx.h</a></li>
<li>RTC_ALRMBR_WDSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">stm32l476xx.h</a></li>
<li>RTC_ALRMBSSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">stm32l476xx.h</a></li>
<li>RTC_BACKUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">stm32l476xx.h</a></li>
<li>RTC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">stm32l476xx.h</a></li>
<li>RTC_BKP0R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">stm32l476xx.h</a></li>
<li>RTC_BKP0R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">stm32l476xx.h</a></li>
<li>RTC_BKP0R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">stm32l476xx.h</a></li>
<li>RTC_BKP10R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0">stm32l476xx.h</a></li>
<li>RTC_BKP10R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f">stm32l476xx.h</a></li>
<li>RTC_BKP10R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d">stm32l476xx.h</a></li>
<li>RTC_BKP11R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">stm32l476xx.h</a></li>
<li>RTC_BKP11R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31">stm32l476xx.h</a></li>
<li>RTC_BKP11R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a">stm32l476xx.h</a></li>
<li>RTC_BKP12R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">stm32l476xx.h</a></li>
<li>RTC_BKP12R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888">stm32l476xx.h</a></li>
<li>RTC_BKP12R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524">stm32l476xx.h</a></li>
<li>RTC_BKP13R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">stm32l476xx.h</a></li>
<li>RTC_BKP13R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e">stm32l476xx.h</a></li>
<li>RTC_BKP13R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed">stm32l476xx.h</a></li>
<li>RTC_BKP14R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0">stm32l476xx.h</a></li>
<li>RTC_BKP14R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86">stm32l476xx.h</a></li>
<li>RTC_BKP14R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526">stm32l476xx.h</a></li>
<li>RTC_BKP15R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863">stm32l476xx.h</a></li>
<li>RTC_BKP15R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee">stm32l476xx.h</a></li>
<li>RTC_BKP15R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244">stm32l476xx.h</a></li>
<li>RTC_BKP16R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">stm32l476xx.h</a></li>
<li>RTC_BKP16R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a">stm32l476xx.h</a></li>
<li>RTC_BKP16R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a">stm32l476xx.h</a></li>
<li>RTC_BKP17R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282">stm32l476xx.h</a></li>
<li>RTC_BKP17R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05">stm32l476xx.h</a></li>
<li>RTC_BKP17R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e">stm32l476xx.h</a></li>
<li>RTC_BKP18R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e">stm32l476xx.h</a></li>
<li>RTC_BKP18R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667">stm32l476xx.h</a></li>
<li>RTC_BKP18R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c">stm32l476xx.h</a></li>
<li>RTC_BKP19R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f">stm32l476xx.h</a></li>
<li>RTC_BKP19R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1">stm32l476xx.h</a></li>
<li>RTC_BKP19R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c">stm32l476xx.h</a></li>
<li>RTC_BKP1R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">stm32l476xx.h</a></li>
<li>RTC_BKP1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">stm32l476xx.h</a></li>
<li>RTC_BKP1R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">stm32l476xx.h</a></li>
<li>RTC_BKP20R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga557a1b70122ed12292c1f816028f2d83">stm32l476xx.h</a></li>
<li>RTC_BKP20R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50">stm32l476xx.h</a></li>
<li>RTC_BKP20R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeec737badc73463bb49a095a48d67bc2">stm32l476xx.h</a></li>
<li>RTC_BKP21R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60ae069ac90beeb733c4620b17f45fe8">stm32l476xx.h</a></li>
<li>RTC_BKP21R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886">stm32l476xx.h</a></li>
<li>RTC_BKP21R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7e16114a41934fbf014626b0fe7c0f5">stm32l476xx.h</a></li>
<li>RTC_BKP22R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga568e2225a3b5c5666a729a17189648a3">stm32l476xx.h</a></li>
<li>RTC_BKP22R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160">stm32l476xx.h</a></li>
<li>RTC_BKP22R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga604724e60c084c1bd385ee8b656972d1">stm32l476xx.h</a></li>
<li>RTC_BKP23R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42e40cb790b7431f723d5caec93d3cfc">stm32l476xx.h</a></li>
<li>RTC_BKP23R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f">stm32l476xx.h</a></li>
<li>RTC_BKP23R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf3d3ad284ef118a7afa39674df0fd1">stm32l476xx.h</a></li>
<li>RTC_BKP24R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1e457275021edcaba95f52d7566ee16">stm32l476xx.h</a></li>
<li>RTC_BKP24R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e">stm32l476xx.h</a></li>
<li>RTC_BKP24R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafa647a1ceccf1ccb88dd8b33f91aa15">stm32l476xx.h</a></li>
<li>RTC_BKP25R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8257964f1f6451fd00400415480bf89c">stm32l476xx.h</a></li>
<li>RTC_BKP25R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a">stm32l476xx.h</a></li>
<li>RTC_BKP25R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa31121083fadc9db5abcad490d293f3a">stm32l476xx.h</a></li>
<li>RTC_BKP26R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35d06ba20491492c8f98d1bee11144c9">stm32l476xx.h</a></li>
<li>RTC_BKP26R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7">stm32l476xx.h</a></li>
<li>RTC_BKP26R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41c26c5224ba41f7cac96b3a1f507605">stm32l476xx.h</a></li>
<li>RTC_BKP27R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f341f31bf0ae28240b71994c2752766">stm32l476xx.h</a></li>
<li>RTC_BKP27R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9">stm32l476xx.h</a></li>
<li>RTC_BKP27R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga879711d7736399ef4b902b9f1bf4c5b6">stm32l476xx.h</a></li>
<li>RTC_BKP28R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8c2a2e55941ecf3e1571969310993a">stm32l476xx.h</a></li>
<li>RTC_BKP28R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab">stm32l476xx.h</a></li>
<li>RTC_BKP28R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa72e1f99d44355850668438fc2a95d36">stm32l476xx.h</a></li>
<li>RTC_BKP29R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7c9d5556c654f13b2eefba1f1b556d0">stm32l476xx.h</a></li>
<li>RTC_BKP29R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b">stm32l476xx.h</a></li>
<li>RTC_BKP29R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad92fe45d92c458f93b20bc1fdf04867e">stm32l476xx.h</a></li>
<li>RTC_BKP2R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">stm32l476xx.h</a></li>
<li>RTC_BKP2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">stm32l476xx.h</a></li>
<li>RTC_BKP2R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">stm32l476xx.h</a></li>
<li>RTC_BKP30R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99266fb92cace8daf6cdc0271ec0471c">stm32l476xx.h</a></li>
<li>RTC_BKP30R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31">stm32l476xx.h</a></li>
<li>RTC_BKP30R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga730f9cc24b11fdcb6dd00bd2001009d7">stm32l476xx.h</a></li>
<li>RTC_BKP31R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4a6af93f8286429d9f388dab8de1ad">stm32l476xx.h</a></li>
<li>RTC_BKP31R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70">stm32l476xx.h</a></li>
<li>RTC_BKP31R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab769fd117abe49bbdbf29263dc6bc077">stm32l476xx.h</a></li>
<li>RTC_BKP3R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">stm32l476xx.h</a></li>
<li>RTC_BKP3R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">stm32l476xx.h</a></li>
<li>RTC_BKP3R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">stm32l476xx.h</a></li>
<li>RTC_BKP4R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">stm32l476xx.h</a></li>
<li>RTC_BKP4R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">stm32l476xx.h</a></li>
<li>RTC_BKP4R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">stm32l476xx.h</a></li>
<li>RTC_BKP5R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">stm32l476xx.h</a></li>
<li>RTC_BKP5R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190">stm32l476xx.h</a></li>
<li>RTC_BKP5R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674">stm32l476xx.h</a></li>
<li>RTC_BKP6R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">stm32l476xx.h</a></li>
<li>RTC_BKP6R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32">stm32l476xx.h</a></li>
<li>RTC_BKP6R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd">stm32l476xx.h</a></li>
<li>RTC_BKP7R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731">stm32l476xx.h</a></li>
<li>RTC_BKP7R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79">stm32l476xx.h</a></li>
<li>RTC_BKP7R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb">stm32l476xx.h</a></li>
<li>RTC_BKP8R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">stm32l476xx.h</a></li>
<li>RTC_BKP8R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544">stm32l476xx.h</a></li>
<li>RTC_BKP8R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77">stm32l476xx.h</a></li>
<li>RTC_BKP9R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">stm32l476xx.h</a></li>
<li>RTC_BKP9R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8">stm32l476xx.h</a></li>
<li>RTC_BKP9R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f">stm32l476xx.h</a></li>
<li>RTC_BKP_NUMBER&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">stm32l476xx.h</a></li>
<li>RTC_CALR_CALM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">stm32l476xx.h</a></li>
<li>RTC_CALR_CALP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">stm32l476xx.h</a></li>
<li>RTC_CALR_CALP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">stm32l476xx.h</a></li>
<li>RTC_CALR_CALP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">stm32l476xx.h</a></li>
<li>RTC_CALR_CALW8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">stm32l476xx.h</a></li>
<li>RTC_CR_ADD1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">stm32l476xx.h</a></li>
<li>RTC_CR_ADD1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">stm32l476xx.h</a></li>
<li>RTC_CR_ADD1H_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">stm32l476xx.h</a></li>
<li>RTC_CR_ALRAIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">stm32l476xx.h</a></li>
<li>RTC_CR_ALRBIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">stm32l476xx.h</a></li>
<li>RTC_CR_BCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">stm32l476xx.h</a></li>
<li>RTC_CR_BCK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02">stm32l476xx.h</a></li>
<li>RTC_CR_BCK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad71360f8cd9c4a952320d62838fec1f3">stm32l476xx.h</a></li>
<li>RTC_CR_BKP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">stm32l476xx.h</a></li>
<li>RTC_CR_BKP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">stm32l476xx.h</a></li>
<li>RTC_CR_BKP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">stm32l476xx.h</a></li>
<li>RTC_CR_BYPSHAD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">stm32l476xx.h</a></li>
<li>RTC_CR_BYPSHAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">stm32l476xx.h</a></li>
<li>RTC_CR_BYPSHAD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">stm32l476xx.h</a></li>
<li>RTC_CR_COE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">stm32l476xx.h</a></li>
<li>RTC_CR_COE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">stm32l476xx.h</a></li>
<li>RTC_CR_COE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">stm32l476xx.h</a></li>
<li>RTC_CR_COSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">stm32l476xx.h</a></li>
<li>RTC_CR_COSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">stm32l476xx.h</a></li>
<li>RTC_CR_COSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">stm32l476xx.h</a></li>
<li>RTC_CR_FMT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">stm32l476xx.h</a></li>
<li>RTC_CR_FMT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">stm32l476xx.h</a></li>
<li>RTC_CR_FMT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">stm32l476xx.h</a></li>
<li>RTC_CR_ITSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe4c391ecbb12afa9d760cf4073dc3b">stm32l476xx.h</a></li>
<li>RTC_CR_ITSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae780c849bc9af9fb23d805fa41d6ec4f">stm32l476xx.h</a></li>
<li>RTC_CR_ITSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfe2238e3fe7714652026804af576d1f">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">stm32l476xx.h</a></li>
<li>RTC_CR_OSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">stm32l476xx.h</a></li>
<li>RTC_CR_POL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">stm32l476xx.h</a></li>
<li>RTC_CR_POL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">stm32l476xx.h</a></li>
<li>RTC_CR_POL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">stm32l476xx.h</a></li>
<li>RTC_CR_REFCKON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">stm32l476xx.h</a></li>
<li>RTC_CR_REFCKON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">stm32l476xx.h</a></li>
<li>RTC_CR_REFCKON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">stm32l476xx.h</a></li>
<li>RTC_CR_SUB1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">stm32l476xx.h</a></li>
<li>RTC_CR_SUB1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">stm32l476xx.h</a></li>
<li>RTC_CR_SUB1H_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">stm32l476xx.h</a></li>
<li>RTC_CR_TSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">stm32l476xx.h</a></li>
<li>RTC_CR_TSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">stm32l476xx.h</a></li>
<li>RTC_CR_TSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">stm32l476xx.h</a></li>
<li>RTC_CR_TSEDGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">stm32l476xx.h</a></li>
<li>RTC_CR_TSEDGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">stm32l476xx.h</a></li>
<li>RTC_CR_TSEDGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">stm32l476xx.h</a></li>
<li>RTC_CR_TSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">stm32l476xx.h</a></li>
<li>RTC_CR_TSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">stm32l476xx.h</a></li>
<li>RTC_CR_TSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">stm32l476xx.h</a></li>
<li>RTC_CR_WUCKSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">stm32l476xx.h</a></li>
<li>RTC_CR_WUTE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">stm32l476xx.h</a></li>
<li>RTC_CR_WUTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">stm32l476xx.h</a></li>
<li>RTC_CR_WUTE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">stm32l476xx.h</a></li>
<li>RTC_CR_WUTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">stm32l476xx.h</a></li>
<li>RTC_CR_WUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">stm32l476xx.h</a></li>
<li>RTC_CR_WUTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">stm32l476xx.h</a></li>
<li>RTC_DR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">stm32l476xx.h</a></li>
<li>RTC_DR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">stm32l476xx.h</a></li>
<li>RTC_DR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">stm32l476xx.h</a></li>
<li>RTC_DR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">stm32l476xx.h</a></li>
<li>RTC_DR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">stm32l476xx.h</a></li>
<li>RTC_DR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">stm32l476xx.h</a></li>
<li>RTC_DR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">stm32l476xx.h</a></li>
<li>RTC_DR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">stm32l476xx.h</a></li>
<li>RTC_DR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">stm32l476xx.h</a></li>
<li>RTC_DR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">stm32l476xx.h</a></li>
<li>RTC_DR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">stm32l476xx.h</a></li>
<li>RTC_DR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">stm32l476xx.h</a></li>
<li>RTC_DR_MT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">stm32l476xx.h</a></li>
<li>RTC_DR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">stm32l476xx.h</a></li>
<li>RTC_DR_MT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">stm32l476xx.h</a></li>
<li>RTC_DR_MU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">stm32l476xx.h</a></li>
<li>RTC_DR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">stm32l476xx.h</a></li>
<li>RTC_DR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">stm32l476xx.h</a></li>
<li>RTC_DR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">stm32l476xx.h</a></li>
<li>RTC_DR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">stm32l476xx.h</a></li>
<li>RTC_DR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">stm32l476xx.h</a></li>
<li>RTC_DR_MU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">stm32l476xx.h</a></li>
<li>RTC_DR_WDU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">stm32l476xx.h</a></li>
<li>RTC_DR_WDU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">stm32l476xx.h</a></li>
<li>RTC_DR_YT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">stm32l476xx.h</a></li>
<li>RTC_DR_YT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">stm32l476xx.h</a></li>
<li>RTC_DR_YT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">stm32l476xx.h</a></li>
<li>RTC_DR_YT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">stm32l476xx.h</a></li>
<li>RTC_DR_YT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">stm32l476xx.h</a></li>
<li>RTC_DR_YT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">stm32l476xx.h</a></li>
<li>RTC_DR_YT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">stm32l476xx.h</a></li>
<li>RTC_DR_YU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">stm32l476xx.h</a></li>
<li>RTC_DR_YU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">stm32l476xx.h</a></li>
<li>RTC_DR_YU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">stm32l476xx.h</a></li>
<li>RTC_DR_YU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">stm32l476xx.h</a></li>
<li>RTC_DR_YU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">stm32l476xx.h</a></li>
<li>RTC_DR_YU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">stm32l476xx.h</a></li>
<li>RTC_DR_YU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRAWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">stm32l476xx.h</a></li>
<li>RTC_ISR_ALRBWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">stm32l476xx.h</a></li>
<li>RTC_ISR_INIT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">stm32l476xx.h</a></li>
<li>RTC_ISR_INIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">stm32l476xx.h</a></li>
<li>RTC_ISR_INIT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">stm32l476xx.h</a></li>
<li>RTC_ISR_INITF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">stm32l476xx.h</a></li>
<li>RTC_ISR_INITF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">stm32l476xx.h</a></li>
<li>RTC_ISR_INITF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">stm32l476xx.h</a></li>
<li>RTC_ISR_INITS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">stm32l476xx.h</a></li>
<li>RTC_ISR_INITS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">stm32l476xx.h</a></li>
<li>RTC_ISR_INITS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">stm32l476xx.h</a></li>
<li>RTC_ISR_ITSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27f221944d5e881dd664364564e934a1">stm32l476xx.h</a></li>
<li>RTC_ISR_ITSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada1d8251602e94c317d362ba3e7dee08">stm32l476xx.h</a></li>
<li>RTC_ISR_ITSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5914813d67e4b0839229d2cd13c4a404">stm32l476xx.h</a></li>
<li>RTC_ISR_RECALPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">stm32l476xx.h</a></li>
<li>RTC_ISR_RECALPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">stm32l476xx.h</a></li>
<li>RTC_ISR_RECALPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">stm32l476xx.h</a></li>
<li>RTC_ISR_RSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">stm32l476xx.h</a></li>
<li>RTC_ISR_RSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">stm32l476xx.h</a></li>
<li>RTC_ISR_RSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">stm32l476xx.h</a></li>
<li>RTC_ISR_SHPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">stm32l476xx.h</a></li>
<li>RTC_ISR_SHPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">stm32l476xx.h</a></li>
<li>RTC_ISR_SHPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP1F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP1F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP1F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP2F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP2F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP2F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP3F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP3F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">stm32l476xx.h</a></li>
<li>RTC_ISR_TAMP3F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39">stm32l476xx.h</a></li>
<li>RTC_ISR_TSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">stm32l476xx.h</a></li>
<li>RTC_ISR_TSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">stm32l476xx.h</a></li>
<li>RTC_ISR_TSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">stm32l476xx.h</a></li>
<li>RTC_ISR_TSOVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">stm32l476xx.h</a></li>
<li>RTC_ISR_TSOVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">stm32l476xx.h</a></li>
<li>RTC_ISR_TSOVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">stm32l476xx.h</a></li>
<li>RTC_ISR_WUTWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">stm32l476xx.h</a></li>
<li>RTC_OR_ALARMOUTTYPE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc7b8cc37645d9e511b9ab179bb83ce1">stm32l476xx.h</a></li>
<li>RTC_OR_ALARMOUTTYPE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724">stm32l476xx.h</a></li>
<li>RTC_OR_ALARMOUTTYPE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243">stm32l476xx.h</a></li>
<li>RTC_OR_OUT_RMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491">stm32l476xx.h</a></li>
<li>RTC_OR_OUT_RMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b">stm32l476xx.h</a></li>
<li>RTC_OR_OUT_RMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_A&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_A_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_A_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">stm32l476xx.h</a></li>
<li>RTC_PRER_PREDIV_S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_ADD1S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_ADD1S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_ADD1S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_SUBFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_SUBFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">stm32l476xx.h</a></li>
<li>RTC_SHIFTR_SUBFS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">stm32l476xx.h</a></li>
<li>RTC_SSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">stm32l476xx.h</a></li>
<li>RTC_SSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">stm32l476xx.h</a></li>
<li>RTC_SSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1764404dfde174d0d4c8389bb6674">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73018a2cd8d1282811a98117f07b4996">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9b6c4c957ca83db9288754fa452c193">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a7f58e2c0b35d8960143b3a1050d4a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4078c46387df119649e1bfaffabca85">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac674b47734c62886744fd53050411f35">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71fad0da2e5aee9ee4b8be4a281f5d7">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5afae8019b4a5a55ea4fe7bdff1c09f">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac070e287342d5cb291165069748e8dff">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa1e474a7bdf0bab12fe52f88b22d06">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga446bede20f2b42596d81e4dcbf5cefe3">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a02b882296f921e135bd46517bbda99">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga897df96c2314593883c90cf889c43b5f">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga121d916ea8488e824e218417e7d3d023">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8860fb7b16aaa53150caa573114ecd3c">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec0f282622ecd5552c35fd01ed59803c">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10527fdce247f9310d02d3aa6f15ccca">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga663a1952a8f94c306853f6c4f81a1193">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab89ccb1ad22e9ee93f40e913caec989d">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47508310ea7f455d38655b54b3a88c11">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63df5f075198238b34b36123381b6d7b">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa86b914c87484e6a3e6630a8fd77332d">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f3b06d309ae5bf6e29a5937ee0d5cb">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dedb267517fc68a5fa7c2b5f2369a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec017292ebc410a0f44fc77db3d0392">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga450f7971c7037762cf688560d746e1b0">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf341a77dee9cbd5a0272c23bf074af6">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1049df9ea1be84ac20a4b445586e4f7">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga297c0d23e0d9ff169f3c195d1e6c12df">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3f88dd32936b9efa96f806b017a8a0">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489f9ff999d3cfa87028b6357163a384">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4">stm32l476xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1">stm32l476xx.h</a></li>
<li>RTC_TAMPER1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">stm32l476xx.h</a></li>
<li>RTC_TAMPER2_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">stm32l476xx.h</a></li>
<li>RTC_TAMPER3_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">stm32l476xx.h</a></li>
<li>RTC_TR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">stm32l476xx.h</a></li>
<li>RTC_TR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">stm32l476xx.h</a></li>
<li>RTC_TR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">stm32l476xx.h</a></li>
<li>RTC_TR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">stm32l476xx.h</a></li>
<li>RTC_TR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">stm32l476xx.h</a></li>
<li>RTC_TR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">stm32l476xx.h</a></li>
<li>RTC_TR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">stm32l476xx.h</a></li>
<li>RTC_TR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">stm32l476xx.h</a></li>
<li>RTC_TR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">stm32l476xx.h</a></li>
<li>RTC_TR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">stm32l476xx.h</a></li>
<li>RTC_TR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">stm32l476xx.h</a></li>
<li>RTC_TR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">stm32l476xx.h</a></li>
<li>RTC_TR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">stm32l476xx.h</a></li>
<li>RTC_TR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">stm32l476xx.h</a></li>
<li>RTC_TR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">stm32l476xx.h</a></li>
<li>RTC_TR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">stm32l476xx.h</a></li>
<li>RTC_TR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">stm32l476xx.h</a></li>
<li>RTC_TR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">stm32l476xx.h</a></li>
<li>RTC_TR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">stm32l476xx.h</a></li>
<li>RTC_TR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">stm32l476xx.h</a></li>
<li>RTC_TR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">stm32l476xx.h</a></li>
<li>RTC_TR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">stm32l476xx.h</a></li>
<li>RTC_TR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">stm32l476xx.h</a></li>
<li>RTC_TR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">stm32l476xx.h</a></li>
<li>RTC_TR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">stm32l476xx.h</a></li>
<li>RTC_TR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">stm32l476xx.h</a></li>
<li>RTC_TR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">stm32l476xx.h</a></li>
<li>RTC_TR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">stm32l476xx.h</a></li>
<li>RTC_TR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">stm32l476xx.h</a></li>
<li>RTC_TR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">stm32l476xx.h</a></li>
<li>RTC_TR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">stm32l476xx.h</a></li>
<li>RTC_TR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">stm32l476xx.h</a></li>
<li>RTC_TSDR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">stm32l476xx.h</a></li>
<li>RTC_TSDR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">stm32l476xx.h</a></li>
<li>RTC_TSDR_MT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">stm32l476xx.h</a></li>
<li>RTC_TSDR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">stm32l476xx.h</a></li>
<li>RTC_TSDR_MT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">stm32l476xx.h</a></li>
<li>RTC_TSDR_MU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">stm32l476xx.h</a></li>
<li>RTC_TSDR_WDU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">stm32l476xx.h</a></li>
<li>RTC_TSSSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">stm32l476xx.h</a></li>
<li>RTC_TSSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">stm32l476xx.h</a></li>
<li>RTC_TSSSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">stm32l476xx.h</a></li>
<li>RTC_TSTR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">stm32l476xx.h</a></li>
<li>RTC_TSTR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">stm32l476xx.h</a></li>
<li>RTC_TSTR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">stm32l476xx.h</a></li>
<li>RTC_TSTR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">stm32l476xx.h</a></li>
<li>RTC_TSTR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">stm32l476xx.h</a></li>
<li>RTC_TSTR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">stm32l476xx.h</a></li>
<li>RTC_TSTR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">stm32l476xx.h</a></li>
<li>RTC_TSTR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">stm32l476xx.h</a></li>
<li>RTC_WAKEUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">stm32l476xx.h</a></li>
<li>RTC_WKUP_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">stm32l476xx.h</a></li>
<li>RTC_WPR_KEY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">stm32l476xx.h</a></li>
<li>RTC_WPR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">stm32l476xx.h</a></li>
<li>RTC_WPR_KEY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">stm32l476xx.h</a></li>
<li>RTC_WUTR_WUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">stm32l476xx.h</a></li>
<li>RTC_WUTR_WUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">stm32l476xx.h</a></li>
<li>RTC_WUTR_WUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
