`timescale 1ns/10ps

	module Register_TB();

	reg clk;
	reg [31:0] data_In;
	wire [31:0] data_Out;

	Register_TB DUT(
	
	.clk(clk),
	.data_In(data_In),
	.data_Out(data_Out)

	);


	initial begin
		clk = 0;
		data_In = 22;
	end

	always begin
		#10 clk = ~clk;
	end

	always begin
		#14 data_In = data_In + 17;
	end

	initial
		#700 $stop;

endmodule