@inproceedings{sequoia,
 author = {Fatahalian, Kayvon and Horn, Daniel Reiter and Knight, Timothy J. and Leem, Larkhoon and Houston, Mike and Park, Ji Young and Erez, Mattan and Ren, Manman and Aiken, Alex and Dally, William J. and Hanrahan, Pat},
 title = {Sequoia: Programming the Memory Hierarchy},
 booktitle = {Proceedings of the 2006 ACM/IEEE Conference on Supercomputing},
 series = {SC '06},
 year = {2006},
 isbn = {0-7695-2700-0},
 location = {Tampa, Florida},
 articleno = {83},
 url = {http://doi.acm.org/10.1145/1188455.1188543},
 doi = {10.1145/1188455.1188543},
 acmid = {1188543},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Wang_banking,
 author = {Wang, Yuxin and Li, Peng and Cong, Jason},
 title = {Theory and Algorithm for Generalized Memory Partitioning in High-level Synthesis},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {199--208},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2554688.2554780},
 doi = {10.1145/2554688.2554780},
 acmid = {2554780},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {high-level synthesis, memory partitioning, polyhedral model},
} 

@misc{sdaccel,
  title={The Xilinx SDAccel Development Environment},
  author={Xilinx},
  howpublished={\url{https://www.xilinx.com/publications/prod_mktg/sdx/sdaccel-backgrounder.pdf}}, 
  year={2014}
}

@misc{sdaccelBench,
  title={SDAccel Example Repository},
  author={Xilinx},
  howpublished={\url{https://github.com/Xilinx/SDAccel_Examples}}, 
  year={2017}
}
@misc{hlsPragmaRef,
  title={HLS Pragmas},
  author={Xilinx},
  howpublished={\url{https://www.xilinx.com/html_docs/xilinx2017_2/sdaccel_doc/topics/pragmas/concept-Intro_to_HLS_pragmas.html}}, 
  year={2017}
}
@misc{dataflowRef,
  title={SDAccel DATAFLOW pragma},
  author={Xilinx},
  howpublished={\url{https://www.xilinx.com/html_docs/xilinx2017_2/sdaccel_doc/topics/pragmas/ref-pragma_HLS_dataflow.html}}, 
  year={2017}
}
@article{nane2016survey,
  title={A survey and evaluation of fpga high-level synthesis tools},
  author={Nane, Razvan and Sima, Vlad-Mihai and Pilato, Christian and Choi, Jongsok and Fort, Blair and Canis, Andrew and Chen, Yu Ting and Hsiao, Hsuan and Brown, Stephen and Ferrandi, Fabrizio and others},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={35},
  number={10},
  pages={1591--1604},
  year={2016},
  publisher={IEEE}
}

@misc{nand_flash,
  title={Advanced NAND Flash Memory Single-Chip Storage Solution},
  author={Intel},
  howpublished={\url{www.altera.com/b/nand-flash-memory-controller.html?_ga=2.108749825.2041564619.1502344247-21903935.1501673108}},
  year={2015},
  month={June}
}

@misc{awsf1, 
  title={EC2 F1 Instances with FPGAs â€“ Now Generally Available},
  howpublished={\url{aws.amazon.com/blogs/aws/ec2-f1-instances-with-fpgas-now-generally-available/}}, 
  year={2017}, 
  month={Apr}
}

@inproceedings{veriscala,
  title={Scala Based FPGA Design Flow},
  author={Liu, Yanqiang and Li, Yao and Xiong, Weilun and Lai, Meng and Chen, Cheng and Qi, Zhengwei and Guan, Haibing},
  booktitle={Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={286--286},
  year={2017},
  organization={ACM}
}

@misc{myhdl,
  title={MyHDL},
  howpublished={\url{http://www.myhdl.org/}},
  month={July},
  year={2015}
}

@inproceedings{plasticine,
  author    = {Raghu Prabhakar and
               Yaqi Zhang and
               David Koeplinger and
               Matthew Feldman and
               Tian Zhao and
               Stefan Hadjis and
               Ardavan Pedram and
               Christos Kozyrakis and
               Kunle Olukotun},
  title     = {Plasticine: {A} Reconfigurable Architecture For Parallel Paterns},
  booktitle = {Proceedings of the 44th Annual International Symposium on Computer
               Architecture, {ISCA} 2017, Toronto, ON, Canada, June 24-28, 2017},
  pages     = {389--402},
  year      = {2017},
  url       = {http://doi.acm.org/10.1145/3079856.3080256},
  doi       = {10.1145/3079856.3080256},
  timestamp = {Tue, 20 Jun 2017 08:13:34 +0200},
  biburl    = {http://dblp.org/rec/bib/conf/isca/PrabhakarZKFZHP17},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{scnn,
  title={SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks},
  author={Parashar, Angshuman and Rhu, Minsoo and Mukkara, Anurag and Puglielli, Antonio and Venkatesan, Rangharajan and Khailany, Brucek and Emer, Joel and Keckler, Stephen W and Dally, William J},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={27--40},
  year={2017},
  organization={ACM}
}

@book{genesis2,
  title={Chip multiprocessor generator: automatic generation of custom and heterogeneous compute platforms},
  author={Shacham, Ofer},
  year={2011},
  publisher={Stanford University}
}

@inproceedings{scaledeep,
 author = {Venkataramani, Swagath and Ranjan, Ashish and Banerjee, Subarno and Das, Dipankar and Avancha, Sasikanth and Jagannathan, Ashok and Durg, Ajaya and Nagaraj, Dheemanth and Kaul, Bharat and Dubey, Pradeep and Raghunathan, Anand},
 title = {ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks},
 booktitle = {Proceedings of the 44th Annual International Symposium on Computer Architecture},
 series = {ISCA '17},
 year = {2017},
 isbn = {978-1-4503-4892-8},
 location = {Toronto, ON, Canada},
 pages = {13--26},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/3079856.3080244},
 doi = {10.1145/3079856.3080244},
 acmid = {3080244},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Deep Neural Networks, Hardware Accelerators, System Architecture},
} 

@inproceedings{machsuite,
  author = {Brandon Reagen and Robert Adolf and Yakun Sophia Shao and Gu-Yeon Wei and David Brooks},
  title = {{MachSuite}: Benchmarks for Accelerator Design and Customized Architectures},
  booktitle = {Proceedings of the {IEEE} International Symposium on Workload Characterization},
  month = {October},
  year = {2014},
  address = {Raleigh, North Carolina}
}

@article{chstone,
  title={Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis},
  author={Yuko Hara and Hiroyuki Tomiyama and Shinya Honda and Hiroaki Takada},
  journal={Journal of Information Processing},
  volume={17},
  number={ },
  pages={242-254},
  year={2009},
  doi={10.2197/ipsjjip.17.242}
}

@inproceedings{dnnweaver,
  title={From high-level deep neural models to FPGAs},
  author={Sharma, Hardik and Park, Jongse and Mahajan, Divya and Amaro, Emmanuel and Kim, Joon Kyung and Shao, Chenkai and Mishra, Asit and Esmaeilzadeh, Hadi},
  booktitle={Microarchitecture (MICRO), 2016 49th Annual IEEE/ACM International Symposium on},
  pages={1--12},
  year={2016},
  organization={IEEE}
}

@misc{harp,
  author = {Gupta, Prabhat K.},
  title = {Xeon+FPGA Platform for the Data Center},
  booktitle = {ISCA/CARL 2015},
  year = {2015},
  howpublished = {\url{http://www.ece.cmu.edu/~calcm/carl/lib/exe/fetch.php?media=carl15-gupta.pdf}}
}

@inproceedings{putnam09,
 author = {Putnam, Andrew and Eggers, Susan and Bennett, Dave and Dellinger, Eric and Mason, Jeff and Styles, Henry and Sundararajan, Prasanna and Wittig, Ralph},
 title = {Performance and Power of Cache-based Reconfigurable Computing},
 booktitle = {Proceedings of the 36th Annual International Symposium on Computer Architecture},
 series = {ISCA '09},
 year = {2009},
 isbn = {978-1-60558-526-0},
 location = {Austin, TX, USA},
 pages = {395--405},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1555754.1555804},
 doi = {10.1145/1555754.1555804},
 acmid = {1555804},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {c-to-gates, c-to-hardware, caches, co-processor accelerator, fpga, many-cache, synthesis compiler},
}

@inproceedings{george14fpl,
author={George, Nithin and Lee, HyoukJoong and Novo, David and Rompf, Tiark and Brown, Kevin J. and Sujeeth, Arvind K. and Odersky, Martin and Olukotun, Kunle and Ienne, Paolo},
booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
title={Hardware system synthesis from Domain-Specific Languages},
year={2014},
month={Sept},
pages={1-8},
keywords={field programmable gate arrays;learning (artificial intelligence);logic design;specification languages;FPGA bitstream;FPGAs;HLS tools;OptiML;application parallelism extraction;complicated programming model;domain-specific languages;domain-specific semantics;field programmable gate arrays;hardware system synthesis;hardware-level details;high-level programs;isolated hardware modules;machine-learning DSL;quality hardware designs;system design;system-architecture;DSL;Data structures;Field programmable gate arrays;Hardware;Kernel;Optimization;Parallel processing},
doi={10.1109/FPL.2014.6927454},}

@INPROCEEDINGS{dadiannao,
author={Y. Chen and T. Luo and S. Liu and S. Zhang and L. He and J. Wang and L. Li and T. Chen and Z. Xu and N. Sun and O. Temam}, 
booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture}, 
title={DaDianNao: A Machine-Learning Supercomputer}, 
year={2014}, 
pages={609-622}, 
keywords={learning (artificial intelligence);mainframes;neural nets;parallel machines;CNN-DNN algorithmic characteristics;DaDianNao;GPU;computational capacity-area ratio;computational units;convolutional neural network;custom storage;deep neural network;general-purpose workloads;high-degree parallelism;industry-grade interconnects;machine-learning supercomputer;multichip machine-learning architecture;multichip system;neural network accelerators;Bandwidth;Biological neural networks;Computer architecture;Graphics processing units;Hardware;Kernel;Neurons;accelerator;computer architecture;machine learning;neural network}, 
doi={10.1109/MICRO.2014.58}, 
ISSN={1072-4451}, 
month={Dec},}

@inproceedings{pudiannao,
 author = {Liu, Daofu and Chen, Tianshi and Liu, Shaoli and Zhou, Jinhong and Zhou, Shengyuan and Teman, Olivier and Feng, Xiaobing and Zhou, Xuehai and Chen, Yunji},
 title = {PuDianNao: A Polyvalent Machine Learning Accelerator},
 booktitle = {Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '15},
 year = {2015},
 isbn = {978-1-4503-2835-7},
 location = {Istanbul, Turkey},
 pages = {369--381},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2694344.2694358},
 doi = {10.1145/2694344.2694358},
 acmid = {2694358},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator, computer architecture, machine learning},
}

@inproceedings{bluespec,
 author = {Arvind},
 title = {Bluespec: A Language for Hardware Design, Simulation, Synthesis and Verification. Invited Talk},
 booktitle = {Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design},
 series = {MEMOCODE '03},
 year = {2003},
 isbn = {0-7695-1923-7},
 pages = {249--},
 url = {http://dl.acm.org/citation.cfm?id=823453.823860},
 acmid = {823860},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@Inbook{DeSutter2013,
author="De Sutter, Bjorn
and Raghavan, Praveen
and Lambrechts, Andy",
editor="Bhattacharyya, Shuvra S.
and Deprettere, Ed F.
and Leupers, Rainer
and Takala, Jarmo",
title="Coarse-Grained Reconfigurable Array Architectures",
bookTitle="Handbook of Signal Processing Systems",
year="2013",
publisher="Springer New York",
address="New York, NY",
pages="553--592",
isbn="978-1-4614-6859-2",
doi="10.1007/978-1-4614-6859-2_18",
url="https://doi.org/10.1007/978-1-4614-6859-2_18"
}


@article{fpgaMasses,
 author = {Bacon, David and Rabbah, Rodric and Shukla, Sunil},
 title = {FPGA Programming for the Masses},
 journal = {Queue},
 issue_date = {February 2013},
 volume = {11},
 number = {2},
 month = feb,
 year = {2013},
 issn = {1542-7730},
 pages = {40:40--40:52},
 articleno = {40},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2436696.2443836},
 doi = {10.1145/2436696.2443836},
 acmid = {2443836},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{delite-tecs14,
  author =    {Arvind K. Sujeeth and
               Kevin J. Brown and
               HyoukJoong Lee and
               Tiark Rompf and
               Hassan Chafi and
               Martin Odersky and
               Kunle Olukotun},
  title = {Delite: A Compiler Architecture for Performance-Oriented Embedded Domain-Specific Languages},
  booktitle = {TECS'14: ACM Transactions on Embedded Computing Systems},
  month = {July},
  year = {2014}
}


@inproceedings{venkat,
 author = {Venkat, Anand and Hall, Mary and Strout, Michelle},
 title = {Loop and Data Transformations for Sparse Matrix Code},
 booktitle = {Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI 2015},
 year = {2015},
 isbn = {978-1-4503-3468-6},
 location = {Portland, OR, USA},
 pages = {521--532},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2737924.2738003},
 doi = {10.1145/2737924.2738003},
 acmid = {2738003},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {inspector/executor, loop transformations, non-affine, polyhedral model, sparse matrices},
}

@inproceedings{fusion,
 author = {Rompf, Tiark and Sujeeth, Arvind K. and Amin, Nada and Brown, Kevin J. and Jovanovic, Vojin and Lee, HyoukJoong and Jonnalagedda, Manohar and Olukotun, Kunle and Odersky, Martin},
 title = {Optimizing Data Structures in High-level Programs: New Directions for Extensible Compilers Based on Staging},
 booktitle = {Proceedings of the 40th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages},
 series = {POPL '13},
 year = {2013},
 isbn = {978-1-4503-1832-7},
 location = {Rome, Italy},
 pages = {497--510},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/2429069.2429128},
 doi = {10.1145/2429069.2429128},
 acmid = {2429128},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {code generation, data structures, extensible compilers, staging},
}

@inproceedings{lms,
 author = {Rompf, Tiark and Odersky, Martin},
 title = {Lightweight Modular Staging: A Pragmatic Approach to Runtime Code Generation and Compiled DSLs},
 booktitle = {Proceedings of the Ninth International Conference on Generative Programming and Component Engineering},
 series = {GPCE '10},
 year = {2010},
 isbn = {978-1-4503-0154-1},
 location = {Eindhoven, The Netherlands},
 pages = {127--136},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1868294.1868314},
 doi = {10.1145/1868294.1868314},
 acmid = {1868314},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {code generation, domain-specific languages, language virtualization, multi-stage programming},
}

@INPROCEEDINGS{chisel,
author={Bachrach, J. and Huy Vo and Richards, B. and Yunsup Lee and Waterman, A. and Avizienis, R. and Wawrzynek, J. and Asanovic, K.},
booktitle={Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE},
title={Chisel: Constructing hardware in a Scala embedded language},
year={2012},
month={June},
pages={1212-1221},
keywords={C++ language;application specific integrated circuits;field programmable gate arrays;hardware description languages;Chisel;FPGA;Scala embedded language;functional programming;hardware construction language;hardware design abstraction;high-speed C++-based cycle-accurate software simulator;low-level Verilog;standard ASIC flow;type inference;Finite impulse response filter;Generators;Hardware;Hardware design languages;Registers;Vectors;Wires;CAD},
ISSN={0738-100X},}

@incollection{autopilot,
year={2008},
isbn={978-1-4020-8587-1},
booktitle={High-Level Synthesis},
editor={Coussy, Philippe and Morawiec, Adam},
doi={10.1007/978-1-4020-8588-8_6},
title={AutoPilot: A Platform-Based ESL Synthesis System},
url={http://dx.doi.org/10.1007/978-1-4020-8588-8_6},
publisher={Springer Netherlands},
keywords={ESL; Behavioral synthesis; Scheduling; Resource binding; Interface synthesis},
author={Zhang, Zhiru and Fan, Yiping and Jiang, Wei and Han, Guoling and Yang, Changqi and Cong, Jason},
pages={99-112},
language={English}
}

@techreport{catapultdnn,
  author = {Ovtcharov, Kalin and Ruwase, Olatunji and Kim, Joo-Young and Fowers, Jeremy and Strauss, Karin and Chung, Eric S.},
  title = {Accelerating Deep Convolutional Neural Networks Using Specialized Hardware},
  institution = {Microsoft Research},
  month = {February},
  year = {2015},
  url = {http://research-srv.microsoft.com/pubs/240715/CNN%20Whitepaper.pdf}
}

@inproceedings{sirius,
 author = {Hauswald, Johann and Laurenzano, Michael A. and Zhang, Yunqi and Li, Cheng and Rovinski, Austin and Khurana, Arjun and Dreslinski, Ronald G. and Mudge, Trevor and Petrucci, Vinicius and Tang, Lingjia and Mars, Jason},
 title = {Sirius: An Open End-to-End Voice and Vision Personal Assistant and Its Implications for Future Warehouse Scale Computers},
 booktitle = {Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '15},
 year = {2015},
 isbn = {978-1-4503-2835-7},
 location = {Istanbul, Turkey},
 pages = {223--238},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2694344.2694347},
 doi = {10.1145/2694344.2694347},
 acmid = {2694347},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {datacenters, emerging workloads, intelligent personal assistants, warehouse scale computers},
}

@inproceedings{catapult,
 author = {Putnam, Andrew and Caulfield, Adrian M. and Chung, Eric S. and Chiou, Derek and Constantinides, Kypros and Demme, John and Esmaeilzadeh, Hadi and Fowers, Jeremy and Gopal, Gopi Prashanth and Gray, Jan and Haselman, Michael and Hauck, Scott and Heil, Stephen and Hormati, Amir and Kim, Joo-Young and Lanka, Sitaram and Larus, James and Peterson, Eric and Pope, Simon and Smith, Aaron and Thong, Jason and Xiao, Phillip Yi and Burger, Doug},
 title = {A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {13--24},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665678},
 acmid = {2665678},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@inproceedings{baidu,
author = {Ouyang, Jian and Lin, Shiding and Qi, Wei and Wang, Yong and Yu, Bo and Jiang, Song},
title = {SDA: Software-Defined Accelerator for LargeScale DNN Systems},
year = {2014},
series = {Hot Chips 26},
}

@ARTICLE{cong11hls,
author={Cong, J. and Bin Liu and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhiru Zhang},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={High-Level Synthesis for FPGAs: From Prototyping to Deployment},
year={2011},
month={April},
volume={30},
number={4},
pages={473-491},
keywords={field programmable gate arrays;network synthesis;system-on-chip;AutoESL AutoPilot HLS tool;C-to-FPGA synthesis solutions;SoC;Xilinx FPGA;commercial high-level synthesis systems;domain-specific system-level implementation platforms;field-programmable gate array designs;hand-coded design;improved design productivity;platform-based modeling;register transfer level;robust compilation technology;sphere decoder;system-on-chip design complexity;wide language coverage;Algorithm design and analysis;Field programmable gate arrays;Hardware;Optimization;Program processors;System-on-a-chip;Domain-specific design;field-programmable gate array (FPGA);high-level synthesis (HLS);quality of results (QoR)},
doi={10.1109/TCAD.2011.2110592},
ISSN={0278-0070},}

@misc{scala,
  author = {M. Odersky},
  title = {Scala},
  howpublished = {\url{http://www.scala-lang.org}},
  year = {2011}
}

@inproceedings{aladdin,
  title={Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures},
  author={Shao, Yakun Sophia and Reagen, Brandon and Wei, Gu-Yeon and Brooks, David},
  booktitle={Computer Architecture (ISCA), 2014 ACM/IEEE 41st International Symposium on},
  pages={97--108},
  year={2014},
  organization={IEEE}
}

@inproceedings{zaharia10spark,
 author = {Zaharia, Matei and Chowdhury, Mosharaf and Franklin, Michael J. and Shenker, Scott and Stoica, Ion},
 title = {Spark: cluster computing with working sets},
 booktitle = {Proceedings of the 2nd USENIX conference on Hot topics in cloud computing},
 series = {HotCloud'10},
 year = {2010},
 location = {Boston, MA},
 pages = {10--10},
 numpages = {1},
 url = {http://dl.acm.org/citation.cfm?id=1863103.1863113},
 acmid = {1863113},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
}

@inproceedings{brown16clusters,
  author    = {Kevin J. Brown and
               HyoukJoong Lee and
               Tiark Rompf and
               Arvind K. Sujeeth and
               Christopher De Sa and
               Christopher Aberger and
               Kunle Olukotun},
  title     = {Have Abstraction and Eat Performance, Too: Optimized Heterogeneous Computing with Parallel Patterns},
  booktitle = {International Symposium on Code Generation and Optimization,},
  series    = {CGO},
  year      = {2016}
}

@inproceedings{rompf12optimizing,
  author    = {Tiark Rompf and
               Arvind K. Sujeeth and
               Nada Amin and
               Kevin Brown and
               Vojin Jovanovic and
               HyoukJoong Lee and
               Manohar Jonnalagedda and
               Kunle Olukotun and
               Martin Odersky},
  title     = {Optimizing Data Structures in High-Level Programs},
  series    = {POPL},
  year      = {2013}
}


@MISC{maxeler,
  author = {{Maxeler Technologies}},
  title = {{MaxCompiler white paper}},
  year = {2011},
}

@inproceedings{grull2014biomedical,
  title={Biomedical image processing and reconstruction with dataflow computing on FPGAs},
  author={Grull, Frederik and Kebschull, Udo},
  booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
  pages={1--2},
  year={2014},
  organization={IEEE}
}

@book{bailey2011design,
  title={Design for embedded image processing on FPGAs},
  author={Bailey, Donald G},
  year={2011},
  publisher={John Wiley \& Sons}
}

@article{halidefpga,
  author    = {Jing Pu and
               Steven Bell and
               Xuan Yang and
               Jeff Setter and
               Stephen Richardson and
               Jonathan Ragan{-}Kelley and
               Mark Horowitz},
  title     = {Programming Heterogeneous Systems from an Image Processing {DSL}},
  journal   = {CoRR},
  volume    = {abs/1610.09405},
  year      = {2016},
  url       = {http://arxiv.org/abs/1610.09405},
  archivePrefix = {arXiv},
  eprint    = {1610.09405},
  timestamp = {Wed, 07 Jun 2017 14:40:32 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/PuBYSRRH16},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{pldi13halide,
 author = {Ragan-Kelley, Jonathan and Barnes, Connelly and Adams, Andrew and Paris, Sylvain and Durand, Fr{\'e}do and Amarasinghe, Saman},
 title = {Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines},
 booktitle = {Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '13},
 year = {2013},
 isbn = {978-1-4503-2014-6},
 location = {Seattle, Washington, USA},
 pages = {519--530},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2491956.2462176},
 doi = {10.1145/2491956.2462176},
 acmid = {2462176},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {autotuning, compiler, domain specific language, gpu, image processing, locality, optimization, parallelism, redundant computation, vectorization}
}

@inproceedings{ecoop13sujeeth,
  author = {Arvind K. Sujeeth and
            Tiark Rompf and
            Kevin J. Brown and
            HyoukJoong Lee and
            Hassan Chafi and
            Victoria Popic and
            Michael Wu and
            Aleksander Prokopec and
            Vojin Jovanovic and
            Martin Odersky and
            Kunle Olukotun},
  title =  {Composition and Reuse with Compiled Domain-Specific Languages},
  booktitle = {European Conference on Object Oriented Programming},
  series = {ECOOP},
  year = {2013},
}

@inproceedings{mencer2011finding,
  title={Finding the right level of abstraction for minimizing operational expenditure},
  author={Mencer, Oskar and Vynckier, Erik and Spooner, James and Girdlestone, Stephen and Charlesworth, Oliver},
  booktitle={Proceedings of the fourth workshop on High performance computational finance},
  pages={13--18},
  year={2011},
  organization={ACM}
}

@book{de2015fpga,
  title={FPGA Based Accelerators for Financial Applications},
  author={de Schryver, Christian},
  year={2015},
  publisher={Springer}
}

@inproceedings{zhang2005reconfigurable,
  title={Reconfigurable acceleration for Monte Carlo based financial simulation},
  author={Zhang, GL and Leong, Philip Heng Wai and Ho, Chun Hok and Tsoi, Kuen Hung and Cheung, Chris CC and Lee, Dong-U and Cheung, Ray CC and Luk, Wayne},
  booktitle={Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on},
  pages={215--222},
  year={2005},
  organization={IEEE}
}

@inproceedings{brown2007performance,
  title={Performance comparison of finite-difference modeling on Cell, FPGA and multi-core computers},
  author={Brown, Samuel and others},
  booktitle={SEG/San Antonio Annual Meeting},
  year={2007}
}

@conference { smith2005scientific,
  title = {Scientific Computing Beyond {CPU}s: {FPGA} Implementations of Common Scientific Kernels},
  booktitle = {Proceedings of the 8th Annual Military and Aerospace Programmable Logic Devices International Conference},
  year = {2005},
  author = {Smith, M.C. and Jeffrey S Vetter and Alam, Sadaf R.}
}

@article{zhuo2008high,
  title={High-performance designs for linear algebra operations on reconfigurable hardware},
  author={Zhuo, Ling and Prasanna, Viktor K},
  journal={Computers, IEEE Transactions on},
  volume={57},
  number={8},
  pages={1057--1071},
  year={2008},
  publisher={IEEE}
}

@article{alam2007using,
  title={Using FPGA devices to accelerate biomolecular simulations},
  author={Alam, Sadaf R and Agarwal, Pratul K and Smith, Melissa C and Vetter, Jeffrey S and Caliga, David},
  journal={Computer},
  number={3},
  pages={66--73},
  year={2007},
  publisher={IEEE}
}

@inproceedings{elasticFlow,
 author = {Tan, Mingxing and Liu, Gai and Zhao, Ritchie and Dai, Steve and Zhang, Zhiru},
 title = {ElasticFlow: A Complexity-Effective Approach for Pipelining Irregular Loop Nests},
 booktitle = {Proceedings of the IEEE/ACM International Conference on Computer-Aided Design},
 series = {ICCAD '15},
 year = {2015},
 isbn = {978-1-4673-8389-9},
 location = {Austin, TX, USA},
 pages = {78--85},
 numpages = {8},
 url = {http://dl.acm.org/citation.cfm?id=2840819.2840831},
 acmid = {2840831},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@inproceedings{cgpa,
 author = {Liu, Feng and Ghosh, Soumyadeep and Johnson, Nick P. and August, David I.},
 title = {CGPA: Coarse-Grained Pipelined Accelerators},
 booktitle = {Proceedings of the 51st Annual Design Automation Conference},
 series = {DAC '14},
 year = {2014},
 isbn = {978-1-4503-2730-5},
 location = {San Francisco, CA, USA},
 pages = {78:1--78:6},
 articleno = {78},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2593069.2593105},
 doi = {10.1145/2593069.2593105},
 acmid = {2593105},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@misc{opencl_sdk,
  title = {Intel FPGA SDK for OpenCL},
  howpublished={\url{https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html}},
  year = {2017}
}

@misc{vivado_userguide,
  title = {Vivado design suite 2015.1 user guide},
  year = {2015}
}

@misc{vivadohls,
  title = {Vivado High-Level Synthesis},
  howpublished = {\url{http://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html}},
  year = {2016}
}

@misc{gpu,
  title = {NVIDIA GPU Architecture},
  howpublished = {\url{http://www.nvidia.com/object/gpu-architecture.html}},
  year = {2016}
}


@INPROCEEDINGS{optiml,
  author = {Arvind K. Sujeeth and Hyoukjoong Lee and Kevin J. Brown and Hassan Chafi and Michael Wu and Anand R. Atreya and Kunle Olukotun and Tiark Rompf and Martin Odersky},
  title = {OptiML: an implicitly parallel domainspecific language for machine learning},
  booktitle = {in Proceedings of the 28th International Conference on Machine Learning, ser. ICML},
  year = {2011}
}

@inproceedings{inefficiencies,
 author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid and Solomatnikov, Alex and Lee, Benjamin C. and Richardson, Stephen and Kozyrakis, Christos and Horowitz, Mark},
 title = {Understanding Sources of Inefficiency in General-purpose Chips},
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
 series = {ISCA '10},
 year = {2010},
 isbn = {978-1-4503-0053-7},
 location = {Saint-Malo, France},
 pages = {37--47},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1815961.1815968},
 doi = {10.1145/1815961.1815968},
 acmid = {1815968},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ASIC, chip multiprocessor, customization, energy efficiency, h.264, high performance, tensilica},
}

@inproceedings{gpuwattch,
 author = {Leng, Jingwen and Hetherington, Tayler and ElTantawy, Ahmed and Gilani, Syed and Kim, Nam Sung and Aamodt, Tor M. and Reddi, Vijay Janapa},
 title = {GPUWattch: Enabling Energy Optimizations in GPGPUs},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {487--498},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485964},
 doi = {10.1145/2485922.2485964},
 acmid = {2485964},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CUDA, GPU architecture, energy, power, power estimation},
}

@inproceedings{sgmf,
 author = {Voitsechov, Dani and Etsion, Yoav},
 title = {Single-graph Multiple Flows: Energy Efficient Design Alternative for GPGPUs},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {205--216},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665703},
 acmid = {2665703},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@misc{bolsens,
  author = {Bolsens, Ivo},
  title = {Programming Modern FPGAs, International Forum on Embedded Multiprocessor SoC, Keynote,},
  howpublished = {\url{http://www.xilinx.com/univ/mpsoc2006keynote.pdf}},
  year = {2006}
}

@ARTICLE{calhoun, 
author={B. H. Calhoun and J. F. Ryan and S. Khanna and M. Putic and J. Lach}, 
journal={Proceedings of the IEEE}, 
title={Flexible Circuits and Architectures for Ultralow Power}, 
year={2010}, 
volume={98}, 
number={2}, 
pages={267-282}, 
keywords={digital circuits;field programmable gate arrays;flexible electronics;low-power electronics;network synthesis;power aware computing;FPGA;UDVS;circuit design;field programmable gate array;flexible architectures;flexible circuits;subthreshold digital circuits;ultradynamic voltage scaling;ultralow-power applications;Circuit synthesis;Digital circuits;Dynamic voltage scaling;Embedded system;Field programmable gate arrays;Flexible printed circuits;Hardware;Manufacturing;Time factors;Voltage control;Dynamic voltage scaling;PDVS;UDVS;energy scalability;panoptic DVS;reconfigurable logic;subthreshold;subthreshold FPGA;ultra DVS;ultralow power}, 
doi={10.1109/JPROC.2009.2037211}, 
ISSN={0018-9219}, 
month={Feb},}

@article{fpgaSurvey,
 author = {Kuon, Ian and Tessier, Russell and Rose, Jonathan},
 title = {FPGA Architecture: Survey and Challenges},
 journal = {Found. Trends Electron. Des. Autom.},
 issue_date = {February 2008},
 volume = {2},
 number = {2},
 month = feb,
 year = {2008},
 issn = {1551-3939},
 pages = {135--253},
 numpages = {119},
 url = {http://dx.doi.org/10.1561/1000000005},
 doi = {10.1561/1000000005},
 acmid = {1454696},
 publisher = {Now Publishers Inc.},
 address = {Hanover, MA, USA},
} 

@article{fpgaProgramming,
 author = {Bacon, David and Rabbah, Rodric and Shukla, Sunil},
 title = {FPGA Programming for the Masses},
 journal = {Queue},
 issue_date = {February 2013},
 volume = {11},
 number = {2},
 month = feb,
 year = {2013},
 issn = {1542-7730},
 pages = {40:40--40:52},
 articleno = {40},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2436696.2443836},
 doi = {10.1145/2436696.2443836},
 acmid = {2443836},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{fpgaPower,
 author = {Poon, Kara K. W. and Wilton, Steven J. E. and Yan, Andy},
 title = {A Detailed Power Model for Field-programmable Gate Arrays},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {April 2005},
 volume = {10},
 number = {2},
 month = apr,
 year = {2005},
 issn = {1084-4309},
 pages = {279--302},
 numpages = {24},
 url = {http://doi.acm.org/10.1145/1059876.1059881},
 doi = {10.1145/1059876.1059881},
 acmid = {1059881},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Power estimation model, architecture, power consumption, sensitivity analysis},
} 


@INPROCEEDINGS{horowitz_isscc14, 
  author={M. Horowitz}, 
  booktitle={2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)}, 
  title={1.1 Computing's energy problem (and what we can do about it)}, 
  year={2014}, 
  pages={10-14}, 
  keywords={performance evaluation;power aware computing;search engines;compute engines;computing performance;innovative computing devices;power;transistors;voltage scaling;CMOS integrated circuits;CMOS technology;Energy efficiency;Hardware;Logic gates;Transistors;Voltage control}, 
  doi={10.1109/ISSCC.2014.6757323}, 
  ISSN={0193-6530}, 
  month={Feb},}

@inproceedings{convolutionEngine,
 author = {Qadeer, Wajahat and Hameed, Rehan and Shacham, Ofer and Venkatesan, Preethi and Kozyrakis, Christos and Horowitz, Mark A.},
 title = {Convolution Engine: Balancing Efficiency \&\#38; Flexibility in Specialized Computing},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {24--35},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485925},
 doi = {10.1145/2485922.2485925},
 acmid = {2485925},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {H.264, computational photography, convolution, demosaic, energy efficiency, specialized computing, tensilica},
}

@ARTICLE{fpgaVsAsic, 
author={I. Kuon and J. Rose}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={Measuring the Gap Between FPGAs and ASICs}, 
year={2007}, 
volume={26}, 
number={2}, 
pages={203-215}, 
keywords={CMOS logic circuits;application specific integrated circuits;delays;field programmable gate arrays;table lookup;90 nm;CMOS ASIC;CMOS FPGA;application-specific integrated circuits;area gap;block memory;circuit speed;core logic;critical-path delay;delay comparison;field programmable gate array;flip-flops;hard blocks;hard multipliers;logic density;look-up table-based logic;power comparison;power consumption;Application specific integrated circuits;Area measurement;CMOS logic circuits;Density measurement;Energy consumption;Field programmable gate arrays;Integrated circuit measurements;Power measurement;Programmable logic arrays;Velocity measurement;Application-specific integrated circuits (ASIC);area comparison;delay comparison;field programmable gate array (FPGA);power comparison}, 
doi={10.1109/TCAD.2006.884574}, 
ISSN={0278-0070}, 
month={Feb},}

@inproceedings{delite2maxj,
 author = {Prabhakar, Raghu and Koeplinger, David and Brown, Kevin J. and Lee, HyoukJoong and De Sa, Christopher and Kozyrakis, Christos and Olukotun, Kunle},
 title = {Generating Configurable Hardware from Parallel Patterns},
 booktitle = {Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '16},
 year = {2016},
 isbn = {978-1-4503-4091-5},
 location = {Atlanta, Georgia, USA},
 pages = {651--665},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/2872362.2872415},
 doi = {10.1145/2872362.2872415},
 acmid = {2872415},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGAs, hardware generation, metapipelining, parallel patterns, reconfigurable hardware, tiling},
}

@inproceedings{dhdl,
  title={Automatic Generation of Efficient Accelerators for Reconfigurable Hardware},
  author={Koeplinger, David and Prabhakar, Raghu and Zhang, Yaqi and Delimitrou, Christina and Kozyrakis, Christos and Olukotun, Kunle},
  booktitle={International Symposium in Computer Architecture (ISCA)},
  year={2016}
}

@inproceedings{legup,
 author = {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H. and Brown, Stephen and Czajkowski, Tomasz},
 title = {LegUp: High-level Synthesis for FPGA-based Processor/Accelerator Systems},
 booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {33--36},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/1950413.1950423},
 doi = {10.1145/1950413.1950423},
 acmid = {1950423},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {field-programmable gate arrays, fpgas, hardware/software co-design, high-level synthesis},
} 

@ARTICLE{busInterconnect, 
author={A. Ye and J. Rose}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={Using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits}, 
year={2006}, 
volume={14}, 
number={5}, 
pages={462-473}, 
keywords={field programmable gate arrays;network analysis;network routing;area efficient granularity values;area efficient proportion;bus based connections;datapath circuits;datapath regularity;field programmable gate array density;multibit routing architecture;Application software;Design automation;Fabrics;Field programmable gate arrays;Hardware;Logic arrays;Logic circuits;Logic devices;Routing;Technological innovation;Area efficiency;datapath regularity;field-programmable gate arrays (FPGAs);reconfigurable fabric;routing architecture}, 
doi={10.1109/TVLSI.2006.876095}, 
ISSN={1063-8210}, 
month={May},}

@INPROCEEDINGS{staticVsScheduled, 
author={B. Van Essen and A. Wood and A. Carroll and S. Friedman and R. Panda and B. Ylvisaker and C. Ebeling and S. Hauck}, 
booktitle={2009 International Conference on Field Programmable Logic and Applications}, 
title={Static versus scheduled interconnect in Coarse-Grained Reconfigurable Arrays}, 
year={2009}, 
pages={268-275}, 
keywords={field programmable gate arrays;multiprocessor interconnection networks;reconfigurable architectures;scheduling;FPGA;Mosaic infrastructure;coarse-grained reconfigurable arrays;coarser-granularity architectures;dedicated bit-wide control interconnect;digital-signal processing;field-programmable gate arrays;global interconnect channel;time-multiplexed interconnect;time-multiplexed routing;time-multiplexing global interconnect;Clocks;Computer architecture;Energy efficiency;Field programmable gate arrays;Integrated circuit interconnections;Logic arrays;Logic programming;Processor scheduling;Routing;Scientific computing}, 
doi={10.1109/FPL.2009.5272293}, 
ISSN={1946-147X}, 
month={Aug},}

@INPROCEEDINGS{hrl, 
author={M. Gao and C. Kozyrakis}, 
booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)}, 
title={HRL: Efficient and flexible reconfigurable logic for near-data processing}, 
year={2016}, 
pages={126-137}, 
keywords={field programmable gate arrays;power aware computing;reconfigurable architectures;3D integration technology;CGRA arrays;Dennard scaling;FPGA arrays;HRL;MapReduce;NDP architectures;NDP compute units;NDP systems;bit-level reconfiguration;coarse-grained logic blocks;coarse-grained reconfigurable logic;control signals;data layouts;data signals;deep neural networks;energy constraints;fine-grained logic blocks;fine-grained reconfigurable logic;flexible reconfigurable logic;graph processing;heterogeneous reconfigurable logic;in-memory analytics;logic layer;near-data processing;near-data processing architectures;power efficiency;programmable cores;routing networks;vertical memory channel bandwidth;Arrays;Bandwidth;Field programmable gate arrays;Layout;Random access memory;Three-dimensional displays}, 
doi={10.1109/HPCA.2016.7446059}, 
month={March},}

@inproceedings{rodinia,
 author = {Che, Shuai and Boyer, Michael and Meng, Jiayuan and Tarjan, David and Sheaffer, Jeremy W. and Lee, Sang-Ha and Skadron, Kevin},
 title = {Rodinia: A Benchmark Suite for Heterogeneous Computing},
 booktitle = {Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)},
 series = {IISWC '09},
 year = {2009},
 isbn = {978-1-4244-5156-2},
 pages = {44--54},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/IISWC.2009.5306797},
 doi = {10.1109/IISWC.2009.5306797},
 acmid = {1680782},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{casper,
 author = {Casper, Jared and Olukotun, Kunle},
 title = {Hardware Acceleration of Database Operations},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {151--160},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2554688.2554787},
 doi = {10.1145/2554688.2554787},
 acmid = {2554787},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {database, fpga, hardware acceleration, join, sort},
} 

@inproceedings{q100,
 author = {Wu, Lisa and Lottarini, Andrea and Paine, Timothy K. and Kim, Martha A. and Ross, Kenneth A.},
 title = {Q100: The Architecture and Design of a Database Processing Unit},
 booktitle = {Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '14},
 year = {2014},
 isbn = {978-1-4503-2305-5},
 location = {Salt Lake City, Utah, USA},
 pages = {255--268},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/2541940.2541961},
 doi = {10.1145/2541940.2541961},
 acmid = {2541961},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator, database, dpu, microarchitecture, specialized functional unit, streaming data},
} 

@inproceedings{linqits,
 author = {Chung, Eric S. and Davis, John D. and Lee, Jaewon},
 title = {LINQits: Big Data on Little Clients},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {261--272},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485945},
 doi = {10.1145/2485922.2485945},
 acmid = {2485945},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ASIC, FPGA, big data, co-processor accelerator, database, mobile, query language},
} 

@inproceedings{eyeriss,
  title={14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks},
  author={Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel and Sze, Vivienne},
  booktitle={2016 IEEE International Solid-State Circuits Conference (ISSCC)},
  pages={262--263},
  year={2016},
  organization={IEEE}
}

@article{eie,
  title={EIE: efficient inference engine on compressed deep neural network},
  author={Han, Song and Liu, Xingyu and Mao, Huizi and Pu, Jing and Pedram, Ardavan and Horowitz, Mark A and Dally, William J},
  journal={arXiv preprint arXiv:1602.01528},
  year={2016}
}

@article{wavescalar,
 author = {Swanson, Steven and Schwerin, Andrew and Mercaldi, Martha and Petersen, Andrew and Putnam, Andrew and Michelson, Ken and Oskin, Mark and Eggers, Susan J.},
 title = {The WaveScalar Architecture},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {May 2007},
 volume = {25},
 number = {2},
 month = may,
 year = {2007},
 issn = {0734-2071},
 pages = {4:1--4:54},
 articleno = {4},
 numpages = {54},
 url = {http://doi.acm.org/10.1145/1233307.1233308},
 doi = {10.1145/1233307.1233308},
 acmid = {1233308},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {WaveScalar, dataflow computing, multithreading},
} 

@Inbook{adres,
  author="Mei, Bingfeng
    and Vernalde, Serge
    and Verkest, Diederik
    and De Man, Hugo
    and Lauwereins, Rudy",
  editor="Y. K. Cheung, Peter
    and Constantinides, George A.",
  title="ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix",
  bookTitle="Field Programmable Logic and Application: 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003 Proceedings",
  year="2003",
  publisher="Springer Berlin Heidelberg",
  address="Berlin, Heidelberg",
  pages="61--70",
  isbn="978-3-540-45234-8",
  doi="10.1007/978-3-540-45234-8_7",
  url="http://dx.doi.org/10.1007/978-3-540-45234-8_7"
}

@ARTICLE{dyser, 
  author={V. Govindaraju and C. H. Ho and T. Nowatzki and J. Chhugani and N. Satish and K. Sankaralingam and C. Kim}, 
  journal={IEEE Micro}, 
  title={DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing}, 
  year={2012}, 
  volume={32}, 
  number={5}, 
  pages={38-51}, 
  keywords={field programmable gate arrays;parallel processing;power aware computing;resource allocation;DySER architecture;FPGA;GPU acceleration;OpenSparc;dynamically specializing execution resources;energy-efficient computing;field-programmable gate array;functionality specialization;out-of-order CPU;parallelism mechanism;parallelism specialization;streaming SIMD extension;Computer architecture;Energy efficiency;Field programmable gate arrays;Hardware;Parallel processing;Prototypes;DySER;accelerator;architecture;data-level parallelism;energy efficiency;specialization}, 
  doi={10.1109/MM.2012.51}, 
  ISSN={0272-1732}, 
  month={Sept},}

@ARTICLE{garp, 
author={T. J. Callahan and J. R. Hauser and J. Wawrzynek}, 
journal={Computer}, 
title={The Garp architecture and C compiler}, 
year={2000}, 
volume={33}, 
number={4}, 
pages={62-69}, 
keywords={C language;coprocessors;field programmable gate arrays;program compilers;reconfigurable architectures;C compiler;Garp architecture;I/O bus;computation accelerators;computation-to-memory-bandwidth ratio;connected FPGA systems;hardware design;low-bandwidth data transfer paths;off-the-shelf field-programmable gate arrays;on-chip reconfigurable coprocessor;reconfiguration times;speedup;Acceleration;Application software;Bandwidth;Computer architecture;Computer interfaces;Coprocessors;Field programmable gate arrays;Hardware;Programming profession;Silicon}, 
doi={10.1109/2.839323}, 
ISSN={0018-9162}, 
month={Apr},}

@inproceedings{tartan,
 author = {Mishra, Mahim and Callahan, Timothy J. and Chelcea, Tiberiu and Venkataramani, Girish and Goldstein, Seth C. and Budiu, Mihai},
 title = {Tartan: Evaluating Spatial Computation for Whole Program Execution},
 booktitle = {Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XII},
 year = {2006},
 isbn = {1-59593-451-0},
 location = {San Jose, California, USA},
 pages = {163--174},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1168857.1168878},
 doi = {10.1145/1168857.1168878},
 acmid = {1168878},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {asynchronous circuits, dataflow machine, defect tolerance, low power, reconfigurable hardware, spatial computation},
} 

@inproceedings{piperench,
 author = {Goldstein, Seth Copen and Schmit, Herman and Moe, Matthew and Budiu, Mihai and Cadambi, Srihari and Taylor, R. Reed and Laufer, Ronald},
 title = {PipeRench: A Co/Processor for Streaming Multimedia Acceleration},
 booktitle = {Proceedings of the 26th Annual International Symposium on Computer Architecture},
 series = {ISCA '99},
 year = {1999},
 isbn = {0-7695-0170-2},
 location = {Atlanta, Georgia, USA},
 pages = {28--39},
 numpages = {12},
 url = {http://dx.doi.org/10.1145/300979.300982},
 doi = {10.1145/300979.300982},
 acmid = {300982},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{piperenchCompiler,
 author = {Budiu, Mihai and Goldstein, Seth Copen},
 title = {Fast Compilation for Pipelined Reconfigurable Fabrics},
 booktitle = {Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '99},
 year = {1999},
 isbn = {1-58113-088-0},
 location = {Monterey, California, USA},
 pages = {195--205},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/296399.296459},
 doi = {10.1145/296399.296459},
 acmid = {296459},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{ti,
 author = {Parashar, Angshuman and Pellauer, Michael and Adler, Michael and Ahsan, Bushra and Crago, Neal and Lustig, Daniel and Pavlov, Vladimir and Zhai, Antonia and Gambhir, Mohit and Jaleel, Aamer and Allmon, Randy and Rayess, Rachid and Maresh, Stephen and Emer, Joel},
 title = {Triggered Instructions: A Control Paradigm for Spatially-programmed Architectures},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {142--153},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485935},
 doi = {10.1145/2485922.2485935},
 acmid = {2485935},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {reconfigurable accelerators, spatial programming},
} 

@INPROCEEDINGS{rapid, 
author={D. C. Cronquist and C. Fisher and M. Figueroa and P. Franklin and C. Ebeling}, 
booktitle={Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on}, 
title={Architecture design of reconfigurable pipelined datapaths}, 
year={1999}, 
pages={23-40}, 
keywords={CMOS digital integrated circuits;VLSI;integrated circuit layout;low-power electronics;microprocessor chips;parallel architectures;pipeline processing;reconfigurable architectures;timing;application-specific computation pipelines;architecture design;computation-intensive applications;floorplan;functional units;linear array;programmable control architecture;programmable segmented bus structure;reconfigurable pipelined datapaths;timing data;Bridges;Computer applications;Computer architecture;Costs;High performance computing;Pipelines;Programmable control;Reconfigurable architectures;Scientific computing;Video signal processing}, 
doi={10.1109/ARVLSI.1999.756035}, 
ISSN={1522-869X}, 
month={Mar},}


@INPROCEEDINGS{rapidc, 
author={D. C. Cronquist and P. Franklin and S. G. Berg and C. Ebeling}, 
booktitle={FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on}, 
title={Specifying and compiling applications for RaPiD}, 
year={1998}, 
pages={116-125}, 
keywords={decoding;field programmable gate arrays;formal specification;reconfigurable architectures;RaPiD;computation-intensive applications;control program;decoding structure;deeply pipelined implementations;dynamic control signals;flexible architectures;pipelined computation structures;reconfigurable pipelined datapath architecture;special-purpose hardware machines;statically configured datapath;Application software;Circuits;Computer applications;Computer architecture;Computer science;Decoding;Hardware;High level languages;Pipelines;Program processors}, 
doi={10.1109/FPGA.1998.707889}, 
month={Apr},}

@inproceedings{trips,
 author = {Sankaralingam, Karthikeyan and Nagarajan, Ramadass and Liu, Haiming and Kim, Changkyu and Huh, Jaehyuk and Burger, Doug and Keckler, Stephen W. and Moore, Charles R.},
 title = {Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture},
 booktitle = {Proceedings of the 30th Annual International Symposium on Computer Architecture},
 series = {ISCA '03},
 year = {2003},
 isbn = {0-7695-1945-8},
 location = {San Diego, California},
 pages = {422--433},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/859618.859667},
 doi = {10.1145/859618.859667},
 acmid = {859667},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{dresc, 
author={Bingfeng Mei and S. Vernalde and D. Verkest and H. De Man and R. Lauwereins}, 
booktitle={Field-Programmable Technology, 2002. (FPT). Proceedings. 2002 IEEE International Conference on}, 
title={DRESC: a retargetable compiler for coarse-grained reconfigurable architectures}, 
year={2002}, 
pages={166-173}, 
keywords={circuit layout CAD;embedded systems;high level synthesis;parallel architectures;processor scheduling;reconfigurable architectures;DRESC;architecture abstraction;coarse-grained reconfigurable architectures;dataflow;internal graph representation;modulo scheduling algorithm;program analysis;retargetable compiler;scheduling;Computer architecture;Concrete;Field programmable gate arrays;Kernel;Parallel processing;Reconfigurable architectures;Scheduling algorithm;Testing;Topology;VLIW}, 
doi={10.1109/FPT.2002.1188678}, 
month={Dec},}

@ARTICLE{cgraSurvey1, 
author={T. J. Todman and G. A. Constantinides and S. J. E. Wilton and O. Mencer and W. Luk and P. Y. K. Cheung}, 
journal={IEE Proceedings - Computers and Digital Techniques}, 
title={Reconfigurable computing: architectures and design methods}, 
year={2005}, 
volume={152}, 
number={2}, 
pages={193-207}, 
keywords={field programmable gate arrays;logic CAD;reconfigurable architectures;systems analysis;Alters Strafix II;Xilinx Virtex 4 FPGA device;general-purpose design methods;reconfigurable architectures;reconfigurable computing;reconfigurable design methods;special-purpose design methods}, 
doi={10.1049/ip-cdt:20045086}, 
ISSN={1350-2387}, 
month={Mar},}

@inproceedings{cgraSurvey2,
 author = {Hartenstein, R.},
 title = {A Decade of Reconfigurable Computing: A Visionary Retrospective},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe},
 series = {DATE '01},
 year = {2001},
 isbn = {0-7695-0993-2},
 location = {Munich, Germany},
 pages = {642--649},
 numpages = {8},
 url = {http://dl.acm.org/citation.cfm?id=367072.367839},
 acmid = {367839},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 

@TECHREPORT{macah,
    author = {Allan Carroll and Stephen Friedman and Brian Van Essen and Aaron Wood and Benjamin Ylvisaker and Carl Ebeling and Scott Hauck},
    title = {Designing a Coarsegrained Reconfigurable Architecture for Power Efficiency,â€ Department of Energy NA-22 University Information Technical Interchange Review Meeting},
    institution = {},
    year = {2007}
}

@article{vtr,
 author = {Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and Kent, Kenneth B. and Anderson, Jason and Rose, Jonathan and Betz, Vaughn},
 title = {VTR 7.0: Next Generation Architecture and CAD System for FPGAs},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {June 2014},
 volume = {7},
 number = {2},
 month = jul,
 year = {2014},
 issn = {1936-7406},
 pages = {6:1--6:30},
 articleno = {6},
 numpages = {30},
 url = {http://doi.acm.org/10.1145/2617593},
 doi = {10.1145/2617593},
 acmid = {2617593},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CAD, FPGA, architecture modeling},
} 

@inproceedings{parallelPatterns,
 author = {Brown, Kevin J. and Sujeeth, Arvind K. and Lee, Hyouk Joong and Rompf, Tiark and Chafi, Hassan and Odersky, Martin and Olukotun, Kunle},
 title = {A Heterogeneous Parallel Framework for Domain-Specific Languages},
 booktitle = {Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '11},
 year = {2011},
 isbn = {978-0-7695-4566-0},
 pages = {89--100},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/PACT.2011.15},
 doi = {10.1109/PACT.2011.15},
 acmid = {2121410},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {parallel programming, multicore processing, computer languages},
}

@ARTICLE{dramsim2, 
author={P. Rosenfeld and E. Cooper-Balis and B. Jacob}, 
journal={IEEE Computer Architecture Letters}, 
title={DRAMSim2: A Cycle Accurate Memory System Simulator}, 
year={2011}, 
volume={10}, 
number={1}, 
pages={16-19}, 
keywords={DRAM chips;memory architecture;memory cards;DDR2/3 memory system model;DRAMSim2 simulation;DRAMSim2 timing;Verilog model;cycle accurate memory system simulator;trace-based simulation;visualization tool;Computational modeling;Driver circuits;Hardware design languages;Load modeling;Object oriented modeling;Random access memory;Timing;DRAM;Primary memory;Simulation}, 
doi={10.1109/L-CA.2011.4}, 
ISSN={1556-6056}, 
month={Jan},}

@ARTICLE{cascaval, 
author={C. Cascaval and S. Chatterjee and H. Franke and K. J. Gildea and P. Pattnaik}, 
journal={IBM Journal of Research and Development}, 
title={A taxonomy of accelerator architectures and their programming models}, 
year={2010}, 
volume={54}, 
number={5}, 
pages={5:1-5:10}, 
keywords={Chip scale packaging;Clocks;Computer architecture;Multicore processing;Parallel processing;Silicon;Synchronization}, 
month={Sept},}

@inproceedings{nardi2015introducing,
  title="{Introducing SLAMBench, a Performance and Accuracy Benchmarking Methodology for SLAM}",
  author={Nardi, Luigi and Bodin, Bruno and Zia, M Zeeshan and Mawer, John and Nisbet, Andy and Kelly, Paul HJ and Davison, Andrew J and Luj{\'a}n, Mikel and O'Boyle, Michael FP and Riley, Graham and others},
  booktitle="{ICRA}",
  year={2015}
}
  booktitle="{IEEE International Conference on Robotics and Automation}",

@inproceedings{Bodin2016:PACT16,
 author = {Bodin, Bruno and Nardi, Luigi and Zia, M. Zeeshan and Wagstaff, Harry and Sreekar Shenoy, Govind and Emani, Murali and Mawer, John and Kotselidis, Christos and Nisbet, Andy and Lujan, Mikel and Franke, Bj\"{o}rn and Kelly, Paul H.J. and O'Boyle, Michael},
 title = "{Integrating Algorithmic Parameters into Benchmarking and Design Space Exploration in 3D Scene Understanding}",
 booktitle = "{PACT}",
 year = {2016},
 } 
 series = "{PACT '16}",
 booktitle = "{Proceedings of the 2016 International Conference on Parallel Architectures and Compilation}",
 location = {Haifa, Israel},
 isbn = {978-1-4503-4121-9},
 pages = {57--69},
 numpages = {13},
 acmid = {2967963},
 publisher = {ACM},
 address = {New York, NY, USA}
 doi = {10.1145/2967938.2967963},
 url = {http://doi.acm.org/10.1145/2967938.2967963},

@inproceedings{NardiBSVDK17,
  author    = {Luigi Nardi and
               Bruno Bodin and
               Sajad Saeedi and
               Emanuele Vespa and
               Andrew J. Davison and
               Paul H. J. Kelly},
  title     = "{Algorithmic Performance-Accuracy Trade-off in 3D Vision Applications
               Using HyperMapper}",
  booktitle = "{iWAPT-IPDPS}",
  year      = {2017},
  url       = {http://arxiv.org/abs/1702.00505}
}

@INPROCEEDINGS{Saeedi_ICRA_2017,
author={Sajad Saeedi and Luigi Nardi and Edward Johns and Bruno Bodin and Paul Kelly and Andrew Davison},
booktitle="{ICRA}",
title="{Application-oriented Design Space Exploration for SLAM Algorithms}",
year={2017}
}
booktitle="{IEEE International Conference on Robotics and Automation (ICRA)}",

@misc{PyGMO,
  title="{PyGMO Website}",
  howpublished={\url{http://esa.github.io/pygmo/index.html}},
  year={2015}
}

@misc{wavecomp, 
  title={Wave Computing Launches Machine Learning Appliance},
  howpublished={\url{https://www.top500.org/news/wave-computing-launches-machine-learning-appliance/}}, 
  year={2017}, 
  month={Apr}
}

@misc{nervana, 
  title={Neon 2.0: Optimized for Intel Architectures},
  howpublished={\url{https://www.intelnervana.com/neon-2-0-optimized-for-intel-architectures/}}, 
  year={2017}, 
  month={Jun}
}

@article{hegarty2014darkroom,
  title={Darkroom: compiling high-level image processing code into hardware pipelines.},
  author={Hegarty, James and Brunhaver, John and DeVito, Zachary and Ragan-Kelley, Jonathan and Cohen, Noy and Bell, Steven and Vasilyev, Artem and Horowitz, Mark and Hanrahan, Pat},
  journal={ACM Trans. Graph.},
  volume={33},
  number={4},
  pages={144--1},
  year={2014}
}

@article{membarth2016hipa,
  title={Hipa cc: A domain-specific language and compiler for image processing},
  author={Membarth, Richard and Reiche, Oliver and Hannig, Frank and Teich, J{\"u}rgen and K{\"o}rner, Mario and Eckert, Wieland},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={27},
  number={1},
  pages={210--224},
  year={2016},
  publisher={IEEE}
}

@article{hegarty2016rigel,
  title={Rigel: Flexible multi-rate image processing hardware},
  author={Hegarty, James and Daly, Ross and DeVito, Zachary and Ragan-Kelley, Jonathan and Horowitz, Mark and Hanrahan, Pat},
  journal={ACM Transactions on Graphics (TOG)},
  volume={35},
  number={4},
  pages={85},
  year={2016},
  publisher={ACM}
}

@inproceedings{chugh2016dsl,
  title={A DSL compiler for accelerating image processing pipelines on FPGAs},
  author={Chugh, Nitin and Vasista, Vinay and Purini, Suresh and Bondhugula, Uday},
  booktitle={Parallel Architecture and Compilation Techniques (PACT), 2016 International Conference on},
  pages={327--338},
  year={2016},
  organization={IEEE}
}

@inproceedings{parsec,
 author = {Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
 title = {The PARSEC benchmark suite: characterization and architectural implications},
 booktitle = {Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '08},
 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {72--81},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1454115.1454128},
 doi = {10.1145/1454115.1454128},
 acmid = {1454128},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmark suite, multithreading, performance measurement, shared-memory computers},
}

