# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 22:28:43 on May 21,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module async_fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:28:44 on May 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt tb "+test_name=test_lowest_peri_highest_priority" "+seed=1235" 
# Start time: 22:28:44 on May 21,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.async_fifo
# Loading work.async_fifo
# ** Warning: (vsim-PLI-3691) tb.v(39): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.v
# ** Note: $finish    : tb.v(89)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 89
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 22:29:17 on May 21,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module async_fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:29:17 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:29:18 on May 21,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim -novopt tb "+test_name=test_lowest_peri_highest_priority" "+seed=1235" 
# Start time: 22:29:18 on May 21,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.async_fifo
# Loading work.async_fifo
# ** Warning: (vsim-PLI-3691) tb.v(39): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.v
# ** Note: $finish    : tb.v(89)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 89
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 22:30:05 on May 21,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module async_fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:30:05 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:30:06 on May 21,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim -novopt tb "+test_name=test_concurrent_wr_rd" "+seed=1235" 
# Start time: 22:30:06 on May 21,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.async_fifo
# Loading work.async_fifo
# ** Warning: (vsim-PLI-3691) tb.v(39): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.v
# ** Note: $finish    : tb.v(89)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 89
pwd
# C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 22:31:16 on May 21,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module async_fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:31:16 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:31:17 on May 21,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# vsim -novopt tb "+test_name=test_concurrent_wr_rd" 
# Start time: 22:31:17 on May 21,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.async_fifo
# Loading work.async_fifo
# ** Warning: (vsim-PLI-3691) tb.v(39): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.v
# ** Note: $finish    : tb.v(89)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 89
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 22:31:35 on May 21,2023
# vlog -reportprogress 300 tb.v 
# -- Compiling module async_fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:31:35 on May 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:31:35 on May 21,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 2
# vsim -novopt tb "+testname=test_concurrent_wr_rd" 
# Start time: 22:31:35 on May 21,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/31_Asynchronous_FIFO/work.async_fifo
# Loading work.async_fifo
# ** Warning: (vsim-PLI-3691) tb.v(39): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.v
# ** Note: $finish    : tb.v(89)
#    Time: 659 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 89
# End time: 22:32:44 on May 21,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 2
