Real time: Nov/22/2014 00:45:09

Profiler Stats
--------------
Elapsed_time_in_seconds: 384
Elapsed_time_in_minutes: 6.4
Elapsed_time_in_hours: 0.106667
Elapsed_time_in_days: 0.00444444

Virtual_time_in_seconds: 382.79
Virtual_time_in_minutes: 6.37983
Virtual_time_in_hours:   0.106331
Virtual_time_in_days:    0.106331

Ruby_current_time: 32170101
Ruby_start_time: 1
Ruby_cycles: 32170100

mbytes_resident: 3222.77
mbytes_total: 3263.79
resident_ratio: 0.987433

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.21701e+07 [ 3.21701e+07 3.21701e+07 3.21701e+07 3.21701e+07 3.21701e+07 3.21701e+07 3.21701e+07 3.21701e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3989952
  L1D_cache_total_misses: 66118	(1.65711%)
  L1D_cache_total_demand_misses: 66118
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 66118
  L1D_cache_misses_per_instruction: 66118
  L1D_cache_instructions_per_misses: 1.51245e-05

  L1D_cache_request_type_LD:   3362765	(84.2808)%
  L1D_cache_request_type_ST:   627187	(15.7192)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3989952 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3989952 ]

  L1D_cache_miss_type_LD:   23668	(35.7966)%
  L1D_cache_miss_type_ST:   42450	(64.2034)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984857
  L1T_cache_total_misses: 766081	(77.786%)
  L1T_cache_total_demand_misses: 766081
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 766081
  L1T_cache_misses_per_instruction: 766081
  L1T_cache_instructions_per_misses: 1.30534e-06

  L1T_cache_request_type_LD:   229259	(23.2784)%
  L1T_cache_request_type_ST:   755598	(76.7216)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984857 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984857 ]

  L1T_cache_miss_type_LD:   36113	(4.71399)%
  L1T_cache_miss_type_ST:   729968	(95.286)%

L2_cache cache stats: 
  L2_cache_total_requests: 69491
  L2_cache_total_misses: 18186	(26.1703%)
  L2_cache_total_demand_misses: 18186
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18186
  L2_cache_misses_per_instruction: 18186
  L2_cache_instructions_per_misses: 5.49874e-05

  L2_cache_request_type_LD:   23668	(34.0591)%
  L2_cache_request_type_ST:   45823	(65.9409)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 69491 average:     8 | standard deviation: 0 | 0 0 0 0 69491 ]

  L2_cache_miss_type_LD:   3115	(17.1286)%
  L2_cache_miss_type_ST:   15071	(82.8714)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 791711
  L2T_cache_total_misses: 3373	(0.426039%)
  L2T_cache_total_demand_misses: 3373
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3373
  L2T_cache_misses_per_instruction: 3373
  L2T_cache_instructions_per_misses: 0.000296472

  L2T_cache_request_type_LD:   36113	(4.56139)%
  L2T_cache_request_type_ST:   755598	(95.4386)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 791711 average: 30.9053 | standard deviation: 5.00751 | 0 0 0 0 36113 0 755598 ]

  L2T_cache_miss_type_LD:   144	(4.2692)%
  L2T_cache_miss_type_ST:   3229	(95.7308)%


TBE Queries: 944532
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:2  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 35 count: 944532 average: 2.50722 | standard deviation: 7.15664 | 636220 182647 27477 5386 1125 1294 1658 1944 2085 1902 1617 1402 1308 1318 1718 2746 1491 1645 2111 2414 2355 2404 2477 2425 2363 2677 3977 6314 10395 13354 10004 4501 1351 380 45 2 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 4974809 average: 2.42097 | standard deviation: 1.67932 | 0 1058488 2049899 1252382 533095 21487 924 887 877 890 1030 1027 1146 1629 2975 5526 42547 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 457 count: 4974809 average: 10.2424 | standard deviation: 23.6931 | 0 4116980 0 0 0 0 0 779511 8709 115 48 83 34 63 64 295 2005 12148 236 202 359 307 418 543 599 758 1127 1543 2167 3161 3971 4569 4208 3088 1762 1001 650 587 468 434 400 374 351 395 400 389 336 251 230 225 161 123 112 113 81 67 59 42 37 35 19 28 21 32 16 21 9 283 757 98 42 19 610 3313 935 333 245 280 643 2239 2887 495 390 254 219 664 443 92 88 83 1581 828 136 44 24 23 26 24 12 11 14 13 16 13 12 13 14 14 9 6 11 8 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 397 count: 3592024 average: 5.08263 | standard deviation: 11.7714 | 3568359 16087 4438 21 3069 49 1 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 457 count: 1382785 average: 23.6457 | standard deviation: 37.5612 | 1337543 18026 10656 1364 6774 8202 215 5 0 0 ]
miss_latency_L1Cache: [binsize: 2 max: 369 count: 36169 average: 73.9555 | standard deviation: 86.5052 | 0 0 18833 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 0 7 7 5 11 12 5 11 19 66 58 86 54 56 40 37 37 46 61 69 56 64 80 107 128 131 152 192 210 259 305 400 437 530 616 655 783 699 809 843 813 872 797 680 618 483 324 261 184 125 99 80 65 59 57 34 43 31 36 27 32 37 35 41 42 33 41 26 25 21 20 14 4 8 7 2 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 237 317 205 0 0 0 0 0 0 1 515 1169 591 1 2 0 2 3 3 3 7 3 2 1 2 2 8 3 8 5 5 2 2 2 1 2 1 0 1 0 0 1 0 0 0 0 0 1 0 2 ]
miss_latency_NULL: [binsize: 4 max: 457 count: 4938640 average: 9.77576 | standard deviation: 21.9254 | 0 4098147 0 0 0 0 0 779511 8709 115 44 76 22 40 48 210 1861 12038 159 119 229 187 231 284 255 289 422 576 896 1679 2319 2884 2731 1987 1177 692 471 463 377 360 337 305 275 320 333 343 302 239 221 224 161 121 112 113 81 67 59 42 37 35 19 28 21 32 16 21 9 46 235 98 42 19 94 1553 932 331 239 270 638 2236 2877 484 380 250 216 661 442 92 87 83 1581 827 134 44 24 23 26 24 12 11 14 13 16 13 12 13 14 14 9 6 11 8 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 4974809 average: 2.42097 | standard deviation: 1.67932 | 0 1058488 2049899 1252382 533095 21487 924 887 877 890 1030 1027 1146 1629 2975 5526 42547 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42629 | standard deviation: 0.876488 | 0 477777 1826110 1107488 493429 18606 30 5 2 ]
Sequencer_1: [binsize: 1 max: 16 count: 66505 average: 13.567 | standard deviation: 4.55739 | 0 3875 898 850 846 844 841 843 848 847 997 1011 1129 1628 2975 5526 42547 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 594779 average: 2.00751 | standard deviation: 0.955767 | 0 223399 186613 143954 38762 1981 22 6 10 8 12 5 7 ]
SequencerACC_1: [binsize: 1 max: 12 count: 140967 average: 1.2592 | standard deviation: 0.471692 | 0 105105 35665 57 36 36 13 15 6 12 10 7 5 ]
SequencerACC_2: [binsize: 1 max: 13 count: 249111 average: 1.00598 | standard deviation: 0.160336 | 0 248332 613 33 22 20 18 18 11 23 11 4 5 1 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 270 count: 351498 average: 35.541 | standard deviation: 24.8697 | 0 23389 106529 123729 19484 6978 5715 6119 8572 14278 17356 9802 3489 1604 1243 1181 1103 632 181 52 30 15 7 3 2 2 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 116 count: 150615 average: 25.4246 | standard deviation: 8.04949 | 0 0 5955 1905 21741 33278 30745 37986 9018 3527 1842 1654 953 605 458 340 198 167 89 65 32 22 14 8 4 0 6 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 270 count: 200883 average: 43.126 | standard deviation: 29.9899 | 0 15529 51510 54998 6939 3482 4157 5321 8207 14124 17302 9780 3485 1596 1242 1181 1103 632 181 52 30 15 7 3 2 2 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 36 count: 1221 average: 20.2563 | standard deviation: 2.8219 | 0 0 0 0 0 0 0 0 0 64 1 1 0 0 0 0 0 0 0 120 4 965 35 20 7 1 2 0 0 0 0 0 0 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 116 count: 149394 average: 25.4668 | standard deviation: 8.06466 | 0 0 5889 1905 21621 32254 30735 37986 9018 3526 1842 1654 953 605 458 340 198 167 89 65 32 22 14 8 4 0 6 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 374
system_time: 7
page_reclaims: 825332
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1040

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 90930
L2_TO_L2T_MSG = 3314
L2_DATA_GX = 191005
L2T_TO_L1T_DATA = 144452
L1_DATA_GX = 5050
L2_TO_L2T_ACK = 3324
L2T_TO_L1T_MSG = 755598
L2_DATA_S = 134430
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3078
L1_MSG = 0
L2_COHMSG_FWD = 1204
L1_DATA_F = 75
L1_DATA_PX = 310085
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022392
L2_MSG = 0
L2_COHMSG_INV = 17
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 61836
L2_ATOMIC = 0
L2_TO_L2T_DATA = 16865
L1_DATA = 0
L1_COHMSG = 139053
L1_COHMSG_INVACK = 7
L1T_TO_L2T_MSG = 36113
----------------------
total_flits_messages = 4918828
----------------------

DMA = 180845
DATA_GX_OW = 169776
DATA_PX_C = 248068
DATA_PX_D = 62017
DATA_GX_C = 42444
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28538 | standard deviation: 0.850269 | 0 635651 1914979 990299 382518 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:66505 full:0 size:[binsize: 1 max: 16 count: 66505 average: 3.56424 | standard deviation: 3.6954 | 0 29370 10744 4042 3668 3830 3540 2796 1597 927 840 836 834 833 833 832 983 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1499062 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563352 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996091 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=52 [L2TCache]=0 [L2Cache]=23 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=292 [L2TCache]=0 [L2Cache]=223 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=66505 [L2TCache]=0 [L2Cache]=22663 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=833201 [L2TCache]=0 [L2Cache]=103 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=10 [L2Cache]=0 [L1Cache]=71 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=92 [L2Cache]=0 [L1Cache]=68677 [Directory]=4771 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=22400 [L2Cache]=0 [L1Cache]=319502 [Directory]=13388 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=96 [L2Cache]=0 [L1Cache]=242 [Directory]=22 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=30 [L2Cache]=122409 [L1Cache]=5092 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=875 [L2Cache]=306796 [L1Cache]=40 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00543861 flits/cycle
total_flits_on_link = 11547402
-------------
Total VC Load [0] = 367936 flits
Total VC Load [1] = 347270 flits
Total VC Load [2] = 350462 flits
Total VC Load [3] = 307974 flits
Total VC Load [4] = 4487 flits
Total VC Load [5] = 4479 flits
Total VC Load [6] = 4499 flits
Total VC Load [7] = 4541 flits
Total VC Load [8] = 15881 flits
Total VC Load [9] = 15937 flits
Total VC Load [10] = 15916 flits
Total VC Load [11] = 15926 flits
Total VC Load [12] = 480598 flits
Total VC Load [13] = 480522 flits
Total VC Load [14] = 478510 flits
Total VC Load [15] = 476956 flits
Total VC Load [16] = 64626 flits
Total VC Load [17] = 64552 flits
Total VC Load [18] = 64700 flits
Total VC Load [19] = 64520 flits
Total VC Load [20] = 1528775 flits
Total VC Load [21] = 1529071 flits
Total VC Load [22] = 1529878 flits
Total VC Load [23] = 1529286 flits
Total VC Load [24] = 449629 flits
Total VC Load [25] = 451755 flits
Total VC Load [26] = 451102 flits
Total VC Load [27] = 447614 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0114372 flits/cycle 
Average VC Load [1] = 0.0107948 flits/cycle 
Average VC Load [2] = 0.010894 flits/cycle 
Average VC Load [3] = 0.0095733 flits/cycle 
Average VC Load [4] = 0.000139477 flits/cycle 
Average VC Load [5] = 0.000139229 flits/cycle 
Average VC Load [6] = 0.00013985 flits/cycle 
Average VC Load [7] = 0.000141156 flits/cycle 
Average VC Load [8] = 0.000493657 flits/cycle 
Average VC Load [9] = 0.000495398 flits/cycle 
Average VC Load [10] = 0.000494745 flits/cycle 
Average VC Load [11] = 0.000495056 flits/cycle 
Average VC Load [12] = 0.0149393 flits/cycle 
Average VC Load [13] = 0.0149369 flits/cycle 
Average VC Load [14] = 0.0148744 flits/cycle 
Average VC Load [15] = 0.0148261 flits/cycle 
Average VC Load [16] = 0.00200888 flits/cycle 
Average VC Load [17] = 0.00200658 flits/cycle 
Average VC Load [18] = 0.00201118 flits/cycle 
Average VC Load [19] = 0.00200559 flits/cycle 
Average VC Load [20] = 0.0475216 flits/cycle 
Average VC Load [21] = 0.0475308 flits/cycle 
Average VC Load [22] = 0.0475559 flits/cycle 
Average VC Load [23] = 0.0475375 flits/cycle 
Average VC Load [24] = 0.0139766 flits/cycle 
Average VC Load [25] = 0.0140427 flits/cycle 
Average VC Load [26] = 0.0140224 flits/cycle 
Average VC Load [27] = 0.013914 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 11.1263
-------------
Dynamic_Link_Power = 0.0397746
Static_Link_Power = 0.733365
Total_Link_Power = 0.77314
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00190539, Crossbar: 0.00290658, VC allocator: 0.000309031, SW allocator: 0.000989119, Clock: 0.153216, Total: 0.159326
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69823
Dynamic_Router_Power = 0.159326
Static_Router_Power = 1.53891
Total_Router_Power = 1.69823
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.199101
Total_Static_Power = 2.27227
Total_Power = 2.47137
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229259
L1_WThru  755598
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  36113
Ack  0
Ack_Done  755598
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  36113
I  L1_WThru  729968
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  193146
S  L1_WThru  25630
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  36113

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  742560
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  13038

 --- L2TCache ---
 - Event Counts -
L1_GETS  36113
L1_Write  729968
L1_Upgrade_T  19573
L1_Upgrade_NT  6057
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  5
Data_all_Acks  3368
Ack  5
Ack_all  5
WB_Ack  3314
Fwd_GETX  3233
Fwd_GETS  81
Inv  0

 - Transitions -
NP  L1_GETS  144
NP  L1_Write  3229
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  35969
E  L1_Write  726739
E  L1_Upgrade_NT  6057
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3233
E  Fwd_GETS  81
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  19573
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  5
IS  Data_all_Acks  139
IS  Ack  5
IS  Ack_all  5

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3229
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3314
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  23668
L1_GETX  45817
L1_UPGRADE  6
L1_PUTX  61830
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  18186
WB_Data  12
WB_Data_clean  3
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  15
Unblock_Cancel  0
Exclusive_Unblock  69471
PUTX_ACC  76
DATA_ACC  3238

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3115
NP  L1_GETX  15071
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  4
SS  L1_GETX  6
SS  L1_UPGRADE  6
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  20453
M  L1_GETX  26318
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  96
MT  L1_GETX  4422
MT  L1_PUTX  61830
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3115

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  15071

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  12

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  69459
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  3225

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  12
MT_IIB  WB_Data_clean  3
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  68
MT_IIB  DATA_ACC  13

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  15

 --- L1Cache ---
 - Event Counts -
Load  3362765
Ifetch  0
Store  627187
Inv  17
L1_Replacement  61916
Fwd_GETX  1189
Fwd_GETS  15
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  26882
DataS_fromL1  15
Data_all_Acks  39215
Ack  7
Ack_all  6
WB_Ack  61830

 - Transitions -
NP  Load  23617
NP  Ifetch  0 <-- 
NP  Store  42395
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  51
I  Ifetch  0 <-- 
I  Store  49
I  Inv  0 <-- 
I  L1_Replacement  81

S  Load  9
S  Ifetch  0 <-- 
S  Store  6
S  Inv  17
S  L1_Replacement  5

E  Load  408368
E  Ifetch  0 <-- 
E  Store  26
E  Inv  0 <-- 
E  L1_Replacement  21454
E  Fwd_GETX  1137
E  Fwd_GETS  10
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930720
M  Ifetch  0 <-- 
M  Store  584711
M  Inv  0 <-- 
M  L1_Replacement  40376
M  Fwd_GETX  52
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  23649
IS  DataS_fromL1  15
IS  Data_all_Acks  4

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3233
IM  Data_all_Acks  39211
IM  Ack  1

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  6
SM  Ack_all  6

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  61830

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  18186
Data  0

 - Transitions -
I  Fetch  18186
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:401770 full:0 size:[binsize: 1 max: 10 count: 401770 average: 1.02105 | standard deviation: 0.149211 | 0 393533 8060 163 6 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140877 full:0 size:[binsize: 1 max: 10 count: 140877 average: 1.00978 | standard deviation: 0.110206 | 0 139558 1301 6 3 2 1 2 2 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249064 full:0 size:[binsize: 1 max: 11 count: 249064 average: 1.00049 | standard deviation: 0.0485472 | 0 249015 28 8 3 2 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:401770 full:0 size:[binsize: 1 max: 2 count: 401770 average: 1.00079 | standard deviation: 0.028045 | 0 401454 316 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140877 full:0 size:[binsize: 1 max: 2 count: 140877 average: 1.00043 | standard deviation: 0.0208088 | 0 140816 61 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249064 full:0 size:[binsize: 1 max: 2 count: 249064 average: 1.00002 | standard deviation: 0.00448054 | 0 249059 5 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:100 full:0 size:[binsize: 1 max: 2 count: 100 average:  1.05 | standard deviation: 0.224733 | 0 95 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:35665 full:0 size:[binsize: 1 max: 3 count: 35665 average: 1.01946 | standard deviation: 0.138589 | 0 34973 690 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:755933 full:0 size:[binsize: 1 max: 3 count: 755933 average: 1.02155 | standard deviation: 0.145221 | 0 739643 16289 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 2 count: 13 average: 1.07692 | standard deviation: 0.288675 | 0 12 1 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:100 full:0 size:[binsize: 1 max: 2 count: 100 average:  1.02 | standard deviation: 0.142134 | 0 98 2 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:35665 full:0 size:[binsize: 1 max: 2 count: 35665 average: 1.00754 | standard deviation: 0.0865248 | 0 35396 269 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:755933 full:0 size:[binsize: 1 max: 2 count: 755933 average: 1.00079 | standard deviation: 0.028079 | 0 755337 596 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.21429 | standard deviation: 0.480384 | 0 11 3 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:82 full:0 size:[binsize: 1 max: 3 count: 82 average: 1.09756 | standard deviation: 0.351364 | 0 75 6 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:3328 full:0 size:[binsize: 1 max: 3 count: 3328 average: 1.00451 | standard deviation: 0.0755702 | 0 3315 11 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:25 full:0 size:[binsize: 1 max: 2 count: 25 average:  1.12 | standard deviation: 0.353553 | 0 22 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 3 count: 15 average: 1.26667 | standard deviation: 0.597614 | 0 12 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:3212 full:0 size:[binsize: 1 max: 4 count: 3212 average: 1.28705 | standard deviation: 0.51511 | 0 2381 746 79 6 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:66 full:0 size:[binsize: 1 max: 2 count: 66 average: 1.01515 | standard deviation: 0.124035 | 0 65 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:3275 full:0 size:[binsize: 1 max: 1 count: 3275 average:     1 | standard deviation: 0 | 0 3275 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:31 full:0 size:[binsize: 1 max: 2 count: 31 average: 1.06452 | standard deviation: 0.258199 | 0 29 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:3265 full:0 size:[binsize: 1 max: 2 count: 3265 average: 1.05636 | standard deviation: 0.230887 | 0 3081 184 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:103 full:0 size:[binsize: 1 max: 2 count: 103 average: 1.00971 | standard deviation: 0.0990148 | 0 102 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:6544 full:0 size:[binsize: 1 max: 2 count: 6544 average: 1.02277 | standard deviation: 0.149378 | 0 6395 149 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:36 full:0 size:[binsize: 1 max: 1 count: 36 average:     1 | standard deviation: 0 | 0 36 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4771 full:0 size:[binsize: 1 max: 3 count: 4771 average: 1.08132 | standard deviation: 0.309527 | 0 4433 288 50 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:13388 full:0 size:[binsize: 1 max: 3 count: 13388 average: 1.0431 | standard deviation: 0.208686 | 0 12826 547 15 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 2 count: 22 average: 1.04545 | standard deviation: 0.218218 | 0 21 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average:   1.2 | standard deviation: 0.46291 | 0 12 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:101 full:0 size:[binsize: 1 max: 3 count: 101 average: 1.12871 | standard deviation: 0.4 | 0 90 9 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4391 full:0 size:[binsize: 1 max: 3 count: 4391 average: 1.11774 | standard deviation: 0.32755 | 0 3881 503 7 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 3 count: 18 average: 1.38889 | standard deviation: 0.641689 | 0 12 5 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:22861 full:0 size:[binsize: 1 max: 18 count: 22861 average: 1.79511 | standard deviation: 1.79302 | 0 14454 5264 1355 518 408 265 127 79 57 55 53 51 55 50 40 17 11 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:110457 full:0 size:[binsize: 1 max: 12 count: 110457 average: 1.90008 | standard deviation: 0.9988 | 0 45552 40212 18159 4675 1097 378 196 116 54 14 3 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:95 full:0 size:[binsize: 1 max: 3 count: 95 average: 1.22105 | standard deviation: 0.449586 | 0 75 19 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:21 full:0 size:[binsize: 1 max: 1 count: 21 average:     1 | standard deviation: 0 | 0 21 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:11517 full:0 size:[binsize: 1 max: 2 count: 11517 average: 1.07467 | standard deviation: 0.262909 | 0 10657 860 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:57884 full:0 size:[binsize: 1 max: 2 count: 57884 average: 1.0944 | standard deviation: 0.292404 | 0 52420 5464 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:65 full:0 size:[binsize: 1 max: 1 count: 65 average:     1 | standard deviation: 0 | 0 65 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:28 full:0 size:[binsize: 1 max: 1 count: 28 average:     1 | standard deviation: 0 | 0 28 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:22911 full:0 size:[binsize: 1 max: 2 count: 22911 average: 1.0711 | standard deviation: 0.257069 | 0 21282 1629 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:108364 full:0 size:[binsize: 1 max: 2 count: 108364 average: 1.11902 | standard deviation: 0.323822 | 0 95466 12898 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:94 full:0 size:[binsize: 1 max: 2 count: 94 average: 1.02128 | standard deviation: 0.146647 | 0 92 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:4791 full:0 size:[binsize: 1 max: 2 count: 4791 average: 1.0167 | standard deviation: 0.128424 | 0 4711 80 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:16609 full:0 size:[binsize: 1 max: 2 count: 16609 average: 1.02089 | standard deviation: 0.143081 | 0 16262 347 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:33 full:0 size:[binsize: 1 max: 1 count: 33 average:     1 | standard deviation: 0 | 0 33 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47304 | standard deviation: 0.503183 | 0 18937 16894 11 9 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:92093 full:0 size:[binsize: 1 max: 32 count: 92093 average: 11.9405 | standard deviation: 7.01462 | 0 8891 8040 2487 2417 1777 1606 1368 1344 1532 1795 2292 3604 6848 10346 11145 8461 4669 2545 1757 1404 1028 777 679 663 815 822 1132 1125 350 343 29 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1038 full:0 size:[binsize: 1 max: 4 count: 1038 average: 1.1368 | standard deviation: 0.355424 | 0 899 137 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:198 full:0 size:[binsize: 1 max: 4 count: 198 average: 1.19697 | standard deviation: 0.503793 | 0 167 24 6 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18954 full:0 size:[binsize: 1 max: 2 count: 18954 average: 1.00021 | standard deviation: 0.0145275 | 0 18950 4 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:47160 full:0 size:[binsize: 1 max: 3 count: 47160 average: 1.13422 | standard deviation: 0.354336 | 0 41050 5890 220 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1030 full:0 size:[binsize: 1 max: 2 count: 1030 average: 1.06699 | standard deviation: 0.251333 | 0 961 69 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:191 full:0 size:[binsize: 1 max: 2 count: 191 average: 1.06806 | standard deviation: 0.261574 | 0 178 13 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35860 full:0 size:[binsize: 1 max: 2 count: 35860 average: 1.00011 | standard deviation: 0.0105616 | 0 35856 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:92095 full:0 size:[binsize: 1 max: 2 count: 92095 average: 1.15093 | standard deviation: 0.357998 | 0 78195 13900 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 1 count: 4547 average:     1 | standard deviation: 0 | 0 4547 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 1 count: 4547 average:     1 | standard deviation: 0 | 0 4547 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00022 | standard deviation: 0.0148331 | 0 4545 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 1 count: 4546 average:     1 | standard deviation: 0 | 0 4546 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 4 count: 4547 average: 1.56565 | standard deviation: 0.971888 | 0 3188 521 463 375 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 4 count: 4547 average: 1.5861 | standard deviation: 0.986044 | 0 3147 528 479 393 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 5 count: 4546 average: 1.57127 | standard deviation: 0.979437 | 0 3184 514 462 385 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 4 count: 4546 average: 1.55807 | standard deviation: 0.971316 | 0 3215 502 452 377 ]
