{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 14:18:29 2023 " "Info: Processing started: Fri Mar 31 14:18:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] action\[0\] clk 4.284 ns register " "Info: tsu for register \"block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"action\[0\]\", clock pin = \"clk\") is 4.284 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.682 ns + Longest pin register " "Info: + Longest pin to register delay is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns action\[0\] 1 PIN PIN_AA4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA4; Fanout = 3; PIN Node = 'action\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { action[0] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -416 88 256 -400 "action\[1..0\]" "" } { -424 256 336 -408 "action\[1..0\]" "" } { -280 104 176 -264 "action\[1\]" "" } { -296 104 240 -280 "action\[0\]" "" } { -40 96 232 -24 "action\[1\]" "" } { -24 96 232 -8 "action\[0\]" "" } { -168 96 168 -152 "action\[0\]" "" } { -152 96 232 -136 "action\[1\]" "" } { -168 -464 -376 -152 "action\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.411 ns) + CELL(0.346 ns) 5.614 ns inst25~0 2 COMB LCCOMB_X39_Y9_N12 8 " "Info: 2: + IC(4.411 ns) + CELL(0.346 ns) = 5.614 ns; Loc. = LCCOMB_X39_Y9_N12; Fanout = 8; COMB Node = 'inst25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { action[0] inst25~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -296 240 304 -248 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.746 ns) 6.682 ns block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X38_Y9_N17 2 " "Info: 3: + IC(0.322 ns) + CELL(0.746 ns) = 6.682 ns; Loc. = LCFF_X38_Y9_N17; Fanout = 2; REG Node = 'block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inst25~0 block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 29.17 % ) " "Info: Total cell delay = 1.949 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.733 ns ( 70.83 % ) " "Info: Total interconnect delay = 4.733 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { action[0] inst25~0 block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { action[0] {} action[0]~combout {} inst25~0 {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.411ns 0.322ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X38_Y9_N17 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X38_Y9_N17; Fanout = 2; REG Node = 'block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { action[0] inst25~0 block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { action[0] {} action[0]~combout {} inst25~0 {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.411ns 0.322ns } { 0.000ns 0.857ns 0.346ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED_GREEN block_name:inst40\|reg:b2v_inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 8.871 ns register " "Info: tco from clock \"clk\" to destination pin \"LED_GREEN\" through register \"block_name:inst40\|reg:b2v_inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 8.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns block_name:inst40\|reg:b2v_inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X38_Y9_N3 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X38_Y9_N3; Fanout = 2; REG Node = 'block_name:inst40\|reg:b2v_inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.289 ns + Longest register pin " "Info: + Longest register to pin delay is 6.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block_name:inst40\|reg:b2v_inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X38_Y9_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y9_N3; Fanout = 2; REG Node = 'block_name:inst40\|reg:b2v_inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.378 ns) 0.873 ns comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~5 2 COMB LCCOMB_X39_Y9_N6 1 " "Info: 2: + IC(0.495 ns) + CELL(0.378 ns) = 0.873 ns; Loc. = LCCOMB_X39_Y9_N6; Fanout = 1; COMB Node = 'comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.228 ns) 1.439 ns comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~6 3 COMB LCCOMB_X38_Y9_N4 3 " "Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 1.439 ns; Loc. = LCCOMB_X38_Y9_N4; Fanout = 3; COMB Node = 'comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.366 ns) 2.346 ns inst34 4 COMB LCCOMB_X39_Y9_N28 2 " "Info: 4: + IC(0.541 ns) + CELL(0.366 ns) = 2.346 ns; Loc. = LCCOMB_X39_Y9_N28; Fanout = 2; COMB Node = 'inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 inst34 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -96 832 896 -48 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.991 ns) + CELL(1.952 ns) 6.289 ns LED_GREEN 5 PIN PIN_F7 0 " "Info: 5: + IC(1.991 ns) + CELL(1.952 ns) = 6.289 ns; Loc. = PIN_F7; Fanout = 0; PIN Node = 'LED_GREEN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { inst34 LED_GREEN } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -208 1088 1264 -192 "LED_GREEN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.924 ns ( 46.49 % ) " "Info: Total cell delay = 2.924 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.365 ns ( 53.51 % ) " "Info: Total interconnect delay = 3.365 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.289 ns" { block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 inst34 LED_GREEN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.289 ns" { block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 {} inst34 {} LED_GREEN {} } { 0.000ns 0.495ns 0.338ns 0.541ns 1.991ns } { 0.000ns 0.378ns 0.228ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.289 ns" { block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 inst34 LED_GREEN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.289 ns" { block_name:inst40|reg:b2v_inst2|lpm_ff:lpm_ff_component|dffs[6] {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 {} inst34 {} LED_GREEN {} } { 0.000ns 0.495ns 0.338ns 0.541ns 1.991ns } { 0.000ns 0.378ns 0.228ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk LED_RED 9.612 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"LED_RED\" is 9.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.528 ns) + CELL(0.053 ns) 5.435 ns inst38 2 COMB LCCOMB_X39_Y9_N30 2 " "Info: 2: + IC(4.528 ns) + CELL(0.053 ns) = 5.435 ns; Loc. = LCCOMB_X39_Y9_N30; Fanout = 2; COMB Node = 'inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { clk inst38 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -256 992 1056 -208 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(1.972 ns) 9.612 ns LED_RED 3 PIN PIN_C6 0 " "Info: 3: + IC(2.205 ns) + CELL(1.972 ns) = 9.612 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'LED_RED'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { inst38 LED_RED } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -240 1088 1264 -224 "LED_RED" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.879 ns ( 29.95 % ) " "Info: Total cell delay = 2.879 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 70.05 % ) " "Info: Total interconnect delay = 6.733 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.612 ns" { clk inst38 LED_RED } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.612 ns" { clk {} clk~combout {} inst38 {} LED_RED {} } { 0.000ns 0.000ns 4.528ns 2.205ns } { 0.000ns 0.854ns 0.053ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] x\[1\] clk -2.349 ns register " "Info: th for register \"block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"x\[1\]\", clock pin = \"clk\") is -2.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X38_Y9_N17 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X38_Y9_N17; Fanout = 2; REG Node = 'block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk~clkctrl block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.986 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns x\[1\] 1 PIN PIN_T8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 3; PIN Node = 'x\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -384 88 256 -368 "x\[7..0\]" "" } { -392 256 336 -376 "x\[7..0\]" "" } { -192 296 376 -176 "x\[7..0\]" "" } { -320 304 384 -304 "x\[7..0\]" "" } { -64 296 376 -48 "x\[7..0\]" "" } { -144 -464 -376 -128 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.971 ns) + CELL(0.053 ns) 4.831 ns block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X38_Y9_N16 1 " "Info: 2: + IC(3.971 ns) + CELL(0.053 ns) = 4.831 ns; Loc. = LCCOMB_X38_Y9_N16; Fanout = 1; COMB Node = 'block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.024 ns" { x[1] block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.986 ns block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X38_Y9_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.986 ns; Loc. = LCFF_X38_Y9_N17; Fanout = 2; REG Node = 'block_name:inst40\|reg:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1]~feeder block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 20.36 % ) " "Info: Total cell delay = 1.015 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 79.64 % ) " "Info: Total interconnect delay = 3.971 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { x[1] block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1]~feeder block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { x[1] {} x[1]~combout {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1]~feeder {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.971ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk clk~clkctrl block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clk {} clk~combout {} clk~clkctrl {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { x[1] block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1]~feeder block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { x[1] {} x[1]~combout {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1]~feeder {} block_name:inst40|reg:b2v_inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 3.971ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 14:18:29 2023 " "Info: Processing ended: Fri Mar 31 14:18:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
