// Seed: 2077006506
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output tri id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output supply1 id_6,
    output wor id_7,
    input tri id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri id_11,
    output tri id_12,
    output wire id_13,
    input wire id_14,
    input supply0 id_15,
    output wire id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply1 id_19,
    output tri id_20
);
  wor id_22;
  assign id_22 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output supply1 id_2,
    input supply1 id_3
    , id_10,
    output uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output logic id_8
);
  always #id_11 id_8 <= id_10;
  assign id_11 = 1'h0;
  id_12(
      id_4, 1
  );
  wire id_13, id_14;
  module_0(
      id_5,
      id_7,
      id_4,
      id_6,
      id_0,
      id_0,
      id_4,
      id_4,
      id_3,
      id_5,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_3,
      id_7,
      id_0,
      id_2,
      id_3,
      id_1
  ); id_15(
      .id_0(""), .id_1(""), .id_2(id_10), .id_3(id_12)
  );
  tri1 id_16 = 1;
endmodule
