module mod_dp (
    input wire [31:0] A,
    input wire [31:0] B,
    input wire [1:0] state,
    input wire clk,
    output reg [31:0] Result
);

    reg [31:0] Temp;
    wire [31:0] sub;
    assign sub = Temp - B;

    always @(posedge clk) begin
        case (state)
            2'b00: Temp <= A;
            2'b01: Temp <= sub;
            2'b10: Result <= Temp;
        endcase
    end

endmodule
