author: Alur, Rajeev and Dill, David
year: 1990
author_list:
- affiliation: []
  family: Alur
  given: Rajeev
- affiliation: []
  family: Dill
  given: David
citations:
- unstructured: S. Aggarwal, R.P. Kurshan, “Modeling elapsed time in protocol specification,”
    Protocol Specification, Testing and Verification, III, 1983.
- doi: 10.1007/3-540-54233-7_128
  unstructured: R. Alur, C. Courcoubetis, D.L. Dill, “Model-checking for real-time
    systems,” 5th IEEE LICS, 1990.
- doi: 10.21236/ADA323441
  unstructured: 'R. Alur, T.A. Henzinger, “Real-time logics: complexity and expressiveness,”
    5th IEEE LICS, 1990.'
- unstructured: J.R. Büchi, “On a decision method in restricted second-order arithmetic,”
    Proc. Internat. Congr. Logic, Methodology, and Philosophy of Science 1960, Stanford
    Univ. Press, 1962.
- doi: 10.1016/S0022-0000(74)80051-6
  unstructured: 'Y. Choueka, “Theories of automata on ω-tapes: a simplified approach,”
    JCSS 8, 1974.'
- unstructured: E.M. Clarke, I.A. Draghicescu, R.P. Kurshan, “A unified approach for
    showing language containment and equivalence between various types of ω-automata,”
    Tech. report CMU-CS-89-192, Carnegie Mellon University, 1989.
- doi: 10.1145/5397.5399
  unstructured: E.M. Clarke, E.A. Emerson, A.P. Sistla, “Automatic verification of
    finite-state concurrent systems using temporal logic specifications,” ACM TOPLAS
    8(2), 1986.
- doi: 10.7551/mitpress/6874.001.0001
  unstructured: D.L. Dill, Trace Theory for Automatic Hierarchical Verification of
    Speed Independent Circuits, Ph.D. Thesis, Carnegie Mellon Univ., 1988.
- doi: 10.1007/3-540-52148-8_17
  unstructured: D.L. Dill, “Timing assumptions and verification of finite-state concurrent
    systems,” Automatic Verification Methods for Finite State Systems, LNCS 407, 1989.
- unstructured: C.A.R. Hoare, Communicating Sequential Processes, Prentice-Hall, 1985.
- unstructured: J.E. Hopcroft, J.D. Ullman, Introduction to Automata theory, Languages
    and Computation, Addison-Wesley, 1979.
- doi: 10.1109/TSE.1986.6313045
  unstructured: F. Jahanian, A.K. Mok, “Safety analysis of timing properties in real-time
    systems,” IEEE Trans. on Software engineering, 12(9), 1986.
- doi: 10.1007/3-540-51803-7_28
  unstructured: R. Koymans, “Specifying message passing and time-critical systems
    with temporal logic,” Ph.D. Thesis, Eindhoven Univ. of Tech., 1989.
- unstructured: H.R. Lewis, “Finite-state analysis of asynchronous circuits with bounded
    temporal uncertainty,” Tech. Report TR-15-89, Harvard Univ., 1989.
- unstructured: H.R. Lewis, “A logic of concrete time intervals,” 5th IEEE LICS, 1990.
- doi: 10.1016/S0019-9958(66)80013-X
  unstructured: R. McNaughton, “Testing and generating infinite sequences by a finite
    automaton,” Information and Control 9, 1966.
- doi: 10.1007/BFb0027047
  unstructured: 'A. Pnueli, “Applications of temporal logic to the specification and
    verification of reactive systems: a survey of current trends,” Current Trends
    in Concurrency, LNCS 244, Springer-Verlag, 1986.'
- doi: 10.1007/3-540-16761-7_81
  unstructured: G.M. Reed, A.W. Roscoe, “A timed model for communicating sequential
    processes,” 13th ICALP, LNCS 226, Springer-Verlag, 1986.
- doi: 10.1109/SFCS.1988.21948
  unstructured: S. Safra, “On the complexity of ω-automata,” 29th IEEE FOCS, 1988.
- doi: 10.1016/0304-3975(87)90008-9
  unstructured: A.P. Sistla, M.Y. Vardi, P. Wolper, “The complementation problem for
    Büchi automata with applications to temporal logic,” Theoretical Computer Science
    49, 1987.
- doi: 10.1109/SFCS.1983.51
  unstructured: P. Wolper, M.Y. Vardi, A.P. Sistla, “Reasoning about infinite computation
    paths,” 24th IEEE FOCS, 1983.
doi: 10.1007/bfb0032042
files:
- alur-rajeev-and-dill-davidautomata-for-modeling-real-time-systems.pdf
journal: Automata, Languages and Programming
pages: 322--335
publisher: Springer-Verlag
ref: AutomataForMoAlurNone
time-added: 2021-11-22-21:06:29
title: Automata for modeling real-time systems
type: inbook
url: http://dx.doi.org/10.1007/bfb0032042
