
fatFsTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a754  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800a938  0800a938  0000b938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae24  0800ae24  0000c1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ae24  0800ae24  0000be24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae2c  0800ae2c  0000c1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae2c  0800ae2c  0000be2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae30  0800ae30  0000be30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800ae34  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000908  200001ec  0800b020  0000c1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000af4  0800b020  0000caf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001205d  00000000  00000000  0000c21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f1d  00000000  00000000  0001e279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00021198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b18  00000000  00000000  00022030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027a72  00000000  00000000  00022b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013fce  00000000  00000000  0004a5ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eeb51  00000000  00000000  0005e588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014d0d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e44  00000000  00000000  0014d11c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00151f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a91c 	.word	0x0800a91c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800a91c 	.word	0x0800a91c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08a      	sub	sp, #40	@ 0x28
 8000f28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
 8000f36:	60da      	str	r2, [r3, #12]
 8000f38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f3a:	4b39      	ldr	r3, [pc, #228]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3e:	4a38      	ldr	r2, [pc, #224]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f40:	f043 0304 	orr.w	r3, r3, #4
 8000f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f46:	4b36      	ldr	r3, [pc, #216]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4a:	f003 0304 	and.w	r3, r3, #4
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f52:	4b33      	ldr	r3, [pc, #204]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f56:	4a32      	ldr	r2, [pc, #200]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f58:	f043 0320 	orr.w	r3, r3, #32
 8000f5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f5e:	4b30      	ldr	r3, [pc, #192]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f62:	f003 0320 	and.w	r3, r3, #32
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f76:	4b2a      	ldr	r3, [pc, #168]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f82:	4b27      	ldr	r3, [pc, #156]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f86:	4a26      	ldr	r2, [pc, #152]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f88:	f043 0302 	orr.w	r3, r3, #2
 8000f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f8e:	4b24      	ldr	r3, [pc, #144]	@ (8001020 <MX_GPIO_Init+0xfc>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2120      	movs	r1, #32
 8000f9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa2:	f001 fbb1 	bl	8002708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2102      	movs	r1, #2
 8000faa:	481e      	ldr	r0, [pc, #120]	@ (8001024 <MX_GPIO_Init+0x100>)
 8000fac:	f001 fbac 	bl	8002708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4818      	ldr	r0, [pc, #96]	@ (8001028 <MX_GPIO_Init+0x104>)
 8000fc8:	f001 fa1c 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fcc:	2320      	movs	r3, #32
 8000fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe6:	f001 fa0d 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000fea:	2302      	movs	r3, #2
 8000fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	4619      	mov	r1, r3
 8001000:	4808      	ldr	r0, [pc, #32]	@ (8001024 <MX_GPIO_Init+0x100>)
 8001002:	f001 f9ff 	bl	8002404 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2100      	movs	r1, #0
 800100a:	2028      	movs	r0, #40	@ 0x28
 800100c:	f001 f905 	bl	800221a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001010:	2028      	movs	r0, #40	@ 0x28
 8001012:	f001 f91c 	bl	800224e <HAL_NVIC_EnableIRQ>

}
 8001016:	bf00      	nop
 8001018:	3728      	adds	r7, #40	@ 0x28
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000
 8001024:	48000400 	.word	0x48000400
 8001028:	48000800 	.word	0x48000800

0800102c <ELM327_SendCmd>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
HAL_StatusTypeDef ELM327_SendCmd(UART_HandleTypeDef *huart, const char *cmd)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b096      	sub	sp, #88	@ 0x58
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
    char rx;
    char buffer[64];
    uint8_t index = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    uint32_t start;

    // Envia comando
    HAL_UART_Transmit(huart, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 800103c:	6838      	ldr	r0, [r7, #0]
 800103e:	f7ff f93f 	bl	80002c0 <strlen>
 8001042:	4603      	mov	r3, r0
 8001044:	b29a      	uxth	r2, r3
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	6839      	ldr	r1, [r7, #0]
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f003 f9bb 	bl	80043c8 <HAL_UART_Transmit>

    start = HAL_GetTick();
 8001052:	f000 ffd9 	bl	8002008 <HAL_GetTick>
 8001056:	6538      	str	r0, [r7, #80]	@ 0x50
    while (HAL_GetTick() - start < 1000)  // Timeout 1s
 8001058:	e043      	b.n	80010e2 <ELM327_SendCmd+0xb6>
    {
        if (HAL_UART_Receive(huart, (uint8_t*)&rx, 1, 10) == HAL_OK)
 800105a:	f107 014f 	add.w	r1, r7, #79	@ 0x4f
 800105e:	230a      	movs	r3, #10
 8001060:	2201      	movs	r2, #1
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f003 fa3e 	bl	80044e4 <HAL_UART_Receive>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d139      	bne.n	80010e2 <ELM327_SendCmd+0xb6>
        {
            if (index < sizeof(buffer)-1)
 800106e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001072:	2b3e      	cmp	r3, #62	@ 0x3e
 8001074:	d80a      	bhi.n	800108c <ELM327_SendCmd+0x60>
                buffer[index++] = rx;
 8001076:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 8001080:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001084:	3358      	adds	r3, #88	@ 0x58
 8001086:	443b      	add	r3, r7
 8001088:	f803 2c4c 	strb.w	r2, [r3, #-76]

            // Verifica se buffer termina com "OK\r"
            if (index >= 3)
 800108c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001090:	2b02      	cmp	r3, #2
 8001092:	d926      	bls.n	80010e2 <ELM327_SendCmd+0xb6>
            {
                if (buffer[index-3] == 'O' &&
 8001094:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001098:	3b03      	subs	r3, #3
 800109a:	3358      	adds	r3, #88	@ 0x58
 800109c:	443b      	add	r3, r7
 800109e:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80010a2:	2b4f      	cmp	r3, #79	@ 0x4f
 80010a4:	d11d      	bne.n	80010e2 <ELM327_SendCmd+0xb6>
                    buffer[index-2] == 'K' &&
 80010a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80010aa:	3b02      	subs	r3, #2
 80010ac:	3358      	adds	r3, #88	@ 0x58
 80010ae:	443b      	add	r3, r7
 80010b0:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
                if (buffer[index-3] == 'O' &&
 80010b4:	2b4b      	cmp	r3, #75	@ 0x4b
 80010b6:	d114      	bne.n	80010e2 <ELM327_SendCmd+0xb6>
                    buffer[index-1] == '\r')
 80010b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80010bc:	3b01      	subs	r3, #1
 80010be:	3358      	adds	r3, #88	@ 0x58
 80010c0:	443b      	add	r3, r7
 80010c2:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
                    buffer[index-2] == 'K' &&
 80010c6:	2b0d      	cmp	r3, #13
 80010c8:	d10b      	bne.n	80010e2 <ELM327_SendCmd+0xb6>
                {
                    // OK recebido
                    HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, index, HAL_MAX_DELAY);
 80010ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	f107 010c 	add.w	r1, r7, #12
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295
 80010d8:	480c      	ldr	r0, [pc, #48]	@ (800110c <ELM327_SendCmd+0xe0>)
 80010da:	f003 f975 	bl	80043c8 <HAL_UART_Transmit>
                    return HAL_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	e00f      	b.n	8001102 <ELM327_SendCmd+0xd6>
    while (HAL_GetTick() - start < 1000)  // Timeout 1s
 80010e2:	f000 ff91 	bl	8002008 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80010f0:	d3b3      	bcc.n	800105a <ELM327_SendCmd+0x2e>
            }
        }
    }

    // Timeout
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Timeout ELM327\r\n", 17, HAL_MAX_DELAY);
 80010f2:	f04f 33ff 	mov.w	r3, #4294967295
 80010f6:	2211      	movs	r2, #17
 80010f8:	4905      	ldr	r1, [pc, #20]	@ (8001110 <ELM327_SendCmd+0xe4>)
 80010fa:	4804      	ldr	r0, [pc, #16]	@ (800110c <ELM327_SendCmd+0xe0>)
 80010fc:	f003 f964 	bl	80043c8 <HAL_UART_Transmit>
    return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
}
 8001102:	4618      	mov	r0, r3
 8001104:	3758      	adds	r7, #88	@ 0x58
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000860 	.word	0x20000860
 8001110:	0800a938 	.word	0x0800a938

08001114 <OBD_ReceiveLine>:

int OBD_ReceiveLine(UART_HandleTypeDef *huart, char *buffer, uint16_t maxlen, uint32_t timeout)
{ uint8_t c; uint16_t i = 0;
 8001114:	b580      	push	{r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	4613      	mov	r3, r2
 8001122:	80fb      	strh	r3, [r7, #6]
 8001124:	2300      	movs	r3, #0
 8001126:	83fb      	strh	r3, [r7, #30]
uint32_t start = HAL_GetTick();
 8001128:	f000 ff6e 	bl	8002008 <HAL_GetTick>
 800112c:	61b8      	str	r0, [r7, #24]
while (HAL_GetTick() - start < timeout)
 800112e:	e00c      	b.n	800114a <OBD_ReceiveLine+0x36>
{
	if (HAL_UART_Receive(huart, &c, 1, 100) == HAL_OK)
 8001130:	f107 0117 	add.w	r1, r7, #23
 8001134:	2364      	movs	r3, #100	@ 0x64
 8001136:	2201      	movs	r2, #1
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f003 f9d3 	bl	80044e4 <HAL_UART_Receive>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <OBD_ReceiveLine+0x36>
	{
		if (c == '>') break; // prompt do ELM327 if (i < maxlen - 1) buffer[i++] = c; } } buffer[i] = '\0'; return i; }
 8001144:	7dfb      	ldrb	r3, [r7, #23]
 8001146:	2b3e      	cmp	r3, #62	@ 0x3e
 8001148:	d008      	beq.n	800115c <OBD_ReceiveLine+0x48>
while (HAL_GetTick() - start < timeout)
 800114a:	f000 ff5d 	bl	8002008 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d8ea      	bhi.n	8001130 <OBD_ReceiveLine+0x1c>
 800115a:	e000      	b.n	800115e <OBD_ReceiveLine+0x4a>
		if (c == '>') break; // prompt do ELM327 if (i < maxlen - 1) buffer[i++] = c; } } buffer[i] = '\0'; return i; }
 800115c:	bf00      	nop
	}
}
}
 800115e:	bf00      	nop
 8001160:	4618      	mov	r0, r3
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <ELM327_Init_Debug>:



// inicia ELM327
void ELM327_Init_Debug(UART_HandleTypeDef *huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    //const char *init_cmds[] = {"ATZ\r", "ATE0\r", "ATL0\r", "ATS0\r", "ATSP0\r"};
    const char *init_cmds[] = {"ATZ\r"};
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <ELM327_Init_Debug+0x50>)
 8001172:	60bb      	str	r3, [r7, #8]
    for (uint8_t i = 0; i < sizeof(init_cmds)/sizeof(init_cmds[0]); i++)
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
 8001178:	e010      	b.n	800119c <ELM327_Init_Debug+0x34>
    {
    	ELM327_SendCmd(huart, init_cmds[i]);
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	3310      	adds	r3, #16
 8001180:	443b      	add	r3, r7
 8001182:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8001186:	4619      	mov	r1, r3
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff4f 	bl	800102c <ELM327_SendCmd>
    	HAL_Delay(500);
 800118e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001192:	f000 ff45 	bl	8002020 <HAL_Delay>
    for (uint8_t i = 0; i < sizeof(init_cmds)/sizeof(init_cmds[0]); i++)
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	3301      	adds	r3, #1
 800119a:	73fb      	strb	r3, [r7, #15]
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0eb      	beq.n	800117a <ELM327_Init_Debug+0x12>
    }

    HAL_UART_Transmit(&hlpuart1, (uint8_t*)"ELM327 inicializado com sucesso!\r\n", 35, HAL_MAX_DELAY);
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	2223      	movs	r2, #35	@ 0x23
 80011a8:	4904      	ldr	r1, [pc, #16]	@ (80011bc <ELM327_Init_Debug+0x54>)
 80011aa:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <ELM327_Init_Debug+0x58>)
 80011ac:	f003 f90c 	bl	80043c8 <HAL_UART_Transmit>
}
 80011b0:	bf00      	nop
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	0800a94c 	.word	0x0800a94c
 80011bc:	0800a954 	.word	0x0800a954
 80011c0:	20000860 	.word	0x20000860

080011c4 <hexToByte>:

/* Converso hexadecimal -> byte */
uint8_t hexToByte(const char *hex)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b087      	sub	sp, #28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    uint8_t val = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 2; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	e039      	b.n	800124a <hexToByte+0x86>
    {
        char c = hex[i];
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	4413      	add	r3, r2
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	73fb      	strb	r3, [r7, #15]
        val <<= 4;
 80011e0:	7dfb      	ldrb	r3, [r7, #23]
 80011e2:	011b      	lsls	r3, r3, #4
 80011e4:	75fb      	strb	r3, [r7, #23]
        if (c >= '0' && c <= '9') val |= c - '0';
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	2b2f      	cmp	r3, #47	@ 0x2f
 80011ea:	d90c      	bls.n	8001206 <hexToByte+0x42>
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	2b39      	cmp	r3, #57	@ 0x39
 80011f0:	d809      	bhi.n	8001206 <hexToByte+0x42>
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	3b30      	subs	r3, #48	@ 0x30
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	b25a      	sxtb	r2, r3
 80011fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011fe:	4313      	orrs	r3, r2
 8001200:	b25b      	sxtb	r3, r3
 8001202:	75fb      	strb	r3, [r7, #23]
 8001204:	e01e      	b.n	8001244 <hexToByte+0x80>
        else if (c >= 'A' && c <= 'F') val |= c - 'A' + 10;
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	2b40      	cmp	r3, #64	@ 0x40
 800120a:	d90c      	bls.n	8001226 <hexToByte+0x62>
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	2b46      	cmp	r3, #70	@ 0x46
 8001210:	d809      	bhi.n	8001226 <hexToByte+0x62>
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	3b37      	subs	r3, #55	@ 0x37
 8001216:	b2db      	uxtb	r3, r3
 8001218:	b25a      	sxtb	r2, r3
 800121a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800121e:	4313      	orrs	r3, r2
 8001220:	b25b      	sxtb	r3, r3
 8001222:	75fb      	strb	r3, [r7, #23]
 8001224:	e00e      	b.n	8001244 <hexToByte+0x80>
        else if (c >= 'a' && c <= 'f') val |= c - 'a' + 10;
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	2b60      	cmp	r3, #96	@ 0x60
 800122a:	d90b      	bls.n	8001244 <hexToByte+0x80>
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	2b66      	cmp	r3, #102	@ 0x66
 8001230:	d808      	bhi.n	8001244 <hexToByte+0x80>
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	3b57      	subs	r3, #87	@ 0x57
 8001236:	b2db      	uxtb	r3, r3
 8001238:	b25a      	sxtb	r2, r3
 800123a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800123e:	4313      	orrs	r3, r2
 8001240:	b25b      	sxtb	r3, r3
 8001242:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 2; i++)
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	3301      	adds	r3, #1
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	2b01      	cmp	r3, #1
 800124e:	ddc2      	ble.n	80011d6 <hexToByte+0x12>
    }
    return val;
 8001250:	7dfb      	ldrb	r3, [r7, #23]
}
 8001252:	4618      	mov	r0, r3
 8001254:	371c      	adds	r7, #28
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <OBD_RequestAndParse>:



/* Envia PID e faz parsing */
void OBD_RequestAndParse(const char *pid)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
    char cmd[8];
    sprintf(cmd, "%s\r", pid);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	49cd      	ldr	r1, [pc, #820]	@ (80015a4 <OBD_RequestAndParse+0x344>)
 8001270:	4618      	mov	r0, r3
 8001272:	f006 fd25 	bl	8007cc0 <siprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f820 	bl	80002c0 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	b29a      	uxth	r2, r3
 8001284:	f107 0114 	add.w	r1, r7, #20
 8001288:	f04f 33ff 	mov.w	r3, #4294967295
 800128c:	48c6      	ldr	r0, [pc, #792]	@ (80015a8 <OBD_RequestAndParse+0x348>)
 800128e:	f003 f89b 	bl	80043c8 <HAL_UART_Transmit>

    memset(rxBuffer, 0, sizeof(rxBuffer));
 8001292:	2280      	movs	r2, #128	@ 0x80
 8001294:	2100      	movs	r1, #0
 8001296:	48c5      	ldr	r0, [pc, #788]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 8001298:	f006 fde2 	bl	8007e60 <memset>
    OBD_ReceiveLine(&huart1, rxBuffer, sizeof(rxBuffer), 200);
 800129c:	23c8      	movs	r3, #200	@ 0xc8
 800129e:	2280      	movs	r2, #128	@ 0x80
 80012a0:	49c2      	ldr	r1, [pc, #776]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 80012a2:	48c1      	ldr	r0, [pc, #772]	@ (80015a8 <OBD_RequestAndParse+0x348>)
 80012a4:	f7ff ff36 	bl	8001114 <OBD_ReceiveLine>

    char A_hex[3] = {0}, B_hex[3] = {0};
 80012a8:	f107 0310 	add.w	r3, r7, #16
 80012ac:	2100      	movs	r1, #0
 80012ae:	460a      	mov	r2, r1
 80012b0:	801a      	strh	r2, [r3, #0]
 80012b2:	460a      	mov	r2, r1
 80012b4:	709a      	strb	r2, [r3, #2]
 80012b6:	f107 030c 	add.w	r3, r7, #12
 80012ba:	2100      	movs	r1, #0
 80012bc:	460a      	mov	r2, r1
 80012be:	801a      	strh	r2, [r3, #0]
 80012c0:	460a      	mov	r2, r1
 80012c2:	709a      	strb	r2, [r3, #2]
    uint8_t A = 0, B = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	77fb      	strb	r3, [r7, #31]
 80012c8:	2300      	movs	r3, #0
 80012ca:	77bb      	strb	r3, [r7, #30]

    if (strncmp(pid, "015E", 4) == 0)  // Taxa combustvel
 80012cc:	2204      	movs	r2, #4
 80012ce:	49b8      	ldr	r1, [pc, #736]	@ (80015b0 <OBD_RequestAndParse+0x350>)
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f006 fdcd 	bl	8007e70 <strncmp>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d131      	bne.n	8001340 <OBD_RequestAndParse+0xe0>
    {
        if (sscanf(rxBuffer, "41 5E %2s %2s", A_hex, B_hex) == 2)
 80012dc:	f107 030c 	add.w	r3, r7, #12
 80012e0:	f107 0210 	add.w	r2, r7, #16
 80012e4:	49b3      	ldr	r1, [pc, #716]	@ (80015b4 <OBD_RequestAndParse+0x354>)
 80012e6:	48b1      	ldr	r0, [pc, #708]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 80012e8:	f006 fd0c 	bl	8007d04 <siscanf>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	f040 8153 	bne.w	800159a <OBD_RequestAndParse+0x33a>
        {
            A = hexToByte(A_hex); B = hexToByte(B_hex);
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff63 	bl	80011c4 <hexToByte>
 80012fe:	4603      	mov	r3, r0
 8001300:	77fb      	strb	r3, [r7, #31]
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff5c 	bl	80011c4 <hexToByte>
 800130c:	4603      	mov	r3, r0
 800130e:	77bb      	strb	r3, [r7, #30]
            fuelRate = ((A * 256.0f) + B) / 20.0f;
 8001310:	7ffb      	ldrb	r3, [r7, #31]
 8001312:	ee07 3a90 	vmov	s15, r3
 8001316:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800131a:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 80015b8 <OBD_RequestAndParse+0x358>
 800131e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001322:	7fbb      	ldrb	r3, [r7, #30]
 8001324:	ee07 3a90 	vmov	s15, r3
 8001328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800132c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001330:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8001334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001338:	4ba0      	ldr	r3, [pc, #640]	@ (80015bc <OBD_RequestAndParse+0x35c>)
 800133a:	edc3 7a00 	vstr	s15, [r3]
    else if (strncmp(pid, "0111", 4) == 0) // Acelerador
    {
        if (sscanf(rxBuffer, "41 11 %2s", A_hex) == 1)
            throttle = (hexToByte(A_hex) * 100.0f) / 255.0f;
    }
}
 800133e:	e12c      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "012F", 4) == 0) // Nvel tanque
 8001340:	2204      	movs	r2, #4
 8001342:	499f      	ldr	r1, [pc, #636]	@ (80015c0 <OBD_RequestAndParse+0x360>)
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f006 fd93 	bl	8007e70 <strncmp>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d120      	bne.n	8001392 <OBD_RequestAndParse+0x132>
        if (sscanf(rxBuffer, "41 2F %2s", A_hex) == 1)
 8001350:	f107 0310 	add.w	r3, r7, #16
 8001354:	461a      	mov	r2, r3
 8001356:	499b      	ldr	r1, [pc, #620]	@ (80015c4 <OBD_RequestAndParse+0x364>)
 8001358:	4894      	ldr	r0, [pc, #592]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 800135a:	f006 fcd3 	bl	8007d04 <siscanf>
 800135e:	4603      	mov	r3, r0
 8001360:	2b01      	cmp	r3, #1
 8001362:	f040 811a 	bne.w	800159a <OBD_RequestAndParse+0x33a>
            fuelLevel = (hexToByte(A_hex) * 100.0f) / 255.0f;
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff2a 	bl	80011c4 <hexToByte>
 8001370:	4603      	mov	r3, r0
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800137a:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 80015c8 <OBD_RequestAndParse+0x368>
 800137e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001382:	eddf 6a92 	vldr	s13, [pc, #584]	@ 80015cc <OBD_RequestAndParse+0x36c>
 8001386:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800138a:	4b91      	ldr	r3, [pc, #580]	@ (80015d0 <OBD_RequestAndParse+0x370>)
 800138c:	edc3 7a00 	vstr	s15, [r3]
}
 8001390:	e103      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "0161", 4) == 0) // Torque
 8001392:	2204      	movs	r2, #4
 8001394:	498f      	ldr	r1, [pc, #572]	@ (80015d4 <OBD_RequestAndParse+0x374>)
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f006 fd6a 	bl	8007e70 <strncmp>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d131      	bne.n	8001406 <OBD_RequestAndParse+0x1a6>
        if (sscanf(rxBuffer, "41 61 %2s %2s", A_hex, B_hex) == 2)
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	f107 0210 	add.w	r2, r7, #16
 80013aa:	498b      	ldr	r1, [pc, #556]	@ (80015d8 <OBD_RequestAndParse+0x378>)
 80013ac:	487f      	ldr	r0, [pc, #508]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 80013ae:	f006 fca9 	bl	8007d04 <siscanf>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	f040 80f0 	bne.w	800159a <OBD_RequestAndParse+0x33a>
            A = hexToByte(A_hex); B = hexToByte(B_hex);
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff ff00 	bl	80011c4 <hexToByte>
 80013c4:	4603      	mov	r3, r0
 80013c6:	77fb      	strb	r3, [r7, #31]
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff fef9 	bl	80011c4 <hexToByte>
 80013d2:	4603      	mov	r3, r0
 80013d4:	77bb      	strb	r3, [r7, #30]
            engineTorque = ((A * 256.0f) + B) / 10.0f;
 80013d6:	7ffb      	ldrb	r3, [r7, #31]
 80013d8:	ee07 3a90 	vmov	s15, r3
 80013dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e0:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80015b8 <OBD_RequestAndParse+0x358>
 80013e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013e8:	7fbb      	ldrb	r3, [r7, #30]
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013f6:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80013fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fe:	4b77      	ldr	r3, [pc, #476]	@ (80015dc <OBD_RequestAndParse+0x37c>)
 8001400:	edc3 7a00 	vstr	s15, [r3]
}
 8001404:	e0c9      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "0104", 4) == 0) // Carga do motor
 8001406:	2204      	movs	r2, #4
 8001408:	4975      	ldr	r1, [pc, #468]	@ (80015e0 <OBD_RequestAndParse+0x380>)
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f006 fd30 	bl	8007e70 <strncmp>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d120      	bne.n	8001458 <OBD_RequestAndParse+0x1f8>
        if (sscanf(rxBuffer, "41 04 %2s", A_hex) == 1)
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	461a      	mov	r2, r3
 800141c:	4971      	ldr	r1, [pc, #452]	@ (80015e4 <OBD_RequestAndParse+0x384>)
 800141e:	4863      	ldr	r0, [pc, #396]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 8001420:	f006 fc70 	bl	8007d04 <siscanf>
 8001424:	4603      	mov	r3, r0
 8001426:	2b01      	cmp	r3, #1
 8001428:	f040 80b7 	bne.w	800159a <OBD_RequestAndParse+0x33a>
            engineLoad = (hexToByte(A_hex) * 100.0f) / 255.0f;
 800142c:	f107 0310 	add.w	r3, r7, #16
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fec7 	bl	80011c4 <hexToByte>
 8001436:	4603      	mov	r3, r0
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001440:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 80015c8 <OBD_RequestAndParse+0x368>
 8001444:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001448:	eddf 6a60 	vldr	s13, [pc, #384]	@ 80015cc <OBD_RequestAndParse+0x36c>
 800144c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001450:	4b65      	ldr	r3, [pc, #404]	@ (80015e8 <OBD_RequestAndParse+0x388>)
 8001452:	edc3 7a00 	vstr	s15, [r3]
}
 8001456:	e0a0      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "010C", 4) == 0) // RPM
 8001458:	2204      	movs	r2, #4
 800145a:	4964      	ldr	r1, [pc, #400]	@ (80015ec <OBD_RequestAndParse+0x38c>)
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f006 fd07 	bl	8007e70 <strncmp>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d131      	bne.n	80014cc <OBD_RequestAndParse+0x26c>
        if (sscanf(rxBuffer, "41 0C %2s %2s", A_hex, B_hex) == 2)
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	f107 0210 	add.w	r2, r7, #16
 8001470:	495f      	ldr	r1, [pc, #380]	@ (80015f0 <OBD_RequestAndParse+0x390>)
 8001472:	484e      	ldr	r0, [pc, #312]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 8001474:	f006 fc46 	bl	8007d04 <siscanf>
 8001478:	4603      	mov	r3, r0
 800147a:	2b02      	cmp	r3, #2
 800147c:	f040 808d 	bne.w	800159a <OBD_RequestAndParse+0x33a>
            A = hexToByte(A_hex); B = hexToByte(B_hex);
 8001480:	f107 0310 	add.w	r3, r7, #16
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fe9d 	bl	80011c4 <hexToByte>
 800148a:	4603      	mov	r3, r0
 800148c:	77fb      	strb	r3, [r7, #31]
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fe96 	bl	80011c4 <hexToByte>
 8001498:	4603      	mov	r3, r0
 800149a:	77bb      	strb	r3, [r7, #30]
            rpm = ((A * 256.0f) + B) / 4.0f;
 800149c:	7ffb      	ldrb	r3, [r7, #31]
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a6:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80015b8 <OBD_RequestAndParse+0x358>
 80014aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014ae:	7fbb      	ldrb	r3, [r7, #30]
 80014b0:	ee07 3a90 	vmov	s15, r3
 80014b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014bc:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80014c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c4:	4b4b      	ldr	r3, [pc, #300]	@ (80015f4 <OBD_RequestAndParse+0x394>)
 80014c6:	edc3 7a00 	vstr	s15, [r3]
}
 80014ca:	e066      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "010D", 4) == 0) // Velocidade
 80014cc:	2204      	movs	r2, #4
 80014ce:	494a      	ldr	r1, [pc, #296]	@ (80015f8 <OBD_RequestAndParse+0x398>)
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f006 fccd 	bl	8007e70 <strncmp>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d117      	bne.n	800150c <OBD_RequestAndParse+0x2ac>
        if (sscanf(rxBuffer, "41 0D %2s", A_hex) == 1)
 80014dc:	f107 0310 	add.w	r3, r7, #16
 80014e0:	461a      	mov	r2, r3
 80014e2:	4946      	ldr	r1, [pc, #280]	@ (80015fc <OBD_RequestAndParse+0x39c>)
 80014e4:	4831      	ldr	r0, [pc, #196]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 80014e6:	f006 fc0d 	bl	8007d04 <siscanf>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d154      	bne.n	800159a <OBD_RequestAndParse+0x33a>
            speed = hexToByte(A_hex);
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fe65 	bl	80011c4 <hexToByte>
 80014fa:	4603      	mov	r3, r0
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001504:	4b3e      	ldr	r3, [pc, #248]	@ (8001600 <OBD_RequestAndParse+0x3a0>)
 8001506:	edc3 7a00 	vstr	s15, [r3]
}
 800150a:	e046      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "01A4", 4) == 0) // Engrenagem atual
 800150c:	2204      	movs	r2, #4
 800150e:	493d      	ldr	r1, [pc, #244]	@ (8001604 <OBD_RequestAndParse+0x3a4>)
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f006 fcad 	bl	8007e70 <strncmp>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d117      	bne.n	800154c <OBD_RequestAndParse+0x2ec>
        if (sscanf(rxBuffer, "41 A4 %2s", A_hex) == 1)
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	461a      	mov	r2, r3
 8001522:	4939      	ldr	r1, [pc, #228]	@ (8001608 <OBD_RequestAndParse+0x3a8>)
 8001524:	4821      	ldr	r0, [pc, #132]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 8001526:	f006 fbed 	bl	8007d04 <siscanf>
 800152a:	4603      	mov	r3, r0
 800152c:	2b01      	cmp	r3, #1
 800152e:	d134      	bne.n	800159a <OBD_RequestAndParse+0x33a>
            gear = hexToByte(A_hex);
 8001530:	f107 0310 	add.w	r3, r7, #16
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fe45 	bl	80011c4 <hexToByte>
 800153a:	4603      	mov	r3, r0
 800153c:	ee07 3a90 	vmov	s15, r3
 8001540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001544:	4b31      	ldr	r3, [pc, #196]	@ (800160c <OBD_RequestAndParse+0x3ac>)
 8001546:	edc3 7a00 	vstr	s15, [r3]
}
 800154a:	e026      	b.n	800159a <OBD_RequestAndParse+0x33a>
    else if (strncmp(pid, "0111", 4) == 0) // Acelerador
 800154c:	2204      	movs	r2, #4
 800154e:	4930      	ldr	r1, [pc, #192]	@ (8001610 <OBD_RequestAndParse+0x3b0>)
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f006 fc8d 	bl	8007e70 <strncmp>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d11e      	bne.n	800159a <OBD_RequestAndParse+0x33a>
        if (sscanf(rxBuffer, "41 11 %2s", A_hex) == 1)
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	461a      	mov	r2, r3
 8001562:	492c      	ldr	r1, [pc, #176]	@ (8001614 <OBD_RequestAndParse+0x3b4>)
 8001564:	4811      	ldr	r0, [pc, #68]	@ (80015ac <OBD_RequestAndParse+0x34c>)
 8001566:	f006 fbcd 	bl	8007d04 <siscanf>
 800156a:	4603      	mov	r3, r0
 800156c:	2b01      	cmp	r3, #1
 800156e:	d114      	bne.n	800159a <OBD_RequestAndParse+0x33a>
            throttle = (hexToByte(A_hex) * 100.0f) / 255.0f;
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fe25 	bl	80011c4 <hexToByte>
 800157a:	4603      	mov	r3, r0
 800157c:	ee07 3a90 	vmov	s15, r3
 8001580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001584:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80015c8 <OBD_RequestAndParse+0x368>
 8001588:	ee27 7a87 	vmul.f32	s14, s15, s14
 800158c:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80015cc <OBD_RequestAndParse+0x36c>
 8001590:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001594:	4b20      	ldr	r3, [pc, #128]	@ (8001618 <OBD_RequestAndParse+0x3b8>)
 8001596:	edc3 7a00 	vstr	s15, [r3]
}
 800159a:	bf00      	nop
 800159c:	3720      	adds	r7, #32
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	0800a978 	.word	0x0800a978
 80015a8:	200008f4 	.word	0x200008f4
 80015ac:	20000658 	.word	0x20000658
 80015b0:	0800a97c 	.word	0x0800a97c
 80015b4:	0800a984 	.word	0x0800a984
 80015b8:	43800000 	.word	0x43800000
 80015bc:	200006d8 	.word	0x200006d8
 80015c0:	0800a994 	.word	0x0800a994
 80015c4:	0800a99c 	.word	0x0800a99c
 80015c8:	42c80000 	.word	0x42c80000
 80015cc:	437f0000 	.word	0x437f0000
 80015d0:	200006dc 	.word	0x200006dc
 80015d4:	0800a9a8 	.word	0x0800a9a8
 80015d8:	0800a9b0 	.word	0x0800a9b0
 80015dc:	200006e0 	.word	0x200006e0
 80015e0:	0800a9c0 	.word	0x0800a9c0
 80015e4:	0800a9c8 	.word	0x0800a9c8
 80015e8:	200006e4 	.word	0x200006e4
 80015ec:	0800a9d4 	.word	0x0800a9d4
 80015f0:	0800a9dc 	.word	0x0800a9dc
 80015f4:	200006e8 	.word	0x200006e8
 80015f8:	0800a9ec 	.word	0x0800a9ec
 80015fc:	0800a9f4 	.word	0x0800a9f4
 8001600:	200006ec 	.word	0x200006ec
 8001604:	0800aa00 	.word	0x0800aa00
 8001608:	0800aa08 	.word	0x0800aa08
 800160c:	200006f0 	.word	0x200006f0
 8001610:	0800aa14 	.word	0x0800aa14
 8001614:	0800aa1c 	.word	0x0800aa1c
 8001618:	200006f4 	.word	0x200006f4

0800161c <myprintf>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void myprintf(const char *fmt, ...) {
 800161c:	b40f      	push	{r0, r1, r2, r3}
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001632:	480b      	ldr	r0, [pc, #44]	@ (8001660 <myprintf+0x44>)
 8001634:	f006 fc06 	bl	8007e44 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 8001638:	4809      	ldr	r0, [pc, #36]	@ (8001660 <myprintf+0x44>)
 800163a:	f7fe fe41 	bl	80002c0 <strlen>
 800163e:	4603      	mov	r3, r0
 8001640:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, len, -1);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	b29a      	uxth	r2, r3
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
 800164a:	4905      	ldr	r1, [pc, #20]	@ (8001660 <myprintf+0x44>)
 800164c:	4805      	ldr	r0, [pc, #20]	@ (8001664 <myprintf+0x48>)
 800164e:	f002 febb 	bl	80043c8 <HAL_UART_Transmit>

}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800165c:	b004      	add	sp, #16
 800165e:	4770      	bx	lr
 8001660:	200006f8 	.word	0x200006f8
 8001664:	20000860 	.word	0x20000860

08001668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800166e:	f000 fc66 	bl	8001f3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001672:	f000 f85b 	bl	800172c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001676:	f7ff fc55 	bl	8000f24 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800167a:	f000 faf9 	bl	8001c70 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 800167e:	f000 fb41 	bl	8001d04 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001682:	f000 f92b 	bl	80018dc <MX_SPI2_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8001686:	f005 f861 	bl	800674c <MX_FATFS_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <main+0x2c>
    Error_Handler();
 8001690:	f000 f91e 	bl	80018d0 <Error_Handler>

  //char *msg = "Bridge UART1 <-> LPUART1 iniciada\r\n";
  //HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);

  /* Inicia recepo em ambas UARTs */
  HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8001694:	2201      	movs	r2, #1
 8001696:	491e      	ldr	r1, [pc, #120]	@ (8001710 <main+0xa8>)
 8001698:	481e      	ldr	r0, [pc, #120]	@ (8001714 <main+0xac>)
 800169a:	f002 ffeb 	bl	8004674 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, &rxUSART, 1);
 800169e:	2201      	movs	r2, #1
 80016a0:	491d      	ldr	r1, [pc, #116]	@ (8001718 <main+0xb0>)
 80016a2:	481e      	ldr	r0, [pc, #120]	@ (800171c <main+0xb4>)
 80016a4:	f002 ffe6 	bl	8004674 <HAL_UART_Receive_IT>

  /* Inicializa o ELM327 antes de iniciar os comandos OBD */
  ELM327_Init_Debug(&huart1);
 80016a8:	481c      	ldr	r0, [pc, #112]	@ (800171c <main+0xb4>)
 80016aa:	f7ff fd5d 	bl	8001168 <ELM327_Init_Debug>
  //uint32_t tick_ant = HAL_GetTick();
  //uint8_t cmd_index = 0;

  //char debug[128];
  //const char *pids[] = {"015E", "012F", "0161", "0104", "010C", "010D", "01A4", "0111"};
  const char *pids[] = {"010C"};
 80016ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001720 <main+0xb8>)
 80016b0:	607b      	str	r3, [r7, #4]
  const uint8_t num_pids = sizeof(pids) / sizeof(pids[0]);
 80016b2:	2301      	movs	r3, #1
 80016b4:	72bb      	strb	r3, [r7, #10]


  uint32_t lastTick = HAL_GetTick();
 80016b6:	f000 fca7 	bl	8002008 <HAL_GetTick>
 80016ba:	60f8      	str	r0, [r7, #12]

  myprintf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 80016bc:	4819      	ldr	r0, [pc, #100]	@ (8001724 <main+0xbc>)
 80016be:	f7ff ffad 	bl	800161c <myprintf>

    HAL_Delay(2000); //a short delay is important to let the SD card settle
 80016c2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016c6:	f000 fcab 	bl	8002020 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if (HAL_GetTick() - lastTick >= 1000)
 80016ca:	f000 fc9d 	bl	8002008 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016d8:	d315      	bcc.n	8001706 <main+0x9e>
      {
          lastTick = HAL_GetTick();
 80016da:	f000 fc95 	bl	8002008 <HAL_GetTick>
 80016de:	60f8      	str	r0, [r7, #12]

          for (uint8_t i = 0; i < num_pids; i++)
 80016e0:	2300      	movs	r3, #0
 80016e2:	72fb      	strb	r3, [r7, #11]
 80016e4:	e00b      	b.n	80016fe <main+0x96>
              OBD_RequestAndParse(pids[i]);
 80016e6:	7afb      	ldrb	r3, [r7, #11]
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	3310      	adds	r3, #16
 80016ec:	443b      	add	r3, r7
 80016ee:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fdb4 	bl	8001260 <OBD_RequestAndParse>
          for (uint8_t i = 0; i < num_pids; i++)
 80016f8:	7afb      	ldrb	r3, [r7, #11]
 80016fa:	3301      	adds	r3, #1
 80016fc:	72fb      	strb	r3, [r7, #11]
 80016fe:	7afa      	ldrb	r2, [r7, #11]
 8001700:	7abb      	ldrb	r3, [r7, #10]
 8001702:	429a      	cmp	r2, r3
 8001704:	d3ef      	bcc.n	80016e6 <main+0x7e>
//        		  "\r\nFuelRate: %.2f L/h | FuelLvl: %.1f %% | Torque: %.1f Nm | Load: %.1f %% | RPM: %.0f | Vel: %.0f km/h | Gear: %.0f | Throttle: %.1f %%\r\n", // @suppress("Float formatting support")
//              fuelRate, fuelLevel, engineTorque, engineLoad, rpm, speed, gear, throttle);

          //HAL_UART_Transmit(&hlpuart1, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
      }
	extiFlag = 0;
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <main+0xc0>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
      if (HAL_GetTick() - lastTick >= 1000)
 800170c:	e7dd      	b.n	80016ca <main+0x62>
 800170e:	bf00      	nop
 8001710:	20000208 	.word	0x20000208
 8001714:	20000860 	.word	0x20000860
 8001718:	20000209 	.word	0x20000209
 800171c:	200008f4 	.word	0x200008f4
 8001720:	0800a9d4 	.word	0x0800a9d4
 8001724:	0800aa28 	.word	0x0800aa28
 8001728:	2000024d 	.word	0x2000024d

0800172c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b094      	sub	sp, #80	@ 0x50
 8001730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001732:	f107 0318 	add.w	r3, r7, #24
 8001736:	2238      	movs	r2, #56	@ 0x38
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f006 fb90 	bl	8007e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800174e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001752:	f001 f815 	bl	8002780 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800175a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001760:	2340      	movs	r3, #64	@ 0x40
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001764:	2302      	movs	r3, #2
 8001766:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001768:	2302      	movs	r3, #2
 800176a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800176c:	2301      	movs	r3, #1
 800176e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001770:	2308      	movs	r3, #8
 8001772:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001774:	2302      	movs	r3, #2
 8001776:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001778:	2302      	movs	r3, #2
 800177a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800177c:	2302      	movs	r3, #2
 800177e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001780:	f107 0318 	add.w	r3, r7, #24
 8001784:	4618      	mov	r0, r3
 8001786:	f001 f8af 	bl	80028e8 <HAL_RCC_OscConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001790:	f000 f89e 	bl	80018d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001794:	230f      	movs	r3, #15
 8001796:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001798:	2303      	movs	r3, #3
 800179a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017a0:	2300      	movs	r3, #0
 80017a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2102      	movs	r1, #2
 80017ac:	4618      	mov	r0, r3
 80017ae:	f001 fbad 	bl	8002f0c <HAL_RCC_ClockConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80017b8:	f000 f88a 	bl	80018d0 <Error_Handler>
  }
}
 80017bc:	bf00      	nop
 80017be:	3750      	adds	r7, #80	@ 0x50
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a33      	ldr	r2, [pc, #204]	@ (80018a0 <HAL_UART_RxCpltCallback+0xdc>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d155      	bne.n	8001882 <HAL_UART_RxCpltCallback+0xbe>
    {
        // Armazena o byte recebido no buffer
        if (msg_index < sizeof(msg) - 1)
 80017d6:	4b33      	ldr	r3, [pc, #204]	@ (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b3e      	cmp	r3, #62	@ 0x3e
 80017dc:	d80a      	bhi.n	80017f4 <HAL_UART_RxCpltCallback+0x30>
        {
            msg[msg_index++] = rxUSART;
 80017de:	4b31      	ldr	r3, [pc, #196]	@ (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	b2d1      	uxtb	r1, r2
 80017e6:	4a2f      	ldr	r2, [pc, #188]	@ (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 80017e8:	7011      	strb	r1, [r2, #0]
 80017ea:	461a      	mov	r2, r3
 80017ec:	4b2e      	ldr	r3, [pc, #184]	@ (80018a8 <HAL_UART_RxCpltCallback+0xe4>)
 80017ee:	7819      	ldrb	r1, [r3, #0]
 80017f0:	4b2e      	ldr	r3, [pc, #184]	@ (80018ac <HAL_UART_RxCpltCallback+0xe8>)
 80017f2:	5499      	strb	r1, [r3, r2]
        }

        uint16_t next_head = (rx_head + 1) % RX_BUFFER_SIZE;
 80017f4:	4b2e      	ldr	r3, [pc, #184]	@ (80018b0 <HAL_UART_RxCpltCallback+0xec>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	3301      	adds	r3, #1
 80017fc:	425a      	negs	r2, r3
 80017fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001802:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001806:	bf58      	it	pl
 8001808:	4253      	negpl	r3, r2
 800180a:	81fb      	strh	r3, [r7, #14]

		if (next_head != rx_tail) // evita overflow
 800180c:	4b29      	ldr	r3, [pc, #164]	@ (80018b4 <HAL_UART_RxCpltCallback+0xf0>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	b29b      	uxth	r3, r3
 8001812:	89fa      	ldrh	r2, [r7, #14]
 8001814:	429a      	cmp	r2, r3
 8001816:	d00b      	beq.n	8001830 <HAL_UART_RxCpltCallback+0x6c>
		{
			uart_rx_buffer[rx_head] = rxUSART;
 8001818:	4b25      	ldr	r3, [pc, #148]	@ (80018b0 <HAL_UART_RxCpltCallback+0xec>)
 800181a:	881b      	ldrh	r3, [r3, #0]
 800181c:	b29b      	uxth	r3, r3
 800181e:	461a      	mov	r2, r3
 8001820:	4b21      	ldr	r3, [pc, #132]	@ (80018a8 <HAL_UART_RxCpltCallback+0xe4>)
 8001822:	7819      	ldrb	r1, [r3, #0]
 8001824:	4b24      	ldr	r3, [pc, #144]	@ (80018b8 <HAL_UART_RxCpltCallback+0xf4>)
 8001826:	5499      	strb	r1, [r3, r2]
			rx_head = next_head;
 8001828:	4a21      	ldr	r2, [pc, #132]	@ (80018b0 <HAL_UART_RxCpltCallback+0xec>)
 800182a:	89fb      	ldrh	r3, [r7, #14]
 800182c:	8013      	strh	r3, [r2, #0]
 800182e:	e002      	b.n	8001836 <HAL_UART_RxCpltCallback+0x72>
		}
		else
			bufferOverflow = 1;
 8001830:	4b22      	ldr	r3, [pc, #136]	@ (80018bc <HAL_UART_RxCpltCallback+0xf8>)
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]

        // Se recebeu '\r', envia toda a mensagem acumulada para a LPUART1
        if (rxUSART == '\r')
 8001836:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <HAL_UART_RxCpltCallback+0xe4>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b0d      	cmp	r3, #13
 800183c:	d11b      	bne.n	8001876 <HAL_UART_RxCpltCallback+0xb2>
        {
            // Transmite a mensagem completa
            HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, msg_index, HAL_MAX_DELAY);
 800183e:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	461a      	mov	r2, r3
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
 8001848:	4918      	ldr	r1, [pc, #96]	@ (80018ac <HAL_UART_RxCpltCallback+0xe8>)
 800184a:	481d      	ldr	r0, [pc, #116]	@ (80018c0 <HAL_UART_RxCpltCallback+0xfc>)
 800184c:	f002 fdbc 	bl	80043c8 <HAL_UART_Transmit>

            // Adiciona nova linha no terminal
            uint8_t newline[2] = {'\r', '\n'};
 8001850:	f640 230d 	movw	r3, #2573	@ 0xa0d
 8001854:	81bb      	strh	r3, [r7, #12]
            HAL_UART_Transmit(&hlpuart1, newline, 2, HAL_MAX_DELAY);
 8001856:	f107 010c 	add.w	r1, r7, #12
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	2202      	movs	r2, #2
 8001860:	4817      	ldr	r0, [pc, #92]	@ (80018c0 <HAL_UART_RxCpltCallback+0xfc>)
 8001862:	f002 fdb1 	bl	80043c8 <HAL_UART_Transmit>

            // Reseta o ndice do buffer
            msg_index = 0;
 8001866:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]
            memset(msg, 0, sizeof(msg));
 800186c:	2240      	movs	r2, #64	@ 0x40
 800186e:	2100      	movs	r1, #0
 8001870:	480e      	ldr	r0, [pc, #56]	@ (80018ac <HAL_UART_RxCpltCallback+0xe8>)
 8001872:	f006 faf5 	bl	8007e60 <memset>
        }

        // Reinicia a recepo do prximo byte
        HAL_UART_Receive_IT(&huart1, &rxUSART, 1);
 8001876:	2201      	movs	r2, #1
 8001878:	490b      	ldr	r1, [pc, #44]	@ (80018a8 <HAL_UART_RxCpltCallback+0xe4>)
 800187a:	4812      	ldr	r0, [pc, #72]	@ (80018c4 <HAL_UART_RxCpltCallback+0x100>)
 800187c:	f002 fefa 	bl	8004674 <HAL_UART_Receive_IT>
        //HAL_UART_Transmit(&huart1, &rxLPUART, 1, HAL_MAX_DELAY);

        // Reinicia a recepo
        HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
    }
}
 8001880:	e009      	b.n	8001896 <HAL_UART_RxCpltCallback+0xd2>
    else if (huart->Instance == LPUART1)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a10      	ldr	r2, [pc, #64]	@ (80018c8 <HAL_UART_RxCpltCallback+0x104>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d104      	bne.n	8001896 <HAL_UART_RxCpltCallback+0xd2>
        HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 800188c:	2201      	movs	r2, #1
 800188e:	490f      	ldr	r1, [pc, #60]	@ (80018cc <HAL_UART_RxCpltCallback+0x108>)
 8001890:	480b      	ldr	r0, [pc, #44]	@ (80018c0 <HAL_UART_RxCpltCallback+0xfc>)
 8001892:	f002 feef 	bl	8004674 <HAL_UART_Receive_IT>
}
 8001896:	bf00      	nop
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40013800 	.word	0x40013800
 80018a4:	2000024c 	.word	0x2000024c
 80018a8:	20000209 	.word	0x20000209
 80018ac:	2000020c 	.word	0x2000020c
 80018b0:	20000650 	.word	0x20000650
 80018b4:	20000652 	.word	0x20000652
 80018b8:	20000250 	.word	0x20000250
 80018bc:	20000654 	.word	0x20000654
 80018c0:	20000860 	.word	0x20000860
 80018c4:	200008f4 	.word	0x200008f4
 80018c8:	40008000 	.word	0x40008000
 80018cc:	20000208 	.word	0x20000208

080018d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <Error_Handler+0x8>

080018dc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <MX_SPI2_Init+0x74>)
 80018e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001954 <MX_SPI2_Init+0x78>)
 80018e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001950 <MX_SPI2_Init+0x74>)
 80018e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018ee:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <MX_SPI2_Init+0x74>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018f4:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <MX_SPI2_Init+0x74>)
 80018f6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018fc:	4b14      	ldr	r3, [pc, #80]	@ (8001950 <MX_SPI2_Init+0x74>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001902:	4b13      	ldr	r3, [pc, #76]	@ (8001950 <MX_SPI2_Init+0x74>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <MX_SPI2_Init+0x74>)
 800190a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800190e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001910:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <MX_SPI2_Init+0x74>)
 8001912:	2238      	movs	r2, #56	@ 0x38
 8001914:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001916:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <MX_SPI2_Init+0x74>)
 8001918:	2200      	movs	r2, #0
 800191a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <MX_SPI2_Init+0x74>)
 800191e:	2200      	movs	r2, #0
 8001920:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001922:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <MX_SPI2_Init+0x74>)
 8001924:	2200      	movs	r2, #0
 8001926:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001928:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <MX_SPI2_Init+0x74>)
 800192a:	2207      	movs	r2, #7
 800192c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <MX_SPI2_Init+0x74>)
 8001930:	2200      	movs	r2, #0
 8001932:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <MX_SPI2_Init+0x74>)
 8001936:	2208      	movs	r2, #8
 8001938:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800193a:	4805      	ldr	r0, [pc, #20]	@ (8001950 <MX_SPI2_Init+0x74>)
 800193c:	f001 ff50 	bl	80037e0 <HAL_SPI_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001946:	f7ff ffc3 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200007f8 	.word	0x200007f8
 8001954:	40003800 	.word	0x40003800

08001958 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a17      	ldr	r2, [pc, #92]	@ (80019d4 <HAL_SPI_MspInit+0x7c>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d128      	bne.n	80019cc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800197a:	4b17      	ldr	r3, [pc, #92]	@ (80019d8 <HAL_SPI_MspInit+0x80>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	4a16      	ldr	r2, [pc, #88]	@ (80019d8 <HAL_SPI_MspInit+0x80>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001984:	6593      	str	r3, [r2, #88]	@ 0x58
 8001986:	4b14      	ldr	r3, [pc, #80]	@ (80019d8 <HAL_SPI_MspInit+0x80>)
 8001988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <HAL_SPI_MspInit+0x80>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001996:	4a10      	ldr	r2, [pc, #64]	@ (80019d8 <HAL_SPI_MspInit+0x80>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <HAL_SPI_MspInit+0x80>)
 80019a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80019aa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80019ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b8:	2300      	movs	r3, #0
 80019ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019bc:	2305      	movs	r3, #5
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	4619      	mov	r1, r3
 80019c6:	4805      	ldr	r0, [pc, #20]	@ (80019dc <HAL_SPI_MspInit+0x84>)
 80019c8:	f000 fd1c 	bl	8002404 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80019cc:	bf00      	nop
 80019ce:	3728      	adds	r7, #40	@ 0x28
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40003800 	.word	0x40003800
 80019d8:	40021000 	.word	0x40021000
 80019dc:	48000400 	.word	0x48000400

080019e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <HAL_MspInit+0x44>)
 80019e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001a24 <HAL_MspInit+0x44>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80019f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <HAL_MspInit+0x44>)
 80019f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <HAL_MspInit+0x44>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a02:	4a08      	ldr	r2, [pc, #32]	@ (8001a24 <HAL_MspInit+0x44>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <HAL_MspInit+0x44>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a16:	f000 ff57 	bl	80028c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000

08001a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <NMI_Handler+0x4>

08001a30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <HardFault_Handler+0x4>

08001a38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <MemManage_Handler+0x4>

08001a40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <BusFault_Handler+0x4>

08001a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <UsageFault_Handler+0x4>

08001a50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a7e:	f000 fab1 	bl	8001fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <USART1_IRQHandler+0x10>)
 8001a8e:	f002 fe3d 	bl	800470c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	200008f4 	.word	0x200008f4

08001a9c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001aa0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001aa4:	f000 fe48 	bl	8002738 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001ab0:	4802      	ldr	r0, [pc, #8]	@ (8001abc <LPUART1_IRQHandler+0x10>)
 8001ab2:	f002 fe2b 	bl	800470c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20000860 	.word	0x20000860

08001ac0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return 1;
 8001ac4:	2301      	movs	r3, #1
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_kill>:

int _kill(int pid, int sig)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ada:	f006 fa25 	bl	8007f28 <__errno>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2216      	movs	r2, #22
 8001ae2:	601a      	str	r2, [r3, #0]
  return -1;
 8001ae4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <_exit>:

void _exit (int status)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ffe7 	bl	8001ad0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b02:	bf00      	nop
 8001b04:	e7fd      	b.n	8001b02 <_exit+0x12>

08001b06 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b086      	sub	sp, #24
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	e00a      	b.n	8001b2e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b18:	f3af 8000 	nop.w
 8001b1c:	4601      	mov	r1, r0
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	60ba      	str	r2, [r7, #8]
 8001b24:	b2ca      	uxtb	r2, r1
 8001b26:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	dbf0      	blt.n	8001b18 <_read+0x12>
  }

  return len;
 8001b36:	687b      	ldr	r3, [r7, #4]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	e009      	b.n	8001b66 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	60ba      	str	r2, [r7, #8]
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	3301      	adds	r3, #1
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	dbf1      	blt.n	8001b52 <_write+0x12>
  }
  return len;
 8001b6e:	687b      	ldr	r3, [r7, #4]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <_close>:

int _close(int file)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ba0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <_isatty>:

int _isatty(int file)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bb8:	2301      	movs	r3, #1
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b085      	sub	sp, #20
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be8:	4a14      	ldr	r2, [pc, #80]	@ (8001c3c <_sbrk+0x5c>)
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <_sbrk+0x60>)
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf4:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <_sbrk+0x64>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d102      	bne.n	8001c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <_sbrk+0x64>)
 8001bfe:	4a12      	ldr	r2, [pc, #72]	@ (8001c48 <_sbrk+0x68>)
 8001c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c02:	4b10      	ldr	r3, [pc, #64]	@ (8001c44 <_sbrk+0x64>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d207      	bcs.n	8001c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c10:	f006 f98a 	bl	8007f28 <__errno>
 8001c14:	4603      	mov	r3, r0
 8001c16:	220c      	movs	r2, #12
 8001c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1e:	e009      	b.n	8001c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c20:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <_sbrk+0x64>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c26:	4b07      	ldr	r3, [pc, #28]	@ (8001c44 <_sbrk+0x64>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a05      	ldr	r2, [pc, #20]	@ (8001c44 <_sbrk+0x64>)
 8001c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c32:	68fb      	ldr	r3, [r7, #12]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20020000 	.word	0x20020000
 8001c40:	00000400 	.word	0x00000400
 8001c44:	2000085c 	.word	0x2000085c
 8001c48:	20000af8 	.word	0x20000af8

08001c4c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c50:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <SystemInit+0x20>)
 8001c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c56:	4a05      	ldr	r2, [pc, #20]	@ (8001c6c <SystemInit+0x20>)
 8001c58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001c74:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c76:	4a22      	ldr	r2, [pc, #136]	@ (8001d00 <MX_LPUART1_UART_Init+0x90>)
 8001c78:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c80:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c82:	4b1e      	ldr	r3, [pc, #120]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001c88:	4b1c      	ldr	r3, [pc, #112]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001c94:	4b19      	ldr	r3, [pc, #100]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c96:	220c      	movs	r2, #12
 8001c98:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca0:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cac:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001cb2:	4812      	ldr	r0, [pc, #72]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001cb4:	f002 fb38 	bl	8004328 <HAL_UART_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001cbe:	f7ff fe07 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	480d      	ldr	r0, [pc, #52]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001cc6:	f004 fc76 	bl	80065b6 <HAL_UARTEx_SetTxFifoThreshold>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001cd0:	f7ff fdfe 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4809      	ldr	r0, [pc, #36]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001cd8:	f004 fcab 	bl	8006632 <HAL_UARTEx_SetRxFifoThreshold>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001ce2:	f7ff fdf5 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001ce6:	4805      	ldr	r0, [pc, #20]	@ (8001cfc <MX_LPUART1_UART_Init+0x8c>)
 8001ce8:	f004 fc2c 	bl	8006544 <HAL_UARTEx_DisableFifoMode>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001cf2:	f7ff fded 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000860 	.word	0x20000860
 8001d00:	40008000 	.word	0x40008000

08001d04 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d08:	4b22      	ldr	r3, [pc, #136]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d0a:	4a23      	ldr	r2, [pc, #140]	@ (8001d98 <MX_USART1_UART_Init+0x94>)
 8001d0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38600;
 8001d0e:	4b21      	ldr	r3, [pc, #132]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d10:	f249 62c8 	movw	r2, #38600	@ 0x96c8
 8001d14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d16:	4b1f      	ldr	r3, [pc, #124]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d22:	4b1c      	ldr	r3, [pc, #112]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d28:	4b1a      	ldr	r3, [pc, #104]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2e:	4b19      	ldr	r3, [pc, #100]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	4b17      	ldr	r3, [pc, #92]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d3a:	4b16      	ldr	r3, [pc, #88]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d40:	4b14      	ldr	r3, [pc, #80]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d46:	4b13      	ldr	r3, [pc, #76]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d4c:	4811      	ldr	r0, [pc, #68]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d4e:	f002 faeb 	bl	8004328 <HAL_UART_Init>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001d58:	f7ff fdba 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	480d      	ldr	r0, [pc, #52]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d60:	f004 fc29 	bl	80065b6 <HAL_UARTEx_SetTxFifoThreshold>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001d6a:	f7ff fdb1 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d6e:	2100      	movs	r1, #0
 8001d70:	4808      	ldr	r0, [pc, #32]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d72:	f004 fc5e 	bl	8006632 <HAL_UARTEx_SetRxFifoThreshold>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001d7c:	f7ff fda8 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001d80:	4804      	ldr	r0, [pc, #16]	@ (8001d94 <MX_USART1_UART_Init+0x90>)
 8001d82:	f004 fbdf 	bl	8006544 <HAL_UARTEx_DisableFifoMode>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001d8c:	f7ff fda0 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200008f4 	.word	0x200008f4
 8001d98:	40013800 	.word	0x40013800

08001d9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b0a0      	sub	sp, #128	@ 0x80
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001db4:	f107 0318 	add.w	r3, r7, #24
 8001db8:	2254      	movs	r2, #84	@ 0x54
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f006 f84f 	bl	8007e60 <memset>
  if(uartHandle->Instance==LPUART1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a45      	ldr	r2, [pc, #276]	@ (8001edc <HAL_UART_MspInit+0x140>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d13f      	bne.n	8001e4c <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001dcc:	2320      	movs	r3, #32
 8001dce:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd4:	f107 0318 	add.w	r3, r7, #24
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f001 fab3 	bl	8003344 <HAL_RCCEx_PeriphCLKConfig>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001de4:	f7ff fd74 	bl	80018d0 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001de8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dec:	4a3c      	ldr	r2, [pc, #240]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001df4:	4b3a      	ldr	r3, [pc, #232]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	617b      	str	r3, [r7, #20]
 8001dfe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e00:	4b37      	ldr	r3, [pc, #220]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e04:	4a36      	ldr	r2, [pc, #216]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e0c:	4b34      	ldr	r3, [pc, #208]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	613b      	str	r3, [r7, #16]
 8001e16:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001e18:	230c      	movs	r3, #12
 8001e1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001e28:	230c      	movs	r3, #12
 8001e2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001e30:	4619      	mov	r1, r3
 8001e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e36:	f000 fae5 	bl	8002404 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	205b      	movs	r0, #91	@ 0x5b
 8001e40:	f000 f9eb 	bl	800221a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001e44:	205b      	movs	r0, #91	@ 0x5b
 8001e46:	f000 fa02 	bl	800224e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e4a:	e042      	b.n	8001ed2 <HAL_UART_MspInit+0x136>
  else if(uartHandle->Instance==USART1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a24      	ldr	r2, [pc, #144]	@ (8001ee4 <HAL_UART_MspInit+0x148>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d13d      	bne.n	8001ed2 <HAL_UART_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e56:	2301      	movs	r3, #1
 8001e58:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e5e:	f107 0318 	add.w	r3, r7, #24
 8001e62:	4618      	mov	r0, r3
 8001e64:	f001 fa6e 	bl	8003344 <HAL_RCCEx_PeriphCLKConfig>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001e6e:	f7ff fd2f 	bl	80018d0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e72:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e76:	4a1a      	ldr	r2, [pc, #104]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8e:	4a14      	ldr	r2, [pc, #80]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e90:	f043 0304 	orr.w	r3, r3, #4
 8001e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e96:	4b12      	ldr	r3, [pc, #72]	@ (8001ee0 <HAL_UART_MspInit+0x144>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ea2:	2330      	movs	r3, #48	@ 0x30
 8001ea4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eb6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001eba:	4619      	mov	r1, r3
 8001ebc:	480a      	ldr	r0, [pc, #40]	@ (8001ee8 <HAL_UART_MspInit+0x14c>)
 8001ebe:	f000 faa1 	bl	8002404 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2025      	movs	r0, #37	@ 0x25
 8001ec8:	f000 f9a7 	bl	800221a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ecc:	2025      	movs	r0, #37	@ 0x25
 8001ece:	f000 f9be 	bl	800224e <HAL_NVIC_EnableIRQ>
}
 8001ed2:	bf00      	nop
 8001ed4:	3780      	adds	r7, #128	@ 0x80
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40008000 	.word	0x40008000
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40013800 	.word	0x40013800
 8001ee8:	48000800 	.word	0x48000800

08001eec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001eec:	480d      	ldr	r0, [pc, #52]	@ (8001f24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001eee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ef0:	f7ff feac 	bl	8001c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ef4:	480c      	ldr	r0, [pc, #48]	@ (8001f28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ef6:	490d      	ldr	r1, [pc, #52]	@ (8001f2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f30 <LoopForever+0xe>)
  movs r3, #0
 8001efa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001efc:	e002      	b.n	8001f04 <LoopCopyDataInit>

08001efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f02:	3304      	adds	r3, #4

08001f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f08:	d3f9      	bcc.n	8001efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f38 <LoopForever+0x16>)
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f10:	e001      	b.n	8001f16 <LoopFillZerobss>

08001f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f14:	3204      	adds	r2, #4

08001f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f18:	d3fb      	bcc.n	8001f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f1a:	f006 f80b 	bl	8007f34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f1e:	f7ff fba3 	bl	8001668 <main>

08001f22 <LoopForever>:

LoopForever:
    b LoopForever
 8001f22:	e7fe      	b.n	8001f22 <LoopForever>
  ldr   r0, =_estack
 8001f24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f2c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001f30:	0800ae34 	.word	0x0800ae34
  ldr r2, =_sbss
 8001f34:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001f38:	20000af4 	.word	0x20000af4

08001f3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC1_2_IRQHandler>

08001f3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f44:	2300      	movs	r3, #0
 8001f46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f48:	2003      	movs	r0, #3
 8001f4a:	f000 f95b 	bl	8002204 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f4e:	2007      	movs	r0, #7
 8001f50:	f000 f80e 	bl	8001f70 <HAL_InitTick>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	71fb      	strb	r3, [r7, #7]
 8001f5e:	e001      	b.n	8001f64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f60:	f7ff fd3e 	bl	80019e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f64:	79fb      	ldrb	r3, [r7, #7]

}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001f7c:	4b16      	ldr	r3, [pc, #88]	@ (8001fd8 <HAL_InitTick+0x68>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d022      	beq.n	8001fca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001f84:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <HAL_InitTick+0x6c>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <HAL_InitTick+0x68>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f90:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f000 f966 	bl	800226a <HAL_SYSTICK_Config>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10f      	bne.n	8001fc4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	d809      	bhi.n	8001fbe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001faa:	2200      	movs	r2, #0
 8001fac:	6879      	ldr	r1, [r7, #4]
 8001fae:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb2:	f000 f932 	bl	800221a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe0 <HAL_InitTick+0x70>)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6013      	str	r3, [r2, #0]
 8001fbc:	e007      	b.n	8001fce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	73fb      	strb	r3, [r7, #15]
 8001fc2:	e004      	b.n	8001fce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	73fb      	strb	r3, [r7, #15]
 8001fc8:	e001      	b.n	8001fce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000008 	.word	0x20000008
 8001fdc:	20000000 	.word	0x20000000
 8001fe0:	20000004 	.word	0x20000004

08001fe4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe8:	4b05      	ldr	r3, [pc, #20]	@ (8002000 <HAL_IncTick+0x1c>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <HAL_IncTick+0x20>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	4a03      	ldr	r2, [pc, #12]	@ (8002000 <HAL_IncTick+0x1c>)
 8001ff4:	6013      	str	r3, [r2, #0]
}
 8001ff6:	bf00      	nop
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	20000988 	.word	0x20000988
 8002004:	20000008 	.word	0x20000008

08002008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return uwTick;
 800200c:	4b03      	ldr	r3, [pc, #12]	@ (800201c <HAL_GetTick+0x14>)
 800200e:	681b      	ldr	r3, [r3, #0]
}
 8002010:	4618      	mov	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000988 	.word	0x20000988

08002020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002028:	f7ff ffee 	bl	8002008 <HAL_GetTick>
 800202c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002038:	d004      	beq.n	8002044 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800203a:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <HAL_Delay+0x40>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4413      	add	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002044:	bf00      	nop
 8002046:	f7ff ffdf 	bl	8002008 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	429a      	cmp	r2, r3
 8002054:	d8f7      	bhi.n	8002046 <HAL_Delay+0x26>
  {
  }
}
 8002056:	bf00      	nop
 8002058:	bf00      	nop
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000008 	.word	0x20000008

08002064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002074:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002080:	4013      	ands	r3, r2
 8002082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800208c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002096:	4a04      	ldr	r2, [pc, #16]	@ (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	60d3      	str	r3, [r2, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b0:	4b04      	ldr	r3, [pc, #16]	@ (80020c4 <__NVIC_GetPriorityGrouping+0x18>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	f003 0307 	and.w	r3, r3, #7
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	db0b      	blt.n	80020f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	f003 021f 	and.w	r2, r3, #31
 80020e0:	4907      	ldr	r1, [pc, #28]	@ (8002100 <__NVIC_EnableIRQ+0x38>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2001      	movs	r0, #1
 80020ea:	fa00 f202 	lsl.w	r2, r0, r2
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000e100 	.word	0xe000e100

08002104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	6039      	str	r1, [r7, #0]
 800210e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	2b00      	cmp	r3, #0
 8002116:	db0a      	blt.n	800212e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	490c      	ldr	r1, [pc, #48]	@ (8002150 <__NVIC_SetPriority+0x4c>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	0112      	lsls	r2, r2, #4
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	440b      	add	r3, r1
 8002128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800212c:	e00a      	b.n	8002144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	b2da      	uxtb	r2, r3
 8002132:	4908      	ldr	r1, [pc, #32]	@ (8002154 <__NVIC_SetPriority+0x50>)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	3b04      	subs	r3, #4
 800213c:	0112      	lsls	r2, r2, #4
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	440b      	add	r3, r1
 8002142:	761a      	strb	r2, [r3, #24]
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000e100 	.word	0xe000e100
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002158:	b480      	push	{r7}
 800215a:	b089      	sub	sp, #36	@ 0x24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f1c3 0307 	rsb	r3, r3, #7
 8002172:	2b04      	cmp	r3, #4
 8002174:	bf28      	it	cs
 8002176:	2304      	movcs	r3, #4
 8002178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3304      	adds	r3, #4
 800217e:	2b06      	cmp	r3, #6
 8002180:	d902      	bls.n	8002188 <NVIC_EncodePriority+0x30>
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3b03      	subs	r3, #3
 8002186:	e000      	b.n	800218a <NVIC_EncodePriority+0x32>
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	f04f 32ff 	mov.w	r2, #4294967295
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43da      	mvns	r2, r3
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	401a      	ands	r2, r3
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a0:	f04f 31ff 	mov.w	r1, #4294967295
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	43d9      	mvns	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	4313      	orrs	r3, r2
         );
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3724      	adds	r7, #36	@ 0x24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021d0:	d301      	bcc.n	80021d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021d2:	2301      	movs	r3, #1
 80021d4:	e00f      	b.n	80021f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <SysTick_Config+0x40>)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3b01      	subs	r3, #1
 80021dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021de:	210f      	movs	r1, #15
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f7ff ff8e 	bl	8002104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e8:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <SysTick_Config+0x40>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ee:	4b04      	ldr	r3, [pc, #16]	@ (8002200 <SysTick_Config+0x40>)
 80021f0:	2207      	movs	r2, #7
 80021f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	e000e010 	.word	0xe000e010

08002204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ff29 	bl	8002064 <__NVIC_SetPriorityGrouping>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af00      	add	r7, sp, #0
 8002220:	4603      	mov	r3, r0
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002228:	f7ff ff40 	bl	80020ac <__NVIC_GetPriorityGrouping>
 800222c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	68b9      	ldr	r1, [r7, #8]
 8002232:	6978      	ldr	r0, [r7, #20]
 8002234:	f7ff ff90 	bl	8002158 <NVIC_EncodePriority>
 8002238:	4602      	mov	r2, r0
 800223a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223e:	4611      	mov	r1, r2
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ff5f 	bl	8002104 <__NVIC_SetPriority>
}
 8002246:	bf00      	nop
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b082      	sub	sp, #8
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff ff33 	bl	80020c8 <__NVIC_EnableIRQ>
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff ffa4 	bl	80021c0 <SysTick_Config>
 8002278:	4603      	mov	r3, r0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d005      	beq.n	80022a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2204      	movs	r2, #4
 800229e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	73fb      	strb	r3, [r7, #15]
 80022a4:	e037      	b.n	8002316 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 020e 	bic.w	r2, r2, #14
 80022b4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022c4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0201 	bic.w	r2, r2, #1
 80022d4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022da:	f003 021f 	and.w	r2, r3, #31
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	2101      	movs	r1, #1
 80022e4:	fa01 f202 	lsl.w	r2, r1, r2
 80022e8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022f2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00c      	beq.n	8002316 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002306:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800230a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002314:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002326:	7bfb      	ldrb	r3, [r7, #15]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d00d      	beq.n	8002368 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2204      	movs	r2, #4
 8002350:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	73fb      	strb	r3, [r7, #15]
 8002366:	e047      	b.n	80023f8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 020e 	bic.w	r2, r2, #14
 8002376:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0201 	bic.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002392:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002396:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239c:	f003 021f 	and.w	r2, r3, #31
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a4:	2101      	movs	r1, #1
 80023a6:	fa01 f202 	lsl.w	r2, r1, r2
 80023aa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80023b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00c      	beq.n	80023d8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80023d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	4798      	blx	r3
    }
  }
  return status;
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002404:	b480      	push	{r7}
 8002406:	b087      	sub	sp, #28
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002412:	e15a      	b.n	80026ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	2101      	movs	r1, #1
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	fa01 f303 	lsl.w	r3, r1, r3
 8002420:	4013      	ands	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 814c 	beq.w	80026c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	2b01      	cmp	r3, #1
 8002436:	d005      	beq.n	8002444 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002440:	2b02      	cmp	r3, #2
 8002442:	d130      	bne.n	80024a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	2203      	movs	r2, #3
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800247a:	2201      	movs	r2, #1
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	4013      	ands	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	091b      	lsrs	r3, r3, #4
 8002490:	f003 0201 	and.w	r2, r3, #1
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	4313      	orrs	r3, r2
 800249e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d017      	beq.n	80024e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	2203      	movs	r2, #3
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	4313      	orrs	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d123      	bne.n	8002536 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	08da      	lsrs	r2, r3, #3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	3208      	adds	r2, #8
 80024f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	220f      	movs	r2, #15
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	43db      	mvns	r3, r3
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4013      	ands	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	691a      	ldr	r2, [r3, #16]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	08da      	lsrs	r2, r3, #3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3208      	adds	r2, #8
 8002530:	6939      	ldr	r1, [r7, #16]
 8002532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	2203      	movs	r2, #3
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43db      	mvns	r3, r3
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	4013      	ands	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0203 	and.w	r2, r3, #3
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 80a6 	beq.w	80026c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002578:	4b5b      	ldr	r3, [pc, #364]	@ (80026e8 <HAL_GPIO_Init+0x2e4>)
 800257a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800257c:	4a5a      	ldr	r2, [pc, #360]	@ (80026e8 <HAL_GPIO_Init+0x2e4>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6613      	str	r3, [r2, #96]	@ 0x60
 8002584:	4b58      	ldr	r3, [pc, #352]	@ (80026e8 <HAL_GPIO_Init+0x2e4>)
 8002586:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002590:	4a56      	ldr	r2, [pc, #344]	@ (80026ec <HAL_GPIO_Init+0x2e8>)
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	089b      	lsrs	r3, r3, #2
 8002596:	3302      	adds	r3, #2
 8002598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	220f      	movs	r2, #15
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025ba:	d01f      	beq.n	80025fc <HAL_GPIO_Init+0x1f8>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a4c      	ldr	r2, [pc, #304]	@ (80026f0 <HAL_GPIO_Init+0x2ec>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d019      	beq.n	80025f8 <HAL_GPIO_Init+0x1f4>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a4b      	ldr	r2, [pc, #300]	@ (80026f4 <HAL_GPIO_Init+0x2f0>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d013      	beq.n	80025f4 <HAL_GPIO_Init+0x1f0>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a4a      	ldr	r2, [pc, #296]	@ (80026f8 <HAL_GPIO_Init+0x2f4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d00d      	beq.n	80025f0 <HAL_GPIO_Init+0x1ec>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a49      	ldr	r2, [pc, #292]	@ (80026fc <HAL_GPIO_Init+0x2f8>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d007      	beq.n	80025ec <HAL_GPIO_Init+0x1e8>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a48      	ldr	r2, [pc, #288]	@ (8002700 <HAL_GPIO_Init+0x2fc>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d101      	bne.n	80025e8 <HAL_GPIO_Init+0x1e4>
 80025e4:	2305      	movs	r3, #5
 80025e6:	e00a      	b.n	80025fe <HAL_GPIO_Init+0x1fa>
 80025e8:	2306      	movs	r3, #6
 80025ea:	e008      	b.n	80025fe <HAL_GPIO_Init+0x1fa>
 80025ec:	2304      	movs	r3, #4
 80025ee:	e006      	b.n	80025fe <HAL_GPIO_Init+0x1fa>
 80025f0:	2303      	movs	r3, #3
 80025f2:	e004      	b.n	80025fe <HAL_GPIO_Init+0x1fa>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e002      	b.n	80025fe <HAL_GPIO_Init+0x1fa>
 80025f8:	2301      	movs	r3, #1
 80025fa:	e000      	b.n	80025fe <HAL_GPIO_Init+0x1fa>
 80025fc:	2300      	movs	r3, #0
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	f002 0203 	and.w	r2, r2, #3
 8002604:	0092      	lsls	r2, r2, #2
 8002606:	4093      	lsls	r3, r2
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4313      	orrs	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800260e:	4937      	ldr	r1, [pc, #220]	@ (80026ec <HAL_GPIO_Init+0x2e8>)
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	089b      	lsrs	r3, r3, #2
 8002614:	3302      	adds	r3, #2
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800261c:	4b39      	ldr	r3, [pc, #228]	@ (8002704 <HAL_GPIO_Init+0x300>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	43db      	mvns	r3, r3
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	4013      	ands	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d003      	beq.n	8002640 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002640:	4a30      	ldr	r2, [pc, #192]	@ (8002704 <HAL_GPIO_Init+0x300>)
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002646:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <HAL_GPIO_Init+0x300>)
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	43db      	mvns	r3, r3
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	4013      	ands	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4313      	orrs	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800266a:	4a26      	ldr	r2, [pc, #152]	@ (8002704 <HAL_GPIO_Init+0x300>)
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002670:	4b24      	ldr	r3, [pc, #144]	@ (8002704 <HAL_GPIO_Init+0x300>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	43db      	mvns	r3, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002694:	4a1b      	ldr	r2, [pc, #108]	@ (8002704 <HAL_GPIO_Init+0x300>)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800269a:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <HAL_GPIO_Init+0x300>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026be:	4a11      	ldr	r2, [pc, #68]	@ (8002704 <HAL_GPIO_Init+0x300>)
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	3301      	adds	r3, #1
 80026c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	f47f ae9d 	bne.w	8002414 <HAL_GPIO_Init+0x10>
  }
}
 80026da:	bf00      	nop
 80026dc:	bf00      	nop
 80026de:	371c      	adds	r7, #28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	40021000 	.word	0x40021000
 80026ec:	40010000 	.word	0x40010000
 80026f0:	48000400 	.word	0x48000400
 80026f4:	48000800 	.word	0x48000800
 80026f8:	48000c00 	.word	0x48000c00
 80026fc:	48001000 	.word	0x48001000
 8002700:	48001400 	.word	0x48001400
 8002704:	40010400 	.word	0x40010400

08002708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	807b      	strh	r3, [r7, #2]
 8002714:	4613      	mov	r3, r2
 8002716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002718:	787b      	ldrb	r3, [r7, #1]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800271e:	887a      	ldrh	r2, [r7, #2]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002724:	e002      	b.n	800272c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002742:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002744:	695a      	ldr	r2, [r3, #20]
 8002746:	88fb      	ldrh	r3, [r7, #6]
 8002748:	4013      	ands	r3, r2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d006      	beq.n	800275c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800274e:	4a05      	ldr	r2, [pc, #20]	@ (8002764 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002750:	88fb      	ldrh	r3, [r7, #6]
 8002752:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002754:	88fb      	ldrh	r3, [r7, #6]
 8002756:	4618      	mov	r0, r3
 8002758:	f000 f806 	bl	8002768 <HAL_GPIO_EXTI_Callback>
  }
}
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40010400 	.word	0x40010400

08002768 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d141      	bne.n	8002812 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800278e:	4b4b      	ldr	r3, [pc, #300]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800279a:	d131      	bne.n	8002800 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800279c:	4b47      	ldr	r3, [pc, #284]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800279e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027a2:	4a46      	ldr	r2, [pc, #280]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027ac:	4b43      	ldr	r3, [pc, #268]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027b4:	4a41      	ldr	r2, [pc, #260]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027bc:	4b40      	ldr	r3, [pc, #256]	@ (80028c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2232      	movs	r2, #50	@ 0x32
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	4a3f      	ldr	r2, [pc, #252]	@ (80028c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	0c9b      	lsrs	r3, r3, #18
 80027ce:	3301      	adds	r3, #1
 80027d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027d2:	e002      	b.n	80027da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027da:	4b38      	ldr	r3, [pc, #224]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027e6:	d102      	bne.n	80027ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f2      	bne.n	80027d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027ee:	4b33      	ldr	r3, [pc, #204]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027fa:	d158      	bne.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e057      	b.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002800:	4b2e      	ldr	r3, [pc, #184]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002806:	4a2d      	ldr	r2, [pc, #180]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800280c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002810:	e04d      	b.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002818:	d141      	bne.n	800289e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800281a:	4b28      	ldr	r3, [pc, #160]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002826:	d131      	bne.n	800288c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002828:	4b24      	ldr	r3, [pc, #144]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800282e:	4a23      	ldr	r2, [pc, #140]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002834:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002838:	4b20      	ldr	r3, [pc, #128]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002840:	4a1e      	ldr	r2, [pc, #120]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002846:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002848:	4b1d      	ldr	r3, [pc, #116]	@ (80028c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2232      	movs	r2, #50	@ 0x32
 800284e:	fb02 f303 	mul.w	r3, r2, r3
 8002852:	4a1c      	ldr	r2, [pc, #112]	@ (80028c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002854:	fba2 2303 	umull	r2, r3, r2, r3
 8002858:	0c9b      	lsrs	r3, r3, #18
 800285a:	3301      	adds	r3, #1
 800285c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800285e:	e002      	b.n	8002866 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	3b01      	subs	r3, #1
 8002864:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002866:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002872:	d102      	bne.n	800287a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f2      	bne.n	8002860 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800287a:	4b10      	ldr	r3, [pc, #64]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002886:	d112      	bne.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e011      	b.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800288c:	4b0b      	ldr	r3, [pc, #44]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002892:	4a0a      	ldr	r2, [pc, #40]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800289c:	e007      	b.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028a6:	4a05      	ldr	r2, [pc, #20]	@ (80028bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	40007000 	.word	0x40007000
 80028c0:	20000000 	.word	0x20000000
 80028c4:	431bde83 	.word	0x431bde83

080028c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4a04      	ldr	r2, [pc, #16]	@ (80028e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80028d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028d6:	6093      	str	r3, [r2, #8]
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40007000 	.word	0x40007000

080028e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e2fe      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d075      	beq.n	80029f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002906:	4b97      	ldr	r3, [pc, #604]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002910:	4b94      	ldr	r3, [pc, #592]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b0c      	cmp	r3, #12
 800291e:	d102      	bne.n	8002926 <HAL_RCC_OscConfig+0x3e>
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2b03      	cmp	r3, #3
 8002924:	d002      	beq.n	800292c <HAL_RCC_OscConfig+0x44>
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	2b08      	cmp	r3, #8
 800292a:	d10b      	bne.n	8002944 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800292c:	4b8d      	ldr	r3, [pc, #564]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d05b      	beq.n	80029f0 <HAL_RCC_OscConfig+0x108>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d157      	bne.n	80029f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e2d9      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800294c:	d106      	bne.n	800295c <HAL_RCC_OscConfig+0x74>
 800294e:	4b85      	ldr	r3, [pc, #532]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a84      	ldr	r2, [pc, #528]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002958:	6013      	str	r3, [r2, #0]
 800295a:	e01d      	b.n	8002998 <HAL_RCC_OscConfig+0xb0>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002964:	d10c      	bne.n	8002980 <HAL_RCC_OscConfig+0x98>
 8002966:	4b7f      	ldr	r3, [pc, #508]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 800296c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	4b7c      	ldr	r3, [pc, #496]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a7b      	ldr	r2, [pc, #492]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800297c:	6013      	str	r3, [r2, #0]
 800297e:	e00b      	b.n	8002998 <HAL_RCC_OscConfig+0xb0>
 8002980:	4b78      	ldr	r3, [pc, #480]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a77      	ldr	r2, [pc, #476]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800298a:	6013      	str	r3, [r2, #0]
 800298c:	4b75      	ldr	r3, [pc, #468]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a74      	ldr	r2, [pc, #464]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002992:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d013      	beq.n	80029c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a0:	f7ff fb32 	bl	8002008 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a8:	f7ff fb2e 	bl	8002008 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b64      	cmp	r3, #100	@ 0x64
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e29e      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCC_OscConfig+0xc0>
 80029c6:	e014      	b.n	80029f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c8:	f7ff fb1e 	bl	8002008 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7ff fb1a 	bl	8002008 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	@ 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e28a      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029e2:	4b60      	ldr	r3, [pc, #384]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1f0      	bne.n	80029d0 <HAL_RCC_OscConfig+0xe8>
 80029ee:	e000      	b.n	80029f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d075      	beq.n	8002aea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029fe:	4b59      	ldr	r3, [pc, #356]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a08:	4b56      	ldr	r3, [pc, #344]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	2b0c      	cmp	r3, #12
 8002a16:	d102      	bne.n	8002a1e <HAL_RCC_OscConfig+0x136>
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d002      	beq.n	8002a24 <HAL_RCC_OscConfig+0x13c>
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d11f      	bne.n	8002a64 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a24:	4b4f      	ldr	r3, [pc, #316]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d005      	beq.n	8002a3c <HAL_RCC_OscConfig+0x154>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e25d      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3c:	4b49      	ldr	r3, [pc, #292]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	061b      	lsls	r3, r3, #24
 8002a4a:	4946      	ldr	r1, [pc, #280]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a50:	4b45      	ldr	r3, [pc, #276]	@ (8002b68 <HAL_RCC_OscConfig+0x280>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fa8b 	bl	8001f70 <HAL_InitTick>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d043      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e249      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d023      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a6c:	4b3d      	ldr	r3, [pc, #244]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a3c      	ldr	r2, [pc, #240]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a78:	f7ff fac6 	bl	8002008 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a80:	f7ff fac2 	bl	8002008 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e232      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a92:	4b34      	ldr	r3, [pc, #208]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a9e:	4b31      	ldr	r3, [pc, #196]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	061b      	lsls	r3, r3, #24
 8002aac:	492d      	ldr	r1, [pc, #180]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	604b      	str	r3, [r1, #4]
 8002ab2:	e01a      	b.n	8002aea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002aba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac0:	f7ff faa2 	bl	8002008 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac8:	f7ff fa9e 	bl	8002008 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e20e      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ada:	4b22      	ldr	r3, [pc, #136]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x1e0>
 8002ae6:	e000      	b.n	8002aea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ae8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d041      	beq.n	8002b7a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d01c      	beq.n	8002b38 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002afe:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002b00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b04:	4a17      	ldr	r2, [pc, #92]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002b06:	f043 0301 	orr.w	r3, r3, #1
 8002b0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0e:	f7ff fa7b 	bl	8002008 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b16:	f7ff fa77 	bl	8002008 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e1e7      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b28:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0ef      	beq.n	8002b16 <HAL_RCC_OscConfig+0x22e>
 8002b36:	e020      	b.n	8002b7a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b38:	4b0a      	ldr	r3, [pc, #40]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b3e:	4a09      	ldr	r2, [pc, #36]	@ (8002b64 <HAL_RCC_OscConfig+0x27c>)
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b48:	f7ff fa5e 	bl	8002008 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b4e:	e00d      	b.n	8002b6c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b50:	f7ff fa5a 	bl	8002008 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d906      	bls.n	8002b6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e1ca      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000
 8002b68:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b6c:	4b8c      	ldr	r3, [pc, #560]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1ea      	bne.n	8002b50 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0304 	and.w	r3, r3, #4
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 80a6 	beq.w	8002cd4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b8c:	4b84      	ldr	r3, [pc, #528]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_RCC_OscConfig+0x2b4>
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e000      	b.n	8002b9e <HAL_RCC_OscConfig+0x2b6>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00d      	beq.n	8002bbe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba2:	4b7f      	ldr	r3, [pc, #508]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba6:	4a7e      	ldr	r2, [pc, #504]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bae:	4b7c      	ldr	r3, [pc, #496]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bbe:	4b79      	ldr	r3, [pc, #484]	@ (8002da4 <HAL_RCC_OscConfig+0x4bc>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d118      	bne.n	8002bfc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bca:	4b76      	ldr	r3, [pc, #472]	@ (8002da4 <HAL_RCC_OscConfig+0x4bc>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a75      	ldr	r2, [pc, #468]	@ (8002da4 <HAL_RCC_OscConfig+0x4bc>)
 8002bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bd6:	f7ff fa17 	bl	8002008 <HAL_GetTick>
 8002bda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bde:	f7ff fa13 	bl	8002008 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e183      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf0:	4b6c      	ldr	r3, [pc, #432]	@ (8002da4 <HAL_RCC_OscConfig+0x4bc>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0f0      	beq.n	8002bde <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d108      	bne.n	8002c16 <HAL_RCC_OscConfig+0x32e>
 8002c04:	4b66      	ldr	r3, [pc, #408]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0a:	4a65      	ldr	r2, [pc, #404]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c14:	e024      	b.n	8002c60 <HAL_RCC_OscConfig+0x378>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	d110      	bne.n	8002c40 <HAL_RCC_OscConfig+0x358>
 8002c1e:	4b60      	ldr	r3, [pc, #384]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c24:	4a5e      	ldr	r2, [pc, #376]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c26:	f043 0304 	orr.w	r3, r3, #4
 8002c2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c2e:	4b5c      	ldr	r3, [pc, #368]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c34:	4a5a      	ldr	r2, [pc, #360]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c36:	f043 0301 	orr.w	r3, r3, #1
 8002c3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c3e:	e00f      	b.n	8002c60 <HAL_RCC_OscConfig+0x378>
 8002c40:	4b57      	ldr	r3, [pc, #348]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c46:	4a56      	ldr	r2, [pc, #344]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c48:	f023 0301 	bic.w	r3, r3, #1
 8002c4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c50:	4b53      	ldr	r3, [pc, #332]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c56:	4a52      	ldr	r2, [pc, #328]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c58:	f023 0304 	bic.w	r3, r3, #4
 8002c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d016      	beq.n	8002c96 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c68:	f7ff f9ce 	bl	8002008 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c70:	f7ff f9ca 	bl	8002008 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e138      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c86:	4b46      	ldr	r3, [pc, #280]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0ed      	beq.n	8002c70 <HAL_RCC_OscConfig+0x388>
 8002c94:	e015      	b.n	8002cc2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c96:	f7ff f9b7 	bl	8002008 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c9c:	e00a      	b.n	8002cb4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c9e:	f7ff f9b3 	bl	8002008 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e121      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cb4:	4b3a      	ldr	r3, [pc, #232]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1ed      	bne.n	8002c9e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cc2:	7ffb      	ldrb	r3, [r7, #31]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d105      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cc8:	4b35      	ldr	r3, [pc, #212]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ccc:	4a34      	ldr	r2, [pc, #208]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cd2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d03c      	beq.n	8002d5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01c      	beq.n	8002d22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002cea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cee:	4a2c      	ldr	r2, [pc, #176]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf8:	f7ff f986 	bl	8002008 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d00:	f7ff f982 	bl	8002008 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e0f2      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d12:	4b23      	ldr	r3, [pc, #140]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0ef      	beq.n	8002d00 <HAL_RCC_OscConfig+0x418>
 8002d20:	e01b      	b.n	8002d5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d22:	4b1f      	ldr	r3, [pc, #124]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d28:	4a1d      	ldr	r2, [pc, #116]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d2a:	f023 0301 	bic.w	r3, r3, #1
 8002d2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d32:	f7ff f969 	bl	8002008 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d3a:	f7ff f965 	bl	8002008 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e0d5      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d4c:	4b14      	ldr	r3, [pc, #80]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1ef      	bne.n	8002d3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 80c9 	beq.w	8002ef6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d64:	4b0e      	ldr	r3, [pc, #56]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 030c 	and.w	r3, r3, #12
 8002d6c:	2b0c      	cmp	r3, #12
 8002d6e:	f000 8083 	beq.w	8002e78 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d15e      	bne.n	8002e38 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d7a:	4b09      	ldr	r3, [pc, #36]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a08      	ldr	r2, [pc, #32]	@ (8002da0 <HAL_RCC_OscConfig+0x4b8>)
 8002d80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d86:	f7ff f93f 	bl	8002008 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d8c:	e00c      	b.n	8002da8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8e:	f7ff f93b 	bl	8002008 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d905      	bls.n	8002da8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e0ab      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da8:	4b55      	ldr	r3, [pc, #340]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1ec      	bne.n	8002d8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002db4:	4b52      	ldr	r3, [pc, #328]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	4b52      	ldr	r3, [pc, #328]	@ (8002f04 <HAL_RCC_OscConfig+0x61c>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6a11      	ldr	r1, [r2, #32]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dc4:	3a01      	subs	r2, #1
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	4311      	orrs	r1, r2
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002dce:	0212      	lsls	r2, r2, #8
 8002dd0:	4311      	orrs	r1, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002dd6:	0852      	lsrs	r2, r2, #1
 8002dd8:	3a01      	subs	r2, #1
 8002dda:	0552      	lsls	r2, r2, #21
 8002ddc:	4311      	orrs	r1, r2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002de2:	0852      	lsrs	r2, r2, #1
 8002de4:	3a01      	subs	r2, #1
 8002de6:	0652      	lsls	r2, r2, #25
 8002de8:	4311      	orrs	r1, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002dee:	06d2      	lsls	r2, r2, #27
 8002df0:	430a      	orrs	r2, r1
 8002df2:	4943      	ldr	r1, [pc, #268]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df8:	4b41      	ldr	r3, [pc, #260]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a40      	ldr	r2, [pc, #256]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002dfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e02:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e04:	4b3e      	ldr	r3, [pc, #248]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4a3d      	ldr	r2, [pc, #244]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e10:	f7ff f8fa 	bl	8002008 <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e18:	f7ff f8f6 	bl	8002008 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e066      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e2a:	4b35      	ldr	r3, [pc, #212]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0f0      	beq.n	8002e18 <HAL_RCC_OscConfig+0x530>
 8002e36:	e05e      	b.n	8002ef6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e38:	4b31      	ldr	r3, [pc, #196]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a30      	ldr	r2, [pc, #192]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7ff f8e0 	bl	8002008 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7ff f8dc 	bl	8002008 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e04c      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e5e:	4b28      	ldr	r3, [pc, #160]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002e6a:	4b25      	ldr	r3, [pc, #148]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e6c:	68da      	ldr	r2, [r3, #12]
 8002e6e:	4924      	ldr	r1, [pc, #144]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e70:	4b25      	ldr	r3, [pc, #148]	@ (8002f08 <HAL_RCC_OscConfig+0x620>)
 8002e72:	4013      	ands	r3, r2
 8002e74:	60cb      	str	r3, [r1, #12]
 8002e76:	e03e      	b.n	8002ef6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e039      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002e84:	4b1e      	ldr	r3, [pc, #120]	@ (8002f00 <HAL_RCC_OscConfig+0x618>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f003 0203 	and.w	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d12c      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d123      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d11b      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d113      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	085b      	lsrs	r3, r3, #1
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d109      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ee8:	085b      	lsrs	r3, r3, #1
 8002eea:	3b01      	subs	r3, #1
 8002eec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d001      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3720      	adds	r7, #32
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40021000 	.word	0x40021000
 8002f04:	019f800c 	.word	0x019f800c
 8002f08:	feeefffc 	.word	0xfeeefffc

08002f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f16:	2300      	movs	r3, #0
 8002f18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e11e      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f24:	4b91      	ldr	r3, [pc, #580]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 030f 	and.w	r3, r3, #15
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d910      	bls.n	8002f54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f32:	4b8e      	ldr	r3, [pc, #568]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f023 020f 	bic.w	r2, r3, #15
 8002f3a:	498c      	ldr	r1, [pc, #560]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f42:	4b8a      	ldr	r3, [pc, #552]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 030f 	and.w	r3, r3, #15
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d001      	beq.n	8002f54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e106      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0301 	and.w	r3, r3, #1
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d073      	beq.n	8003048 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2b03      	cmp	r3, #3
 8002f66:	d129      	bne.n	8002fbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f68:	4b81      	ldr	r3, [pc, #516]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0f4      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002f78:	f000 f99e 	bl	80032b8 <RCC_GetSysClockFreqFromPLLSource>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	4a7c      	ldr	r2, [pc, #496]	@ (8003174 <HAL_RCC_ClockConfig+0x268>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d93f      	bls.n	8003006 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f86:	4b7a      	ldr	r3, [pc, #488]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d009      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d033      	beq.n	8003006 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d12f      	bne.n	8003006 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002fa6:	4b72      	ldr	r3, [pc, #456]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fae:	4a70      	ldr	r2, [pc, #448]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fb6:	2380      	movs	r3, #128	@ 0x80
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	e024      	b.n	8003006 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d109      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e0c6      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd4:	4b66      	ldr	r3, [pc, #408]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0be      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002fe4:	f000 f8ce 	bl	8003184 <HAL_RCC_GetSysClockFreq>
 8002fe8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	4a61      	ldr	r2, [pc, #388]	@ (8003174 <HAL_RCC_ClockConfig+0x268>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d909      	bls.n	8003006 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ff2:	4b5f      	ldr	r3, [pc, #380]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ffa:	4a5d      	ldr	r2, [pc, #372]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8002ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003000:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003002:	2380      	movs	r3, #128	@ 0x80
 8003004:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003006:	4b5a      	ldr	r3, [pc, #360]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f023 0203 	bic.w	r2, r3, #3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	4957      	ldr	r1, [pc, #348]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003014:	4313      	orrs	r3, r2
 8003016:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003018:	f7fe fff6 	bl	8002008 <HAL_GetTick>
 800301c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301e:	e00a      	b.n	8003036 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003020:	f7fe fff2 	bl	8002008 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e095      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003036:	4b4e      	ldr	r3, [pc, #312]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f003 020c 	and.w	r2, r3, #12
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	429a      	cmp	r2, r3
 8003046:	d1eb      	bne.n	8003020 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d023      	beq.n	800309c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003060:	4b43      	ldr	r3, [pc, #268]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	4a42      	ldr	r2, [pc, #264]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003066:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800306a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0308 	and.w	r3, r3, #8
 8003074:	2b00      	cmp	r3, #0
 8003076:	d007      	beq.n	8003088 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003078:	4b3d      	ldr	r3, [pc, #244]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003080:	4a3b      	ldr	r2, [pc, #236]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003082:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003086:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4b39      	ldr	r3, [pc, #228]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	4936      	ldr	r1, [pc, #216]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
 800309a:	e008      	b.n	80030ae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	2b80      	cmp	r3, #128	@ 0x80
 80030a0:	d105      	bne.n	80030ae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030a2:	4b33      	ldr	r3, [pc, #204]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	4a32      	ldr	r2, [pc, #200]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 80030a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030ac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030ae:	4b2f      	ldr	r3, [pc, #188]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d21d      	bcs.n	80030f8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030bc:	4b2b      	ldr	r3, [pc, #172]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f023 020f 	bic.w	r2, r3, #15
 80030c4:	4929      	ldr	r1, [pc, #164]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030cc:	f7fe ff9c 	bl	8002008 <HAL_GetTick>
 80030d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	e00a      	b.n	80030ea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030d4:	f7fe ff98 	bl	8002008 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e03b      	b.n	8003162 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ea:	4b20      	ldr	r3, [pc, #128]	@ (800316c <HAL_RCC_ClockConfig+0x260>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 030f 	and.w	r3, r3, #15
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d1ed      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	2b00      	cmp	r3, #0
 8003102:	d008      	beq.n	8003116 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003104:	4b1a      	ldr	r3, [pc, #104]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	4917      	ldr	r1, [pc, #92]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003112:	4313      	orrs	r3, r2
 8003114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d009      	beq.n	8003136 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003122:	4b13      	ldr	r3, [pc, #76]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	490f      	ldr	r1, [pc, #60]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003136:	f000 f825 	bl	8003184 <HAL_RCC_GetSysClockFreq>
 800313a:	4602      	mov	r2, r0
 800313c:	4b0c      	ldr	r3, [pc, #48]	@ (8003170 <HAL_RCC_ClockConfig+0x264>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	091b      	lsrs	r3, r3, #4
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	490c      	ldr	r1, [pc, #48]	@ (8003178 <HAL_RCC_ClockConfig+0x26c>)
 8003148:	5ccb      	ldrb	r3, [r1, r3]
 800314a:	f003 031f 	and.w	r3, r3, #31
 800314e:	fa22 f303 	lsr.w	r3, r2, r3
 8003152:	4a0a      	ldr	r2, [pc, #40]	@ (800317c <HAL_RCC_ClockConfig+0x270>)
 8003154:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003156:	4b0a      	ldr	r3, [pc, #40]	@ (8003180 <HAL_RCC_ClockConfig+0x274>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f7fe ff08 	bl	8001f70 <HAL_InitTick>
 8003160:	4603      	mov	r3, r0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40022000 	.word	0x40022000
 8003170:	40021000 	.word	0x40021000
 8003174:	04c4b400 	.word	0x04c4b400
 8003178:	0800aa54 	.word	0x0800aa54
 800317c:	20000000 	.word	0x20000000
 8003180:	20000004 	.word	0x20000004

08003184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003184:	b480      	push	{r7}
 8003186:	b087      	sub	sp, #28
 8003188:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800318a:	4b2c      	ldr	r3, [pc, #176]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 030c 	and.w	r3, r3, #12
 8003192:	2b04      	cmp	r3, #4
 8003194:	d102      	bne.n	800319c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003196:	4b2a      	ldr	r3, [pc, #168]	@ (8003240 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	e047      	b.n	800322c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800319c:	4b27      	ldr	r3, [pc, #156]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 030c 	and.w	r3, r3, #12
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d102      	bne.n	80031ae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031a8:	4b26      	ldr	r3, [pc, #152]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031aa:	613b      	str	r3, [r7, #16]
 80031ac:	e03e      	b.n	800322c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80031ae:	4b23      	ldr	r3, [pc, #140]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	d136      	bne.n	8003228 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031ba:	4b20      	ldr	r3, [pc, #128]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f003 0303 	and.w	r3, r3, #3
 80031c2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031c4:	4b1d      	ldr	r3, [pc, #116]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	091b      	lsrs	r3, r3, #4
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3301      	adds	r3, #1
 80031d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2b03      	cmp	r3, #3
 80031d6:	d10c      	bne.n	80031f2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031d8:	4a1a      	ldr	r2, [pc, #104]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e0:	4a16      	ldr	r2, [pc, #88]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031e2:	68d2      	ldr	r2, [r2, #12]
 80031e4:	0a12      	lsrs	r2, r2, #8
 80031e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80031ea:	fb02 f303 	mul.w	r3, r2, r3
 80031ee:	617b      	str	r3, [r7, #20]
      break;
 80031f0:	e00c      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031f2:	4a13      	ldr	r2, [pc, #76]	@ (8003240 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fa:	4a10      	ldr	r2, [pc, #64]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031fc:	68d2      	ldr	r2, [r2, #12]
 80031fe:	0a12      	lsrs	r2, r2, #8
 8003200:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003204:	fb02 f303 	mul.w	r3, r2, r3
 8003208:	617b      	str	r3, [r7, #20]
      break;
 800320a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800320c:	4b0b      	ldr	r3, [pc, #44]	@ (800323c <HAL_RCC_GetSysClockFreq+0xb8>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	0e5b      	lsrs	r3, r3, #25
 8003212:	f003 0303 	and.w	r3, r3, #3
 8003216:	3301      	adds	r3, #1
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	fbb2 f3f3 	udiv	r3, r2, r3
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	e001      	b.n	800322c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003228:	2300      	movs	r3, #0
 800322a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800322c:	693b      	ldr	r3, [r7, #16]
}
 800322e:	4618      	mov	r0, r3
 8003230:	371c      	adds	r7, #28
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40021000 	.word	0x40021000
 8003240:	00f42400 	.word	0x00f42400
 8003244:	016e3600 	.word	0x016e3600

08003248 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800324c:	4b03      	ldr	r3, [pc, #12]	@ (800325c <HAL_RCC_GetHCLKFreq+0x14>)
 800324e:	681b      	ldr	r3, [r3, #0]
}
 8003250:	4618      	mov	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	20000000 	.word	0x20000000

08003260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003264:	f7ff fff0 	bl	8003248 <HAL_RCC_GetHCLKFreq>
 8003268:	4602      	mov	r2, r0
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <HAL_RCC_GetPCLK1Freq+0x24>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	0a1b      	lsrs	r3, r3, #8
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	4904      	ldr	r1, [pc, #16]	@ (8003288 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003276:	5ccb      	ldrb	r3, [r1, r3]
 8003278:	f003 031f 	and.w	r3, r3, #31
 800327c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003280:	4618      	mov	r0, r3
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40021000 	.word	0x40021000
 8003288:	0800aa64 	.word	0x0800aa64

0800328c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003290:	f7ff ffda 	bl	8003248 <HAL_RCC_GetHCLKFreq>
 8003294:	4602      	mov	r2, r0
 8003296:	4b06      	ldr	r3, [pc, #24]	@ (80032b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	0adb      	lsrs	r3, r3, #11
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	4904      	ldr	r1, [pc, #16]	@ (80032b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032a2:	5ccb      	ldrb	r3, [r1, r3]
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40021000 	.word	0x40021000
 80032b4:	0800aa64 	.word	0x0800aa64

080032b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b087      	sub	sp, #28
 80032bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032be:	4b1e      	ldr	r3, [pc, #120]	@ (8003338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f003 0303 	and.w	r3, r3, #3
 80032c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	3301      	adds	r3, #1
 80032d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d10c      	bne.n	80032f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032dc:	4a17      	ldr	r2, [pc, #92]	@ (800333c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	4a14      	ldr	r2, [pc, #80]	@ (8003338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032e6:	68d2      	ldr	r2, [r2, #12]
 80032e8:	0a12      	lsrs	r2, r2, #8
 80032ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032ee:	fb02 f303 	mul.w	r3, r2, r3
 80032f2:	617b      	str	r3, [r7, #20]
    break;
 80032f4:	e00c      	b.n	8003310 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032f6:	4a12      	ldr	r2, [pc, #72]	@ (8003340 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003300:	68d2      	ldr	r2, [r2, #12]
 8003302:	0a12      	lsrs	r2, r2, #8
 8003304:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003308:	fb02 f303 	mul.w	r3, r2, r3
 800330c:	617b      	str	r3, [r7, #20]
    break;
 800330e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003310:	4b09      	ldr	r3, [pc, #36]	@ (8003338 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	0e5b      	lsrs	r3, r3, #25
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	3301      	adds	r3, #1
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	fbb2 f3f3 	udiv	r3, r2, r3
 8003328:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800332a:	687b      	ldr	r3, [r7, #4]
}
 800332c:	4618      	mov	r0, r3
 800332e:	371c      	adds	r7, #28
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	40021000 	.word	0x40021000
 800333c:	016e3600 	.word	0x016e3600
 8003340:	00f42400 	.word	0x00f42400

08003344 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800334c:	2300      	movs	r3, #0
 800334e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003350:	2300      	movs	r3, #0
 8003352:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 8098 	beq.w	8003492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003362:	2300      	movs	r3, #0
 8003364:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003366:	4b43      	ldr	r3, [pc, #268]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800336a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10d      	bne.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003372:	4b40      	ldr	r3, [pc, #256]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003376:	4a3f      	ldr	r2, [pc, #252]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800337c:	6593      	str	r3, [r2, #88]	@ 0x58
 800337e:	4b3d      	ldr	r3, [pc, #244]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003386:	60bb      	str	r3, [r7, #8]
 8003388:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800338a:	2301      	movs	r3, #1
 800338c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800338e:	4b3a      	ldr	r3, [pc, #232]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a39      	ldr	r2, [pc, #228]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003398:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800339a:	f7fe fe35 	bl	8002008 <HAL_GetTick>
 800339e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033a0:	e009      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a2:	f7fe fe31 	bl	8002008 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d902      	bls.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	74fb      	strb	r3, [r7, #19]
        break;
 80033b4:	e005      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033b6:	4b30      	ldr	r3, [pc, #192]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0ef      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80033c2:	7cfb      	ldrb	r3, [r7, #19]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d159      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d01e      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d019      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033e4:	4b23      	ldr	r3, [pc, #140]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033f0:	4b20      	ldr	r3, [pc, #128]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003400:	4b1c      	ldr	r3, [pc, #112]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003406:	4a1b      	ldr	r2, [pc, #108]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800340c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003410:	4a18      	ldr	r2, [pc, #96]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d016      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003422:	f7fe fdf1 	bl	8002008 <HAL_GetTick>
 8003426:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003428:	e00b      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342a:	f7fe fded 	bl	8002008 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003438:	4293      	cmp	r3, r2
 800343a:	d902      	bls.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	74fb      	strb	r3, [r7, #19]
            break;
 8003440:	e006      	b.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003442:	4b0c      	ldr	r3, [pc, #48]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d0ec      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003450:	7cfb      	ldrb	r3, [r7, #19]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10b      	bne.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003456:	4b07      	ldr	r3, [pc, #28]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003464:	4903      	ldr	r1, [pc, #12]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003466:	4313      	orrs	r3, r2
 8003468:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800346c:	e008      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800346e:	7cfb      	ldrb	r3, [r7, #19]
 8003470:	74bb      	strb	r3, [r7, #18]
 8003472:	e005      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003474:	40021000 	.word	0x40021000
 8003478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003480:	7c7b      	ldrb	r3, [r7, #17]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d105      	bne.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003486:	4ba7      	ldr	r3, [pc, #668]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348a:	4aa6      	ldr	r2, [pc, #664]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800348c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003490:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00a      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800349e:	4ba1      	ldr	r3, [pc, #644]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a4:	f023 0203 	bic.w	r2, r3, #3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	499d      	ldr	r1, [pc, #628]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00a      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034c0:	4b98      	ldr	r3, [pc, #608]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c6:	f023 020c 	bic.w	r2, r3, #12
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	4995      	ldr	r1, [pc, #596]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0304 	and.w	r3, r3, #4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034e2:	4b90      	ldr	r3, [pc, #576]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	498c      	ldr	r1, [pc, #560]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00a      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003504:	4b87      	ldr	r3, [pc, #540]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	4984      	ldr	r1, [pc, #528]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003514:	4313      	orrs	r3, r2
 8003516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00a      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003526:	4b7f      	ldr	r3, [pc, #508]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	497b      	ldr	r1, [pc, #492]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003536:	4313      	orrs	r3, r2
 8003538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0320 	and.w	r3, r3, #32
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00a      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003548:	4b76      	ldr	r3, [pc, #472]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	4973      	ldr	r1, [pc, #460]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800356a:	4b6e      	ldr	r3, [pc, #440]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003570:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	496a      	ldr	r1, [pc, #424]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800358c:	4b65      	ldr	r3, [pc, #404]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003592:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	4962      	ldr	r1, [pc, #392]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359c:	4313      	orrs	r3, r2
 800359e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	4959      	ldr	r1, [pc, #356]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035d0:	4b54      	ldr	r3, [pc, #336]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035d6:	f023 0203 	bic.w	r2, r3, #3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035de:	4951      	ldr	r1, [pc, #324]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00a      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003600:	4948      	ldr	r1, [pc, #288]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003610:	2b00      	cmp	r3, #0
 8003612:	d015      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003614:	4b43      	ldr	r3, [pc, #268]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	4940      	ldr	r1, [pc, #256]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003624:	4313      	orrs	r3, r2
 8003626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003632:	d105      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003634:	4b3b      	ldr	r3, [pc, #236]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	4a3a      	ldr	r2, [pc, #232]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800363e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003648:	2b00      	cmp	r3, #0
 800364a:	d015      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800364c:	4b35      	ldr	r3, [pc, #212]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003652:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800365a:	4932      	ldr	r1, [pc, #200]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003666:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800366a:	d105      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800366c:	4b2d      	ldr	r3, [pc, #180]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a2c      	ldr	r2, [pc, #176]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003672:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003676:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d015      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003684:	4b27      	ldr	r3, [pc, #156]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003692:	4924      	ldr	r1, [pc, #144]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800369e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036a2:	d105      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d015      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036bc:	4b19      	ldr	r3, [pc, #100]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ca:	4916      	ldr	r1, [pc, #88]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036da:	d105      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036dc:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4a10      	ldr	r2, [pc, #64]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d019      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003702:	4908      	ldr	r1, [pc, #32]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003712:	d109      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003714:	4b03      	ldr	r3, [pc, #12]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	4a02      	ldr	r2, [pc, #8]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800371e:	60d3      	str	r3, [r2, #12]
 8003720:	e002      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003722:	bf00      	nop
 8003724:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d015      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003734:	4b29      	ldr	r3, [pc, #164]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003742:	4926      	ldr	r1, [pc, #152]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003744:	4313      	orrs	r3, r2
 8003746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800374e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003752:	d105      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003754:	4b21      	ldr	r3, [pc, #132]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	4a20      	ldr	r2, [pc, #128]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800375a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d015      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800376c:	4b1b      	ldr	r3, [pc, #108]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003772:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800377a:	4918      	ldr	r1, [pc, #96]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800378a:	d105      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800378c:	4b13      	ldr	r3, [pc, #76]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	4a12      	ldr	r2, [pc, #72]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003796:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d015      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037a4:	4b0d      	ldr	r3, [pc, #52]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b2:	490a      	ldr	r1, [pc, #40]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037c2:	d105      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037c4:	4b05      	ldr	r3, [pc, #20]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	4a04      	ldr	r2, [pc, #16]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80037d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3718      	adds	r7, #24
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000

080037e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e09d      	b.n	800392e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d108      	bne.n	800380c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003802:	d009      	beq.n	8003818 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	61da      	str	r2, [r3, #28]
 800380a:	e005      	b.n	8003818 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d106      	bne.n	8003838 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7fe f890 	bl	8001958 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2202      	movs	r2, #2
 800383c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800384e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003858:	d902      	bls.n	8003860 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800385a:	2300      	movs	r3, #0
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	e002      	b.n	8003866 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003860:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003864:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800386e:	d007      	beq.n	8003880 <HAL_SPI_Init+0xa0>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003878:	d002      	beq.n	8003880 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003890:	431a      	orrs	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	431a      	orrs	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ae:	431a      	orrs	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038b8:	431a      	orrs	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038c2:	ea42 0103 	orr.w	r1, r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ca:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	0c1b      	lsrs	r3, r3, #16
 80038dc:	f003 0204 	and.w	r2, r3, #4
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	f003 0310 	and.w	r3, r3, #16
 80038e8:	431a      	orrs	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ee:	f003 0308 	and.w	r3, r3, #8
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80038fc:	ea42 0103 	orr.w	r1, r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	69da      	ldr	r2, [r3, #28]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800391c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b088      	sub	sp, #32
 800393a:	af00      	add	r7, sp, #0
 800393c:	60f8      	str	r0, [r7, #12]
 800393e:	60b9      	str	r1, [r7, #8]
 8003940:	603b      	str	r3, [r7, #0]
 8003942:	4613      	mov	r3, r2
 8003944:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003946:	f7fe fb5f 	bl	8002008 <HAL_GetTick>
 800394a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800394c:	88fb      	ldrh	r3, [r7, #6]
 800394e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b01      	cmp	r3, #1
 800395a:	d001      	beq.n	8003960 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800395c:	2302      	movs	r3, #2
 800395e:	e15c      	b.n	8003c1a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d002      	beq.n	800396c <HAL_SPI_Transmit+0x36>
 8003966:	88fb      	ldrh	r3, [r7, #6]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e154      	b.n	8003c1a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_SPI_Transmit+0x48>
 800397a:	2302      	movs	r3, #2
 800397c:	e14d      	b.n	8003c1a <HAL_SPI_Transmit+0x2e4>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2203      	movs	r2, #3
 800398a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	88fa      	ldrh	r2, [r7, #6]
 800399e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	88fa      	ldrh	r2, [r7, #6]
 80039a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039d0:	d10f      	bne.n	80039f2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039fc:	2b40      	cmp	r3, #64	@ 0x40
 80039fe:	d007      	beq.n	8003a10 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a18:	d952      	bls.n	8003ac0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_SPI_Transmit+0xf2>
 8003a22:	8b7b      	ldrh	r3, [r7, #26]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d145      	bne.n	8003ab4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a2c:	881a      	ldrh	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a38:	1c9a      	adds	r2, r3, #2
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a4c:	e032      	b.n	8003ab4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d112      	bne.n	8003a82 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a60:	881a      	ldrh	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6c:	1c9a      	adds	r2, r3, #2
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a80:	e018      	b.n	8003ab4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a82:	f7fe fac1 	bl	8002008 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d803      	bhi.n	8003a9a <HAL_SPI_Transmit+0x164>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a98:	d102      	bne.n	8003aa0 <HAL_SPI_Transmit+0x16a>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d109      	bne.n	8003ab4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e0b2      	b.n	8003c1a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1c7      	bne.n	8003a4e <HAL_SPI_Transmit+0x118>
 8003abe:	e083      	b.n	8003bc8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d002      	beq.n	8003ace <HAL_SPI_Transmit+0x198>
 8003ac8:	8b7b      	ldrh	r3, [r7, #26]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d177      	bne.n	8003bbe <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d912      	bls.n	8003afe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003adc:	881a      	ldrh	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae8:	1c9a      	adds	r2, r3, #2
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b02      	subs	r3, #2
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003afc:	e05f      	b.n	8003bbe <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	330c      	adds	r3, #12
 8003b08:	7812      	ldrb	r2, [r2, #0]
 8003b0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b10:	1c5a      	adds	r2, r3, #1
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003b24:	e04b      	b.n	8003bbe <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d12b      	bne.n	8003b8c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d912      	bls.n	8003b64 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b42:	881a      	ldrh	r2, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b4e:	1c9a      	adds	r2, r3, #2
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	3b02      	subs	r3, #2
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b62:	e02c      	b.n	8003bbe <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	330c      	adds	r3, #12
 8003b6e:	7812      	ldrb	r2, [r2, #0]
 8003b70:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b8a:	e018      	b.n	8003bbe <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b8c:	f7fe fa3c 	bl	8002008 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d803      	bhi.n	8003ba4 <HAL_SPI_Transmit+0x26e>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba2:	d102      	bne.n	8003baa <HAL_SPI_Transmit+0x274>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d109      	bne.n	8003bbe <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e02d      	b.n	8003c1a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1ae      	bne.n	8003b26 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bc8:	69fa      	ldr	r2, [r7, #28]
 8003bca:	6839      	ldr	r1, [r7, #0]
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 fb65 	bl	800429c <SPI_EndRxTxTransaction>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10a      	bne.n	8003bfc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	617b      	str	r3, [r7, #20]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e000      	b.n	8003c1a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003c18:	2300      	movs	r3, #0
  }
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3720      	adds	r7, #32
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b08a      	sub	sp, #40	@ 0x28
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
 8003c2e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c30:	2301      	movs	r3, #1
 8003c32:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c34:	f7fe f9e8 	bl	8002008 <HAL_GetTick>
 8003c38:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c40:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003c48:	887b      	ldrh	r3, [r7, #2]
 8003c4a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003c4c:	887b      	ldrh	r3, [r7, #2]
 8003c4e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c50:	7ffb      	ldrb	r3, [r7, #31]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d00c      	beq.n	8003c70 <HAL_SPI_TransmitReceive+0x4e>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c5c:	d106      	bne.n	8003c6c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <HAL_SPI_TransmitReceive+0x4a>
 8003c66:	7ffb      	ldrb	r3, [r7, #31]
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d001      	beq.n	8003c70 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	e1f3      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d005      	beq.n	8003c82 <HAL_SPI_TransmitReceive+0x60>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d002      	beq.n	8003c82 <HAL_SPI_TransmitReceive+0x60>
 8003c7c:	887b      	ldrh	r3, [r7, #2]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e1e8      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_SPI_TransmitReceive+0x72>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e1e1      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b04      	cmp	r3, #4
 8003ca6:	d003      	beq.n	8003cb0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2205      	movs	r2, #5
 8003cac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	887a      	ldrh	r2, [r7, #2]
 8003cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	887a      	ldrh	r2, [r7, #2]
 8003cc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	887a      	ldrh	r2, [r7, #2]
 8003cd6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	887a      	ldrh	r2, [r7, #2]
 8003cdc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cf2:	d802      	bhi.n	8003cfa <HAL_SPI_TransmitReceive+0xd8>
 8003cf4:	8abb      	ldrh	r3, [r7, #20]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d908      	bls.n	8003d0c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	e007      	b.n	8003d1c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d1a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d26:	2b40      	cmp	r3, #64	@ 0x40
 8003d28:	d007      	beq.n	8003d3a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d42:	f240 8083 	bls.w	8003e4c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d002      	beq.n	8003d54 <HAL_SPI_TransmitReceive+0x132>
 8003d4e:	8afb      	ldrh	r3, [r7, #22]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d16f      	bne.n	8003e34 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d58:	881a      	ldrh	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d64:	1c9a      	adds	r2, r3, #2
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d78:	e05c      	b.n	8003e34 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d11b      	bne.n	8003dc0 <HAL_SPI_TransmitReceive+0x19e>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d016      	beq.n	8003dc0 <HAL_SPI_TransmitReceive+0x19e>
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d113      	bne.n	8003dc0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9c:	881a      	ldrh	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da8:	1c9a      	adds	r2, r3, #2
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d11c      	bne.n	8003e08 <HAL_SPI_TransmitReceive+0x1e6>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d016      	beq.n	8003e08 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de4:	b292      	uxth	r2, r2
 8003de6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	1c9a      	adds	r2, r3, #2
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e04:	2301      	movs	r3, #1
 8003e06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e08:	f7fe f8fe 	bl	8002008 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d80d      	bhi.n	8003e34 <HAL_SPI_TransmitReceive+0x212>
 8003e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1e:	d009      	beq.n	8003e34 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e111      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d19d      	bne.n	8003d7a <HAL_SPI_TransmitReceive+0x158>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d197      	bne.n	8003d7a <HAL_SPI_TransmitReceive+0x158>
 8003e4a:	e0e5      	b.n	8004018 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_SPI_TransmitReceive+0x23a>
 8003e54:	8afb      	ldrh	r3, [r7, #22]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	f040 80d1 	bne.w	8003ffe <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d912      	bls.n	8003e8c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6a:	881a      	ldrh	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e76:	1c9a      	adds	r2, r3, #2
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	3b02      	subs	r3, #2
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e8a:	e0b8      	b.n	8003ffe <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	330c      	adds	r3, #12
 8003e96:	7812      	ldrb	r2, [r2, #0]
 8003e98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9e:	1c5a      	adds	r2, r3, #1
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003eb2:	e0a4      	b.n	8003ffe <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d134      	bne.n	8003f2c <HAL_SPI_TransmitReceive+0x30a>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d02f      	beq.n	8003f2c <HAL_SPI_TransmitReceive+0x30a>
 8003ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d12c      	bne.n	8003f2c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d912      	bls.n	8003f02 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee0:	881a      	ldrh	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eec:	1c9a      	adds	r2, r3, #2
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	3b02      	subs	r3, #2
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f00:	e012      	b.n	8003f28 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	330c      	adds	r3, #12
 8003f0c:	7812      	ldrb	r2, [r2, #0]
 8003f0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3b01      	subs	r3, #1
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d148      	bne.n	8003fcc <HAL_SPI_TransmitReceive+0x3aa>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d042      	beq.n	8003fcc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d923      	bls.n	8003f9a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68da      	ldr	r2, [r3, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	b292      	uxth	r2, r2
 8003f5e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	1c9a      	adds	r2, r3, #2
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	3b02      	subs	r3, #2
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d81f      	bhi.n	8003fc8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	e016      	b.n	8003fc8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f103 020c 	add.w	r2, r3, #12
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa6:	7812      	ldrb	r2, [r2, #0]
 8003fa8:	b2d2      	uxtb	r2, r2
 8003faa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003fcc:	f7fe f81c 	bl	8002008 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d803      	bhi.n	8003fe4 <HAL_SPI_TransmitReceive+0x3c2>
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe2:	d102      	bne.n	8003fea <HAL_SPI_TransmitReceive+0x3c8>
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d109      	bne.n	8003ffe <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e02c      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	f47f af55 	bne.w	8003eb4 <HAL_SPI_TransmitReceive+0x292>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	f47f af4e 	bne.w	8003eb4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004018:	6a3a      	ldr	r2, [r7, #32]
 800401a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f93d 	bl	800429c <SPI_EndRxTxTransaction>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d008      	beq.n	800403a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e00e      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004056:	2300      	movs	r3, #0
  }
}
 8004058:	4618      	mov	r0, r3
 800405a:	3728      	adds	r7, #40	@ 0x28
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b088      	sub	sp, #32
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	603b      	str	r3, [r7, #0]
 800406c:	4613      	mov	r3, r2
 800406e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004070:	f7fd ffca 	bl	8002008 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004078:	1a9b      	subs	r3, r3, r2
 800407a:	683a      	ldr	r2, [r7, #0]
 800407c:	4413      	add	r3, r2
 800407e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004080:	f7fd ffc2 	bl	8002008 <HAL_GetTick>
 8004084:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004086:	4b39      	ldr	r3, [pc, #228]	@ (800416c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	015b      	lsls	r3, r3, #5
 800408c:	0d1b      	lsrs	r3, r3, #20
 800408e:	69fa      	ldr	r2, [r7, #28]
 8004090:	fb02 f303 	mul.w	r3, r2, r3
 8004094:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004096:	e054      	b.n	8004142 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409e:	d050      	beq.n	8004142 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040a0:	f7fd ffb2 	bl	8002008 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	69fa      	ldr	r2, [r7, #28]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d902      	bls.n	80040b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d13d      	bne.n	8004132 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040ce:	d111      	bne.n	80040f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040d8:	d004      	beq.n	80040e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e2:	d107      	bne.n	80040f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040fc:	d10f      	bne.n	800411e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800411c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e017      	b.n	8004162 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d101      	bne.n	800413c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	3b01      	subs	r3, #1
 8004140:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	4013      	ands	r3, r2
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	429a      	cmp	r2, r3
 8004150:	bf0c      	ite	eq
 8004152:	2301      	moveq	r3, #1
 8004154:	2300      	movne	r3, #0
 8004156:	b2db      	uxtb	r3, r3
 8004158:	461a      	mov	r2, r3
 800415a:	79fb      	ldrb	r3, [r7, #7]
 800415c:	429a      	cmp	r2, r3
 800415e:	d19b      	bne.n	8004098 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3720      	adds	r7, #32
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	20000000 	.word	0x20000000

08004170 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	@ 0x28
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
 800417c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004182:	f7fd ff41 	bl	8002008 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	4413      	add	r3, r2
 8004190:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004192:	f7fd ff39 	bl	8002008 <HAL_GetTick>
 8004196:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	330c      	adds	r3, #12
 800419e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80041a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004298 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	4613      	mov	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	00da      	lsls	r2, r3, #3
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	0d1b      	lsrs	r3, r3, #20
 80041b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041b2:	fb02 f303 	mul.w	r3, r2, r3
 80041b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80041b8:	e060      	b.n	800427c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80041c0:	d107      	bne.n	80041d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d104      	bne.n	80041d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d8:	d050      	beq.n	800427c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041da:	f7fd ff15 	bl	8002008 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d902      	bls.n	80041f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80041ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d13d      	bne.n	800426c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80041fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004208:	d111      	bne.n	800422e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004212:	d004      	beq.n	800421e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421c:	d107      	bne.n	800422e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800422c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004236:	d10f      	bne.n	8004258 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004246:	601a      	str	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004256:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e010      	b.n	800428e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004272:	2300      	movs	r3, #0
 8004274:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	3b01      	subs	r3, #1
 800427a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4013      	ands	r3, r2
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	429a      	cmp	r2, r3
 800428a:	d196      	bne.n	80041ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3728      	adds	r7, #40	@ 0x28
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000000 	.word	0x20000000

0800429c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f7ff ff5b 	bl	8004170 <SPI_WaitFifoStateUntilTimeout>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d007      	beq.n	80042d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c4:	f043 0220 	orr.w	r2, r3, #32
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e027      	b.n	8004320 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2200      	movs	r2, #0
 80042d8:	2180      	movs	r1, #128	@ 0x80
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f7ff fec0 	bl	8004060 <SPI_WaitFlagStateUntilTimeout>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d007      	beq.n	80042f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ea:	f043 0220 	orr.w	r2, r3, #32
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e014      	b.n	8004320 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f7ff ff34 	bl	8004170 <SPI_WaitFifoStateUntilTimeout>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d007      	beq.n	800431e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004312:	f043 0220 	orr.w	r2, r3, #32
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e000      	b.n	8004320 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e042      	b.n	80043c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004340:	2b00      	cmp	r3, #0
 8004342:	d106      	bne.n	8004352 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fd fd25 	bl	8001d9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2224      	movs	r2, #36	@ 0x24
 8004356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0201 	bic.w	r2, r2, #1
 8004368:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436e:	2b00      	cmp	r3, #0
 8004370:	d002      	beq.n	8004378 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f001 f828 	bl	80053c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 fd29 	bl	8004dd0 <UART_SetConfig>
 800437e:	4603      	mov	r3, r0
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e01b      	b.n	80043c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004396:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f001 f8a7 	bl	800550c <UART_CheckIdleState>
 80043be:	4603      	mov	r3, r0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08a      	sub	sp, #40	@ 0x28
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	4613      	mov	r3, r2
 80043d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043de:	2b20      	cmp	r3, #32
 80043e0:	d17b      	bne.n	80044da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <HAL_UART_Transmit+0x26>
 80043e8:	88fb      	ldrh	r3, [r7, #6]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e074      	b.n	80044dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2221      	movs	r2, #33	@ 0x21
 80043fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004402:	f7fd fe01 	bl	8002008 <HAL_GetTick>
 8004406:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	88fa      	ldrh	r2, [r7, #6]
 800440c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	88fa      	ldrh	r2, [r7, #6]
 8004414:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004420:	d108      	bne.n	8004434 <HAL_UART_Transmit+0x6c>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d104      	bne.n	8004434 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800442a:	2300      	movs	r3, #0
 800442c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	61bb      	str	r3, [r7, #24]
 8004432:	e003      	b.n	800443c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004438:	2300      	movs	r3, #0
 800443a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800443c:	e030      	b.n	80044a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	9300      	str	r3, [sp, #0]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2200      	movs	r2, #0
 8004446:	2180      	movs	r1, #128	@ 0x80
 8004448:	68f8      	ldr	r0, [r7, #12]
 800444a:	f001 f909 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d005      	beq.n	8004460 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2220      	movs	r2, #32
 8004458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e03d      	b.n	80044dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10b      	bne.n	800447e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	461a      	mov	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004474:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	3302      	adds	r3, #2
 800447a:	61bb      	str	r3, [r7, #24]
 800447c:	e007      	b.n	800448e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	781a      	ldrb	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	3301      	adds	r3, #1
 800448c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004494:	b29b      	uxth	r3, r3
 8004496:	3b01      	subs	r3, #1
 8004498:	b29a      	uxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1c8      	bne.n	800443e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	9300      	str	r3, [sp, #0]
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	2200      	movs	r2, #0
 80044b4:	2140      	movs	r1, #64	@ 0x40
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f001 f8d2 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d005      	beq.n	80044ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e006      	b.n	80044dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80044d6:	2300      	movs	r3, #0
 80044d8:	e000      	b.n	80044dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80044da:	2302      	movs	r3, #2
  }
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3720      	adds	r7, #32
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08a      	sub	sp, #40	@ 0x28
 80044e8:	af02      	add	r7, sp, #8
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	4613      	mov	r3, r2
 80044f2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044fa:	2b20      	cmp	r3, #32
 80044fc:	f040 80b5 	bne.w	800466a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d002      	beq.n	800450c <HAL_UART_Receive+0x28>
 8004506:	88fb      	ldrh	r3, [r7, #6]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0ad      	b.n	800466c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2222      	movs	r2, #34	@ 0x22
 800451c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004526:	f7fd fd6f 	bl	8002008 <HAL_GetTick>
 800452a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	88fa      	ldrh	r2, [r7, #6]
 8004530:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	88fa      	ldrh	r2, [r7, #6]
 8004538:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004544:	d10e      	bne.n	8004564 <HAL_UART_Receive+0x80>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d105      	bne.n	800455a <HAL_UART_Receive+0x76>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004554:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004558:	e02d      	b.n	80045b6 <HAL_UART_Receive+0xd2>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	22ff      	movs	r2, #255	@ 0xff
 800455e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004562:	e028      	b.n	80045b6 <HAL_UART_Receive+0xd2>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10d      	bne.n	8004588 <HAL_UART_Receive+0xa4>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d104      	bne.n	800457e <HAL_UART_Receive+0x9a>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	22ff      	movs	r2, #255	@ 0xff
 8004578:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800457c:	e01b      	b.n	80045b6 <HAL_UART_Receive+0xd2>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	227f      	movs	r2, #127	@ 0x7f
 8004582:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004586:	e016      	b.n	80045b6 <HAL_UART_Receive+0xd2>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004590:	d10d      	bne.n	80045ae <HAL_UART_Receive+0xca>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d104      	bne.n	80045a4 <HAL_UART_Receive+0xc0>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	227f      	movs	r2, #127	@ 0x7f
 800459e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80045a2:	e008      	b.n	80045b6 <HAL_UART_Receive+0xd2>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	223f      	movs	r2, #63	@ 0x3f
 80045a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80045ac:	e003      	b.n	80045b6 <HAL_UART_Receive+0xd2>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80045bc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045c6:	d108      	bne.n	80045da <HAL_UART_Receive+0xf6>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d104      	bne.n	80045da <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	61bb      	str	r3, [r7, #24]
 80045d8:	e003      	b.n	80045e2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045de:	2300      	movs	r3, #0
 80045e0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80045e2:	e036      	b.n	8004652 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	9300      	str	r3, [sp, #0]
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	2200      	movs	r2, #0
 80045ec:	2120      	movs	r1, #32
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f001 f836 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d005      	beq.n	8004606 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2220      	movs	r2, #32
 80045fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e032      	b.n	800466c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10c      	bne.n	8004626 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004612:	b29a      	uxth	r2, r3
 8004614:	8a7b      	ldrh	r3, [r7, #18]
 8004616:	4013      	ands	r3, r2
 8004618:	b29a      	uxth	r2, r3
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	3302      	adds	r3, #2
 8004622:	61bb      	str	r3, [r7, #24]
 8004624:	e00c      	b.n	8004640 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	b2da      	uxtb	r2, r3
 800462e:	8a7b      	ldrh	r3, [r7, #18]
 8004630:	b2db      	uxtb	r3, r3
 8004632:	4013      	ands	r3, r2
 8004634:	b2da      	uxtb	r2, r3
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	3301      	adds	r3, #1
 800463e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004658:	b29b      	uxth	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1c2      	bne.n	80045e4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2220      	movs	r2, #32
 8004662:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	e000      	b.n	800466c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800466a:	2302      	movs	r3, #2
  }
}
 800466c:	4618      	mov	r0, r3
 800466e:	3720      	adds	r7, #32
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08a      	sub	sp, #40	@ 0x28
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	4613      	mov	r3, r2
 8004680:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004688:	2b20      	cmp	r3, #32
 800468a:	d137      	bne.n	80046fc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d002      	beq.n	8004698 <HAL_UART_Receive_IT+0x24>
 8004692:	88fb      	ldrh	r3, [r7, #6]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e030      	b.n	80046fe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a18      	ldr	r2, [pc, #96]	@ (8004708 <HAL_UART_Receive_IT+0x94>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d01f      	beq.n	80046ec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d018      	beq.n	80046ec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	e853 3f00 	ldrex	r3, [r3]
 80046c6:	613b      	str	r3, [r7, #16]
   return(result);
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	461a      	mov	r2, r3
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	623b      	str	r3, [r7, #32]
 80046da:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046dc:	69f9      	ldr	r1, [r7, #28]
 80046de:	6a3a      	ldr	r2, [r7, #32]
 80046e0:	e841 2300 	strex	r3, r2, [r1]
 80046e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1e6      	bne.n	80046ba <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80046ec:	88fb      	ldrh	r3, [r7, #6]
 80046ee:	461a      	mov	r2, r3
 80046f0:	68b9      	ldr	r1, [r7, #8]
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f001 f822 	bl	800573c <UART_Start_Receive_IT>
 80046f8:	4603      	mov	r3, r0
 80046fa:	e000      	b.n	80046fe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046fc:	2302      	movs	r3, #2
  }
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3728      	adds	r7, #40	@ 0x28
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40008000 	.word	0x40008000

0800470c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b0ba      	sub	sp, #232	@ 0xe8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004732:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004736:	f640 030f 	movw	r3, #2063	@ 0x80f
 800473a:	4013      	ands	r3, r2
 800473c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004740:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004744:	2b00      	cmp	r3, #0
 8004746:	d11b      	bne.n	8004780 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800474c:	f003 0320 	and.w	r3, r3, #32
 8004750:	2b00      	cmp	r3, #0
 8004752:	d015      	beq.n	8004780 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004758:	f003 0320 	and.w	r3, r3, #32
 800475c:	2b00      	cmp	r3, #0
 800475e:	d105      	bne.n	800476c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004760:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d009      	beq.n	8004780 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 8300 	beq.w	8004d76 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	4798      	blx	r3
      }
      return;
 800477e:	e2fa      	b.n	8004d76 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004780:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8123 	beq.w	80049d0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800478a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800478e:	4b8d      	ldr	r3, [pc, #564]	@ (80049c4 <HAL_UART_IRQHandler+0x2b8>)
 8004790:	4013      	ands	r3, r2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d106      	bne.n	80047a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004796:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800479a:	4b8b      	ldr	r3, [pc, #556]	@ (80049c8 <HAL_UART_IRQHandler+0x2bc>)
 800479c:	4013      	ands	r3, r2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 8116 	beq.w	80049d0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80047a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d011      	beq.n	80047d4 <HAL_UART_IRQHandler+0xc8>
 80047b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00b      	beq.n	80047d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2201      	movs	r2, #1
 80047c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ca:	f043 0201 	orr.w	r2, r3, #1
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d011      	beq.n	8004804 <HAL_UART_IRQHandler+0xf8>
 80047e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d00b      	beq.n	8004804 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2202      	movs	r2, #2
 80047f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047fa:	f043 0204 	orr.w	r2, r3, #4
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d011      	beq.n	8004834 <HAL_UART_IRQHandler+0x128>
 8004810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00b      	beq.n	8004834 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2204      	movs	r2, #4
 8004822:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482a:	f043 0202 	orr.w	r2, r3, #2
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004838:	f003 0308 	and.w	r3, r3, #8
 800483c:	2b00      	cmp	r3, #0
 800483e:	d017      	beq.n	8004870 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d105      	bne.n	8004858 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800484c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004850:	4b5c      	ldr	r3, [pc, #368]	@ (80049c4 <HAL_UART_IRQHandler+0x2b8>)
 8004852:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00b      	beq.n	8004870 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2208      	movs	r2, #8
 800485e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004866:	f043 0208 	orr.w	r2, r3, #8
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004878:	2b00      	cmp	r3, #0
 800487a:	d012      	beq.n	80048a2 <HAL_UART_IRQHandler+0x196>
 800487c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004880:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00c      	beq.n	80048a2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004890:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004898:	f043 0220 	orr.w	r2, r3, #32
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 8266 	beq.w	8004d7a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80048ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048b2:	f003 0320 	and.w	r3, r3, #32
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d013      	beq.n	80048e2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80048ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d105      	bne.n	80048d2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80048c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d007      	beq.n	80048e2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f6:	2b40      	cmp	r3, #64	@ 0x40
 80048f8:	d005      	beq.n	8004906 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80048fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004902:	2b00      	cmp	r3, #0
 8004904:	d054      	beq.n	80049b0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f001 f83a 	bl	8005980 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004916:	2b40      	cmp	r3, #64	@ 0x40
 8004918:	d146      	bne.n	80049a8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	3308      	adds	r3, #8
 8004920:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004924:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004928:	e853 3f00 	ldrex	r3, [r3]
 800492c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004930:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004934:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004938:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3308      	adds	r3, #8
 8004942:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004946:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800494a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004952:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004956:	e841 2300 	strex	r3, r2, [r1]
 800495a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800495e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1d9      	bne.n	800491a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800496c:	2b00      	cmp	r3, #0
 800496e:	d017      	beq.n	80049a0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004976:	4a15      	ldr	r2, [pc, #84]	@ (80049cc <HAL_UART_IRQHandler+0x2c0>)
 8004978:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004980:	4618      	mov	r0, r3
 8004982:	f7fd fcd7 	bl	8002334 <HAL_DMA_Abort_IT>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d019      	beq.n	80049c0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800499a:	4610      	mov	r0, r2
 800499c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800499e:	e00f      	b.n	80049c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f9ff 	bl	8004da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a6:	e00b      	b.n	80049c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 f9fb 	bl	8004da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ae:	e007      	b.n	80049c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 f9f7 	bl	8004da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80049be:	e1dc      	b.n	8004d7a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049c0:	bf00      	nop
    return;
 80049c2:	e1da      	b.n	8004d7a <HAL_UART_IRQHandler+0x66e>
 80049c4:	10000001 	.word	0x10000001
 80049c8:	04000120 	.word	0x04000120
 80049cc:	08005a4d 	.word	0x08005a4d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	f040 8170 	bne.w	8004cba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80049da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049de:	f003 0310 	and.w	r3, r3, #16
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 8169 	beq.w	8004cba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80049e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ec:	f003 0310 	and.w	r3, r3, #16
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 8162 	beq.w	8004cba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2210      	movs	r2, #16
 80049fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a08:	2b40      	cmp	r3, #64	@ 0x40
 8004a0a:	f040 80d8 	bne.w	8004bbe <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 80af 	beq.w	8004b84 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a30:	429a      	cmp	r2, r3
 8004a32:	f080 80a7 	bcs.w	8004b84 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0320 	and.w	r3, r3, #32
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f040 8087 	bne.w	8004b62 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a60:	e853 3f00 	ldrex	r3, [r3]
 8004a64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a82:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a8e:	e841 2300 	strex	r3, r2, [r1]
 8004a92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1da      	bne.n	8004a54 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	3308      	adds	r3, #8
 8004aa4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004aa8:	e853 3f00 	ldrex	r3, [r3]
 8004aac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004aae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ab0:	f023 0301 	bic.w	r3, r3, #1
 8004ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3308      	adds	r3, #8
 8004abe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ac2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004ac6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004aca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ace:	e841 2300 	strex	r3, r2, [r1]
 8004ad2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004ad4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1e1      	bne.n	8004a9e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	3308      	adds	r3, #8
 8004ae0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ae4:	e853 3f00 	ldrex	r3, [r3]
 8004ae8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004aea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004aec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004af0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3308      	adds	r3, #8
 8004afa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004afe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b06:	e841 2300 	strex	r3, r2, [r1]
 8004b0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1e3      	bne.n	8004ada <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b28:	e853 3f00 	ldrex	r3, [r3]
 8004b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b30:	f023 0310 	bic.w	r3, r3, #16
 8004b34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b4a:	e841 2300 	strex	r3, r2, [r1]
 8004b4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1e4      	bne.n	8004b20 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7fd fb90 	bl	8002282 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f91b 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004b82:	e0fc      	b.n	8004d7e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004b8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	f040 80f5 	bne.w	8004d7e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0320 	and.w	r3, r3, #32
 8004ba2:	2b20      	cmp	r3, #32
 8004ba4:	f040 80eb 	bne.w	8004d7e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f8fe 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
      return;
 8004bbc:	e0df      	b.n	8004d7e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 80d1 	beq.w	8004d82 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004be0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 80cc 	beq.w	8004d82 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bf2:	e853 3f00 	ldrex	r3, [r3]
 8004bf6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	461a      	mov	r2, r3
 8004c08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c14:	e841 2300 	strex	r3, r2, [r1]
 8004c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e4      	bne.n	8004bea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3308      	adds	r3, #8
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2a:	e853 3f00 	ldrex	r3, [r3]
 8004c2e:	623b      	str	r3, [r7, #32]
   return(result);
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	f023 0301 	bic.w	r3, r3, #1
 8004c3a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	3308      	adds	r3, #8
 8004c44:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c48:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1e1      	bne.n	8004c20 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f023 0310 	bic.w	r3, r3, #16
 8004c84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c92:	61fb      	str	r3, [r7, #28]
 8004c94:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c96:	69b9      	ldr	r1, [r7, #24]
 8004c98:	69fa      	ldr	r2, [r7, #28]
 8004c9a:	e841 2300 	strex	r3, r2, [r1]
 8004c9e:	617b      	str	r3, [r7, #20]
   return(result);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1e4      	bne.n	8004c70 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 f880 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004cb8:	e063      	b.n	8004d82 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00e      	beq.n	8004ce4 <HAL_UART_IRQHandler+0x5d8>
 8004cc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d008      	beq.n	8004ce4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004cda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f001 fc13 	bl	8006508 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ce2:	e051      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d014      	beq.n	8004d1a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d105      	bne.n	8004d08 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004cfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d008      	beq.n	8004d1a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d03a      	beq.n	8004d86 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	4798      	blx	r3
    }
    return;
 8004d18:	e035      	b.n	8004d86 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d009      	beq.n	8004d3a <HAL_UART_IRQHandler+0x62e>
 8004d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 fe9c 	bl	8005a70 <UART_EndTransmit_IT>
    return;
 8004d38:	e026      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d009      	beq.n	8004d5a <HAL_UART_IRQHandler+0x64e>
 8004d46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f001 fbec 	bl	8006530 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d58:	e016      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d010      	beq.n	8004d88 <HAL_UART_IRQHandler+0x67c>
 8004d66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	da0c      	bge.n	8004d88 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f001 fbd4 	bl	800651c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d74:	e008      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
      return;
 8004d76:	bf00      	nop
 8004d78:	e006      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
    return;
 8004d7a:	bf00      	nop
 8004d7c:	e004      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
      return;
 8004d7e:	bf00      	nop
 8004d80:	e002      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
      return;
 8004d82:	bf00      	nop
 8004d84:	e000      	b.n	8004d88 <HAL_UART_IRQHandler+0x67c>
    return;
 8004d86:	bf00      	nop
  }
}
 8004d88:	37e8      	adds	r7, #232	@ 0xe8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop

08004d90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dd4:	b08c      	sub	sp, #48	@ 0x30
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	431a      	orrs	r2, r3
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	431a      	orrs	r2, r3
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	4baa      	ldr	r3, [pc, #680]	@ (80050a8 <UART_SetConfig+0x2d8>)
 8004e00:	4013      	ands	r3, r2
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	6812      	ldr	r2, [r2, #0]
 8004e06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e08:	430b      	orrs	r3, r1
 8004e0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	68da      	ldr	r2, [r3, #12]
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a9f      	ldr	r2, [pc, #636]	@ (80050ac <UART_SetConfig+0x2dc>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d004      	beq.n	8004e3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004e46:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	6812      	ldr	r2, [r2, #0]
 8004e4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e50:	430b      	orrs	r3, r1
 8004e52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e5a:	f023 010f 	bic.w	r1, r3, #15
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a90      	ldr	r2, [pc, #576]	@ (80050b0 <UART_SetConfig+0x2e0>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d125      	bne.n	8004ec0 <UART_SetConfig+0xf0>
 8004e74:	4b8f      	ldr	r3, [pc, #572]	@ (80050b4 <UART_SetConfig+0x2e4>)
 8004e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	2b03      	cmp	r3, #3
 8004e80:	d81a      	bhi.n	8004eb8 <UART_SetConfig+0xe8>
 8004e82:	a201      	add	r2, pc, #4	@ (adr r2, 8004e88 <UART_SetConfig+0xb8>)
 8004e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e88:	08004e99 	.word	0x08004e99
 8004e8c:	08004ea9 	.word	0x08004ea9
 8004e90:	08004ea1 	.word	0x08004ea1
 8004e94:	08004eb1 	.word	0x08004eb1
 8004e98:	2301      	movs	r3, #1
 8004e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e9e:	e116      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ea6:	e112      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004ea8:	2304      	movs	r3, #4
 8004eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eae:	e10e      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004eb0:	2308      	movs	r3, #8
 8004eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eb6:	e10a      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004eb8:	2310      	movs	r3, #16
 8004eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ebe:	e106      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a7c      	ldr	r2, [pc, #496]	@ (80050b8 <UART_SetConfig+0x2e8>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d138      	bne.n	8004f3c <UART_SetConfig+0x16c>
 8004eca:	4b7a      	ldr	r3, [pc, #488]	@ (80050b4 <UART_SetConfig+0x2e4>)
 8004ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed0:	f003 030c 	and.w	r3, r3, #12
 8004ed4:	2b0c      	cmp	r3, #12
 8004ed6:	d82d      	bhi.n	8004f34 <UART_SetConfig+0x164>
 8004ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ee0 <UART_SetConfig+0x110>)
 8004eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ede:	bf00      	nop
 8004ee0:	08004f15 	.word	0x08004f15
 8004ee4:	08004f35 	.word	0x08004f35
 8004ee8:	08004f35 	.word	0x08004f35
 8004eec:	08004f35 	.word	0x08004f35
 8004ef0:	08004f25 	.word	0x08004f25
 8004ef4:	08004f35 	.word	0x08004f35
 8004ef8:	08004f35 	.word	0x08004f35
 8004efc:	08004f35 	.word	0x08004f35
 8004f00:	08004f1d 	.word	0x08004f1d
 8004f04:	08004f35 	.word	0x08004f35
 8004f08:	08004f35 	.word	0x08004f35
 8004f0c:	08004f35 	.word	0x08004f35
 8004f10:	08004f2d 	.word	0x08004f2d
 8004f14:	2300      	movs	r3, #0
 8004f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f1a:	e0d8      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f22:	e0d4      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f24:	2304      	movs	r3, #4
 8004f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f2a:	e0d0      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f2c:	2308      	movs	r3, #8
 8004f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f32:	e0cc      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f34:	2310      	movs	r3, #16
 8004f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f3a:	e0c8      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a5e      	ldr	r2, [pc, #376]	@ (80050bc <UART_SetConfig+0x2ec>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d125      	bne.n	8004f92 <UART_SetConfig+0x1c2>
 8004f46:	4b5b      	ldr	r3, [pc, #364]	@ (80050b4 <UART_SetConfig+0x2e4>)
 8004f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f50:	2b30      	cmp	r3, #48	@ 0x30
 8004f52:	d016      	beq.n	8004f82 <UART_SetConfig+0x1b2>
 8004f54:	2b30      	cmp	r3, #48	@ 0x30
 8004f56:	d818      	bhi.n	8004f8a <UART_SetConfig+0x1ba>
 8004f58:	2b20      	cmp	r3, #32
 8004f5a:	d00a      	beq.n	8004f72 <UART_SetConfig+0x1a2>
 8004f5c:	2b20      	cmp	r3, #32
 8004f5e:	d814      	bhi.n	8004f8a <UART_SetConfig+0x1ba>
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d002      	beq.n	8004f6a <UART_SetConfig+0x19a>
 8004f64:	2b10      	cmp	r3, #16
 8004f66:	d008      	beq.n	8004f7a <UART_SetConfig+0x1aa>
 8004f68:	e00f      	b.n	8004f8a <UART_SetConfig+0x1ba>
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f70:	e0ad      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f72:	2302      	movs	r3, #2
 8004f74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f78:	e0a9      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f7a:	2304      	movs	r3, #4
 8004f7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f80:	e0a5      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f82:	2308      	movs	r3, #8
 8004f84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f88:	e0a1      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f8a:	2310      	movs	r3, #16
 8004f8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f90:	e09d      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a4a      	ldr	r2, [pc, #296]	@ (80050c0 <UART_SetConfig+0x2f0>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d125      	bne.n	8004fe8 <UART_SetConfig+0x218>
 8004f9c:	4b45      	ldr	r3, [pc, #276]	@ (80050b4 <UART_SetConfig+0x2e4>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004fa6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fa8:	d016      	beq.n	8004fd8 <UART_SetConfig+0x208>
 8004faa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fac:	d818      	bhi.n	8004fe0 <UART_SetConfig+0x210>
 8004fae:	2b80      	cmp	r3, #128	@ 0x80
 8004fb0:	d00a      	beq.n	8004fc8 <UART_SetConfig+0x1f8>
 8004fb2:	2b80      	cmp	r3, #128	@ 0x80
 8004fb4:	d814      	bhi.n	8004fe0 <UART_SetConfig+0x210>
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <UART_SetConfig+0x1f0>
 8004fba:	2b40      	cmp	r3, #64	@ 0x40
 8004fbc:	d008      	beq.n	8004fd0 <UART_SetConfig+0x200>
 8004fbe:	e00f      	b.n	8004fe0 <UART_SetConfig+0x210>
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc6:	e082      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fce:	e07e      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004fd0:	2304      	movs	r3, #4
 8004fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fd6:	e07a      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004fd8:	2308      	movs	r3, #8
 8004fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fde:	e076      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004fe0:	2310      	movs	r3, #16
 8004fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fe6:	e072      	b.n	80050ce <UART_SetConfig+0x2fe>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a35      	ldr	r2, [pc, #212]	@ (80050c4 <UART_SetConfig+0x2f4>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d12a      	bne.n	8005048 <UART_SetConfig+0x278>
 8004ff2:	4b30      	ldr	r3, [pc, #192]	@ (80050b4 <UART_SetConfig+0x2e4>)
 8004ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ffc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005000:	d01a      	beq.n	8005038 <UART_SetConfig+0x268>
 8005002:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005006:	d81b      	bhi.n	8005040 <UART_SetConfig+0x270>
 8005008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800500c:	d00c      	beq.n	8005028 <UART_SetConfig+0x258>
 800500e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005012:	d815      	bhi.n	8005040 <UART_SetConfig+0x270>
 8005014:	2b00      	cmp	r3, #0
 8005016:	d003      	beq.n	8005020 <UART_SetConfig+0x250>
 8005018:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800501c:	d008      	beq.n	8005030 <UART_SetConfig+0x260>
 800501e:	e00f      	b.n	8005040 <UART_SetConfig+0x270>
 8005020:	2300      	movs	r3, #0
 8005022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005026:	e052      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005028:	2302      	movs	r3, #2
 800502a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800502e:	e04e      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005030:	2304      	movs	r3, #4
 8005032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005036:	e04a      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005038:	2308      	movs	r3, #8
 800503a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800503e:	e046      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005040:	2310      	movs	r3, #16
 8005042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005046:	e042      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a17      	ldr	r2, [pc, #92]	@ (80050ac <UART_SetConfig+0x2dc>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d13a      	bne.n	80050c8 <UART_SetConfig+0x2f8>
 8005052:	4b18      	ldr	r3, [pc, #96]	@ (80050b4 <UART_SetConfig+0x2e4>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005058:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800505c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005060:	d01a      	beq.n	8005098 <UART_SetConfig+0x2c8>
 8005062:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005066:	d81b      	bhi.n	80050a0 <UART_SetConfig+0x2d0>
 8005068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800506c:	d00c      	beq.n	8005088 <UART_SetConfig+0x2b8>
 800506e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005072:	d815      	bhi.n	80050a0 <UART_SetConfig+0x2d0>
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <UART_SetConfig+0x2b0>
 8005078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507c:	d008      	beq.n	8005090 <UART_SetConfig+0x2c0>
 800507e:	e00f      	b.n	80050a0 <UART_SetConfig+0x2d0>
 8005080:	2300      	movs	r3, #0
 8005082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005086:	e022      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005088:	2302      	movs	r3, #2
 800508a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800508e:	e01e      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005090:	2304      	movs	r3, #4
 8005092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005096:	e01a      	b.n	80050ce <UART_SetConfig+0x2fe>
 8005098:	2308      	movs	r3, #8
 800509a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800509e:	e016      	b.n	80050ce <UART_SetConfig+0x2fe>
 80050a0:	2310      	movs	r3, #16
 80050a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050a6:	e012      	b.n	80050ce <UART_SetConfig+0x2fe>
 80050a8:	cfff69f3 	.word	0xcfff69f3
 80050ac:	40008000 	.word	0x40008000
 80050b0:	40013800 	.word	0x40013800
 80050b4:	40021000 	.word	0x40021000
 80050b8:	40004400 	.word	0x40004400
 80050bc:	40004800 	.word	0x40004800
 80050c0:	40004c00 	.word	0x40004c00
 80050c4:	40005000 	.word	0x40005000
 80050c8:	2310      	movs	r3, #16
 80050ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4aae      	ldr	r2, [pc, #696]	@ (800538c <UART_SetConfig+0x5bc>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	f040 8097 	bne.w	8005208 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80050de:	2b08      	cmp	r3, #8
 80050e0:	d823      	bhi.n	800512a <UART_SetConfig+0x35a>
 80050e2:	a201      	add	r2, pc, #4	@ (adr r2, 80050e8 <UART_SetConfig+0x318>)
 80050e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e8:	0800510d 	.word	0x0800510d
 80050ec:	0800512b 	.word	0x0800512b
 80050f0:	08005115 	.word	0x08005115
 80050f4:	0800512b 	.word	0x0800512b
 80050f8:	0800511b 	.word	0x0800511b
 80050fc:	0800512b 	.word	0x0800512b
 8005100:	0800512b 	.word	0x0800512b
 8005104:	0800512b 	.word	0x0800512b
 8005108:	08005123 	.word	0x08005123
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800510c:	f7fe f8a8 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8005110:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005112:	e010      	b.n	8005136 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005114:	4b9e      	ldr	r3, [pc, #632]	@ (8005390 <UART_SetConfig+0x5c0>)
 8005116:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005118:	e00d      	b.n	8005136 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800511a:	f7fe f833 	bl	8003184 <HAL_RCC_GetSysClockFreq>
 800511e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005120:	e009      	b.n	8005136 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005126:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005128:	e005      	b.n	8005136 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005134:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 8130 	beq.w	800539e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005142:	4a94      	ldr	r2, [pc, #592]	@ (8005394 <UART_SetConfig+0x5c4>)
 8005144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005148:	461a      	mov	r2, r3
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005150:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	685a      	ldr	r2, [r3, #4]
 8005156:	4613      	mov	r3, r2
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	4413      	add	r3, r2
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	429a      	cmp	r2, r3
 8005160:	d305      	bcc.n	800516e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	429a      	cmp	r2, r3
 800516c:	d903      	bls.n	8005176 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005174:	e113      	b.n	800539e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005178:	2200      	movs	r2, #0
 800517a:	60bb      	str	r3, [r7, #8]
 800517c:	60fa      	str	r2, [r7, #12]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	4a84      	ldr	r2, [pc, #528]	@ (8005394 <UART_SetConfig+0x5c4>)
 8005184:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005188:	b29b      	uxth	r3, r3
 800518a:	2200      	movs	r2, #0
 800518c:	603b      	str	r3, [r7, #0]
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005194:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005198:	f7fb fd2e 	bl	8000bf8 <__aeabi_uldivmod>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4610      	mov	r0, r2
 80051a2:	4619      	mov	r1, r3
 80051a4:	f04f 0200 	mov.w	r2, #0
 80051a8:	f04f 0300 	mov.w	r3, #0
 80051ac:	020b      	lsls	r3, r1, #8
 80051ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051b2:	0202      	lsls	r2, r0, #8
 80051b4:	6979      	ldr	r1, [r7, #20]
 80051b6:	6849      	ldr	r1, [r1, #4]
 80051b8:	0849      	lsrs	r1, r1, #1
 80051ba:	2000      	movs	r0, #0
 80051bc:	460c      	mov	r4, r1
 80051be:	4605      	mov	r5, r0
 80051c0:	eb12 0804 	adds.w	r8, r2, r4
 80051c4:	eb43 0905 	adc.w	r9, r3, r5
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	469a      	mov	sl, r3
 80051d0:	4693      	mov	fp, r2
 80051d2:	4652      	mov	r2, sl
 80051d4:	465b      	mov	r3, fp
 80051d6:	4640      	mov	r0, r8
 80051d8:	4649      	mov	r1, r9
 80051da:	f7fb fd0d 	bl	8000bf8 <__aeabi_uldivmod>
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	4613      	mov	r3, r2
 80051e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ec:	d308      	bcc.n	8005200 <UART_SetConfig+0x430>
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051f4:	d204      	bcs.n	8005200 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6a3a      	ldr	r2, [r7, #32]
 80051fc:	60da      	str	r2, [r3, #12]
 80051fe:	e0ce      	b.n	800539e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005206:	e0ca      	b.n	800539e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005210:	d166      	bne.n	80052e0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005212:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005216:	2b08      	cmp	r3, #8
 8005218:	d827      	bhi.n	800526a <UART_SetConfig+0x49a>
 800521a:	a201      	add	r2, pc, #4	@ (adr r2, 8005220 <UART_SetConfig+0x450>)
 800521c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005220:	08005245 	.word	0x08005245
 8005224:	0800524d 	.word	0x0800524d
 8005228:	08005255 	.word	0x08005255
 800522c:	0800526b 	.word	0x0800526b
 8005230:	0800525b 	.word	0x0800525b
 8005234:	0800526b 	.word	0x0800526b
 8005238:	0800526b 	.word	0x0800526b
 800523c:	0800526b 	.word	0x0800526b
 8005240:	08005263 	.word	0x08005263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005244:	f7fe f80c 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8005248:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800524a:	e014      	b.n	8005276 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800524c:	f7fe f81e 	bl	800328c <HAL_RCC_GetPCLK2Freq>
 8005250:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005252:	e010      	b.n	8005276 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005254:	4b4e      	ldr	r3, [pc, #312]	@ (8005390 <UART_SetConfig+0x5c0>)
 8005256:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005258:	e00d      	b.n	8005276 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800525a:	f7fd ff93 	bl	8003184 <HAL_RCC_GetSysClockFreq>
 800525e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005260:	e009      	b.n	8005276 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005262:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005268:	e005      	b.n	8005276 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800526a:	2300      	movs	r3, #0
 800526c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005274:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 8090 	beq.w	800539e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	4a44      	ldr	r2, [pc, #272]	@ (8005394 <UART_SetConfig+0x5c4>)
 8005284:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005288:	461a      	mov	r2, r3
 800528a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005290:	005a      	lsls	r2, r3, #1
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	441a      	add	r2, r3
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	2b0f      	cmp	r3, #15
 80052a8:	d916      	bls.n	80052d8 <UART_SetConfig+0x508>
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b0:	d212      	bcs.n	80052d8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	f023 030f 	bic.w	r3, r3, #15
 80052ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	085b      	lsrs	r3, r3, #1
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	8bfb      	ldrh	r3, [r7, #30]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	8bfa      	ldrh	r2, [r7, #30]
 80052d4:	60da      	str	r2, [r3, #12]
 80052d6:	e062      	b.n	800539e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80052de:	e05e      	b.n	800539e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d828      	bhi.n	800533a <UART_SetConfig+0x56a>
 80052e8:	a201      	add	r2, pc, #4	@ (adr r2, 80052f0 <UART_SetConfig+0x520>)
 80052ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ee:	bf00      	nop
 80052f0:	08005315 	.word	0x08005315
 80052f4:	0800531d 	.word	0x0800531d
 80052f8:	08005325 	.word	0x08005325
 80052fc:	0800533b 	.word	0x0800533b
 8005300:	0800532b 	.word	0x0800532b
 8005304:	0800533b 	.word	0x0800533b
 8005308:	0800533b 	.word	0x0800533b
 800530c:	0800533b 	.word	0x0800533b
 8005310:	08005333 	.word	0x08005333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005314:	f7fd ffa4 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8005318:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800531a:	e014      	b.n	8005346 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800531c:	f7fd ffb6 	bl	800328c <HAL_RCC_GetPCLK2Freq>
 8005320:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005322:	e010      	b.n	8005346 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005324:	4b1a      	ldr	r3, [pc, #104]	@ (8005390 <UART_SetConfig+0x5c0>)
 8005326:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005328:	e00d      	b.n	8005346 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532a:	f7fd ff2b 	bl	8003184 <HAL_RCC_GetSysClockFreq>
 800532e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005330:	e009      	b.n	8005346 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005338:	e005      	b.n	8005346 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005344:	bf00      	nop
    }

    if (pclk != 0U)
 8005346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005348:	2b00      	cmp	r3, #0
 800534a:	d028      	beq.n	800539e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005350:	4a10      	ldr	r2, [pc, #64]	@ (8005394 <UART_SetConfig+0x5c4>)
 8005352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005356:	461a      	mov	r2, r3
 8005358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535a:	fbb3 f2f2 	udiv	r2, r3, r2
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	085b      	lsrs	r3, r3, #1
 8005364:	441a      	add	r2, r3
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	fbb2 f3f3 	udiv	r3, r2, r3
 800536e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	2b0f      	cmp	r3, #15
 8005374:	d910      	bls.n	8005398 <UART_SetConfig+0x5c8>
 8005376:	6a3b      	ldr	r3, [r7, #32]
 8005378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800537c:	d20c      	bcs.n	8005398 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	b29a      	uxth	r2, r3
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	60da      	str	r2, [r3, #12]
 8005388:	e009      	b.n	800539e <UART_SetConfig+0x5ce>
 800538a:	bf00      	nop
 800538c:	40008000 	.word	0x40008000
 8005390:	00f42400 	.word	0x00f42400
 8005394:	0800aa6c 	.word	0x0800aa6c
      }
      else
      {
        ret = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2200      	movs	r2, #0
 80053b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	2200      	movs	r2, #0
 80053b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80053ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3730      	adds	r7, #48	@ 0x30
 80053c2:	46bd      	mov	sp, r7
 80053c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080053c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d4:	f003 0308 	and.w	r3, r3, #8
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00a      	beq.n	80053f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d00a      	beq.n	8005436 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	430a      	orrs	r2, r1
 8005434:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543a:	f003 0304 	and.w	r3, r3, #4
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00a      	beq.n	8005458 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545c:	f003 0310 	and.w	r3, r3, #16
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00a      	beq.n	800547a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00a      	beq.n	800549c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	430a      	orrs	r2, r1
 800549a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01a      	beq.n	80054de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054c6:	d10a      	bne.n	80054de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b098      	sub	sp, #96	@ 0x60
 8005510:	af02      	add	r7, sp, #8
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800551c:	f7fc fd74 	bl	8002008 <HAL_GetTick>
 8005520:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d12f      	bne.n	8005590 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005530:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005538:	2200      	movs	r2, #0
 800553a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f88e 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d022      	beq.n	8005590 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005552:	e853 3f00 	ldrex	r3, [r3]
 8005556:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800555a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800555e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005568:	647b      	str	r3, [r7, #68]	@ 0x44
 800556a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800556e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005570:	e841 2300 	strex	r3, r2, [r1]
 8005574:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1e6      	bne.n	800554a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e063      	b.n	8005658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0304 	and.w	r3, r3, #4
 800559a:	2b04      	cmp	r3, #4
 800559c:	d149      	bne.n	8005632 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800559e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055a2:	9300      	str	r3, [sp, #0]
 80055a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055a6:	2200      	movs	r2, #0
 80055a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 f857 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d03c      	beq.n	8005632 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c0:	e853 3f00 	ldrex	r3, [r3]
 80055c4:	623b      	str	r3, [r7, #32]
   return(result);
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	461a      	mov	r2, r3
 80055d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80055d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055de:	e841 2300 	strex	r3, r2, [r1]
 80055e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1e6      	bne.n	80055b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3308      	adds	r3, #8
 80055f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	e853 3f00 	ldrex	r3, [r3]
 80055f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f023 0301 	bic.w	r3, r3, #1
 8005600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	3308      	adds	r3, #8
 8005608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800560a:	61fa      	str	r2, [r7, #28]
 800560c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560e:	69b9      	ldr	r1, [r7, #24]
 8005610:	69fa      	ldr	r2, [r7, #28]
 8005612:	e841 2300 	strex	r3, r2, [r1]
 8005616:	617b      	str	r3, [r7, #20]
   return(result);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1e5      	bne.n	80055ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2220      	movs	r2, #32
 8005622:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e012      	b.n	8005658 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2220      	movs	r2, #32
 8005636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2220      	movs	r2, #32
 800563e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3758      	adds	r7, #88	@ 0x58
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	4613      	mov	r3, r2
 800566e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005670:	e04f      	b.n	8005712 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005678:	d04b      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800567a:	f7fc fcc5 	bl	8002008 <HAL_GetTick>
 800567e:	4602      	mov	r2, r0
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	429a      	cmp	r2, r3
 8005688:	d302      	bcc.n	8005690 <UART_WaitOnFlagUntilTimeout+0x30>
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d101      	bne.n	8005694 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e04e      	b.n	8005732 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0304 	and.w	r3, r3, #4
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d037      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	2b80      	cmp	r3, #128	@ 0x80
 80056a6:	d034      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0xb2>
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b40      	cmp	r3, #64	@ 0x40
 80056ac:	d031      	beq.n	8005712 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	f003 0308 	and.w	r3, r3, #8
 80056b8:	2b08      	cmp	r3, #8
 80056ba:	d110      	bne.n	80056de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2208      	movs	r2, #8
 80056c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 f95b 	bl	8005980 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2208      	movs	r2, #8
 80056ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e029      	b.n	8005732 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056ec:	d111      	bne.n	8005712 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 f941 	bl	8005980 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2220      	movs	r2, #32
 8005702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e00f      	b.n	8005732 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	4013      	ands	r3, r2
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	429a      	cmp	r2, r3
 8005720:	bf0c      	ite	eq
 8005722:	2301      	moveq	r3, #1
 8005724:	2300      	movne	r3, #0
 8005726:	b2db      	uxtb	r3, r3
 8005728:	461a      	mov	r2, r3
 800572a:	79fb      	ldrb	r3, [r7, #7]
 800572c:	429a      	cmp	r2, r3
 800572e:	d0a0      	beq.n	8005672 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
	...

0800573c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800573c:	b480      	push	{r7}
 800573e:	b0a3      	sub	sp, #140	@ 0x8c
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	4613      	mov	r3, r2
 8005748:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	88fa      	ldrh	r2, [r7, #6]
 8005754:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800576e:	d10e      	bne.n	800578e <UART_Start_Receive_IT+0x52>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d105      	bne.n	8005784 <UART_Start_Receive_IT+0x48>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800577e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005782:	e02d      	b.n	80057e0 <UART_Start_Receive_IT+0xa4>
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	22ff      	movs	r2, #255	@ 0xff
 8005788:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800578c:	e028      	b.n	80057e0 <UART_Start_Receive_IT+0xa4>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10d      	bne.n	80057b2 <UART_Start_Receive_IT+0x76>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d104      	bne.n	80057a8 <UART_Start_Receive_IT+0x6c>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	22ff      	movs	r2, #255	@ 0xff
 80057a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057a6:	e01b      	b.n	80057e0 <UART_Start_Receive_IT+0xa4>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	227f      	movs	r2, #127	@ 0x7f
 80057ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057b0:	e016      	b.n	80057e0 <UART_Start_Receive_IT+0xa4>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057ba:	d10d      	bne.n	80057d8 <UART_Start_Receive_IT+0x9c>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d104      	bne.n	80057ce <UART_Start_Receive_IT+0x92>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	227f      	movs	r2, #127	@ 0x7f
 80057c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057cc:	e008      	b.n	80057e0 <UART_Start_Receive_IT+0xa4>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	223f      	movs	r2, #63	@ 0x3f
 80057d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80057d6:	e003      	b.n	80057e0 <UART_Start_Receive_IT+0xa4>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2222      	movs	r2, #34	@ 0x22
 80057ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3308      	adds	r3, #8
 80057f6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057fa:	e853 3f00 	ldrex	r3, [r3]
 80057fe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005800:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005802:	f043 0301 	orr.w	r3, r3, #1
 8005806:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	3308      	adds	r3, #8
 8005810:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005814:	673a      	str	r2, [r7, #112]	@ 0x70
 8005816:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005818:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800581a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800581c:	e841 2300 	strex	r3, r2, [r1]
 8005820:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005822:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1e3      	bne.n	80057f0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800582c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005830:	d14f      	bne.n	80058d2 <UART_Start_Receive_IT+0x196>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005838:	88fa      	ldrh	r2, [r7, #6]
 800583a:	429a      	cmp	r2, r3
 800583c:	d349      	bcc.n	80058d2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005846:	d107      	bne.n	8005858 <UART_Start_Receive_IT+0x11c>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d103      	bne.n	8005858 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4a47      	ldr	r2, [pc, #284]	@ (8005970 <UART_Start_Receive_IT+0x234>)
 8005854:	675a      	str	r2, [r3, #116]	@ 0x74
 8005856:	e002      	b.n	800585e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4a46      	ldr	r2, [pc, #280]	@ (8005974 <UART_Start_Receive_IT+0x238>)
 800585c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d01a      	beq.n	800589c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800586e:	e853 3f00 	ldrex	r3, [r3]
 8005872:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005876:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800587a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005888:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800588a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800588e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005896:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e4      	bne.n	8005866 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3308      	adds	r3, #8
 80058a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3308      	adds	r3, #8
 80058ba:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80058bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80058be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058c4:	e841 2300 	strex	r3, r2, [r1]
 80058c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e5      	bne.n	800589c <UART_Start_Receive_IT+0x160>
 80058d0:	e046      	b.n	8005960 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058da:	d107      	bne.n	80058ec <UART_Start_Receive_IT+0x1b0>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d103      	bne.n	80058ec <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	4a24      	ldr	r2, [pc, #144]	@ (8005978 <UART_Start_Receive_IT+0x23c>)
 80058e8:	675a      	str	r2, [r3, #116]	@ 0x74
 80058ea:	e002      	b.n	80058f2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	4a23      	ldr	r2, [pc, #140]	@ (800597c <UART_Start_Receive_IT+0x240>)
 80058f0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d019      	beq.n	800592e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005902:	e853 3f00 	ldrex	r3, [r3]
 8005906:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800590e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	461a      	mov	r2, r3
 8005916:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005918:	637b      	str	r3, [r7, #52]	@ 0x34
 800591a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800591e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005920:	e841 2300 	strex	r3, r2, [r1]
 8005924:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1e6      	bne.n	80058fa <UART_Start_Receive_IT+0x1be>
 800592c:	e018      	b.n	8005960 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	613b      	str	r3, [r7, #16]
   return(result);
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f043 0320 	orr.w	r3, r3, #32
 8005942:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	461a      	mov	r2, r3
 800594a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800594c:	623b      	str	r3, [r7, #32]
 800594e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	69f9      	ldr	r1, [r7, #28]
 8005952:	6a3a      	ldr	r2, [r7, #32]
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	61bb      	str	r3, [r7, #24]
   return(result);
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e6      	bne.n	800592e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	378c      	adds	r7, #140	@ 0x8c
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	0800619d 	.word	0x0800619d
 8005974:	08005e39 	.word	0x08005e39
 8005978:	08005c81 	.word	0x08005c81
 800597c:	08005ac9 	.word	0x08005ac9

08005980 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005980:	b480      	push	{r7}
 8005982:	b095      	sub	sp, #84	@ 0x54
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005998:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800599c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	461a      	mov	r2, r3
 80059a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80059a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059ae:	e841 2300 	strex	r3, r2, [r1]
 80059b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1e6      	bne.n	8005988 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	3308      	adds	r3, #8
 80059c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c2:	6a3b      	ldr	r3, [r7, #32]
 80059c4:	e853 3f00 	ldrex	r3, [r3]
 80059c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3308      	adds	r3, #8
 80059dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059e6:	e841 2300 	strex	r3, r2, [r1]
 80059ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1e3      	bne.n	80059ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d118      	bne.n	8005a2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	e853 3f00 	ldrex	r3, [r3]
 8005a06:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f023 0310 	bic.w	r3, r3, #16
 8005a0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	461a      	mov	r2, r3
 8005a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a18:	61bb      	str	r3, [r7, #24]
 8005a1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1c:	6979      	ldr	r1, [r7, #20]
 8005a1e:	69ba      	ldr	r2, [r7, #24]
 8005a20:	e841 2300 	strex	r3, r2, [r1]
 8005a24:	613b      	str	r3, [r7, #16]
   return(result);
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1e6      	bne.n	80059fa <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a40:	bf00      	nop
 8005a42:	3754      	adds	r7, #84	@ 0x54
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f7ff f99e 	bl	8004da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a68:	bf00      	nop
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b088      	sub	sp, #32
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a8c:	61fb      	str	r3, [r7, #28]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	61bb      	str	r3, [r7, #24]
 8005a98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6979      	ldr	r1, [r7, #20]
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	613b      	str	r3, [r7, #16]
   return(result);
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e6      	bne.n	8005a78 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f7ff f969 	bl	8004d90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005abe:	bf00      	nop
 8005ac0:	3720      	adds	r7, #32
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b09c      	sub	sp, #112	@ 0x70
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005ad6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ae0:	2b22      	cmp	r3, #34	@ 0x22
 8005ae2:	f040 80be 	bne.w	8005c62 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005af0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005af4:	b2d9      	uxtb	r1, r3
 8005af6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005afa:	b2da      	uxtb	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b00:	400a      	ands	r2, r1
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f040 80a1 	bne.w	8005c72 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b38:	e853 3f00 	ldrex	r3, [r3]
 8005b3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b56:	e841 2300 	strex	r3, r2, [r1]
 8005b5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1e6      	bne.n	8005b30 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3308      	adds	r3, #8
 8005b68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6c:	e853 3f00 	ldrex	r3, [r3]
 8005b70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b74:	f023 0301 	bic.w	r3, r3, #1
 8005b78:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	3308      	adds	r3, #8
 8005b80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005b82:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b8a:	e841 2300 	strex	r3, r2, [r1]
 8005b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1e5      	bne.n	8005b62 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2220      	movs	r2, #32
 8005b9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a33      	ldr	r2, [pc, #204]	@ (8005c7c <UART_RxISR_8BIT+0x1b4>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d01f      	beq.n	8005bf4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d018      	beq.n	8005bf4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bca:	e853 3f00 	ldrex	r3, [r3]
 8005bce:	623b      	str	r3, [r7, #32]
   return(result);
 8005bd0:	6a3b      	ldr	r3, [r7, #32]
 8005bd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	461a      	mov	r2, r3
 8005bde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005be0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005be2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005be8:	e841 2300 	strex	r3, r2, [r1]
 8005bec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d1e6      	bne.n	8005bc2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d12e      	bne.n	8005c5a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	e853 3f00 	ldrex	r3, [r3]
 8005c0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0310 	bic.w	r3, r3, #16
 8005c16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c24:	69b9      	ldr	r1, [r7, #24]
 8005c26:	69fa      	ldr	r2, [r7, #28]
 8005c28:	e841 2300 	strex	r3, r2, [r1]
 8005c2c:	617b      	str	r3, [r7, #20]
   return(result);
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e6      	bne.n	8005c02 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	f003 0310 	and.w	r3, r3, #16
 8005c3e:	2b10      	cmp	r3, #16
 8005c40:	d103      	bne.n	8005c4a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2210      	movs	r2, #16
 8005c48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c50:	4619      	mov	r1, r3
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7ff f8b0 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c58:	e00b      	b.n	8005c72 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fb fdb2 	bl	80017c4 <HAL_UART_RxCpltCallback>
}
 8005c60:	e007      	b.n	8005c72 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	699a      	ldr	r2, [r3, #24]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0208 	orr.w	r2, r2, #8
 8005c70:	619a      	str	r2, [r3, #24]
}
 8005c72:	bf00      	nop
 8005c74:	3770      	adds	r7, #112	@ 0x70
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	40008000 	.word	0x40008000

08005c80 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b09c      	sub	sp, #112	@ 0x70
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005c8e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c98:	2b22      	cmp	r3, #34	@ 0x22
 8005c9a:	f040 80be 	bne.w	8005e1a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005cae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005cb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005cbc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc2:	1c9a      	adds	r2, r3, #2
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f040 80a1 	bne.w	8005e2a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005cf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cfc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	461a      	mov	r2, r3
 8005d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d06:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d08:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e6      	bne.n	8005ce8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3308      	adds	r3, #8
 8005d20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2c:	f023 0301 	bic.w	r3, r3, #1
 8005d30:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3308      	adds	r3, #8
 8005d38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e5      	bne.n	8005d1a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a33      	ldr	r2, [pc, #204]	@ (8005e34 <UART_RxISR_16BIT+0x1b4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d01f      	beq.n	8005dac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d018      	beq.n	8005dac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	6a3b      	ldr	r3, [r7, #32]
 8005d82:	e853 3f00 	ldrex	r3, [r3]
 8005d86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	461a      	mov	r2, r3
 8005d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d9a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005da0:	e841 2300 	strex	r3, r2, [r1]
 8005da4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1e6      	bne.n	8005d7a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d12e      	bne.n	8005e12 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	e853 3f00 	ldrex	r3, [r3]
 8005dc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f023 0310 	bic.w	r3, r3, #16
 8005dce:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005dd8:	61bb      	str	r3, [r7, #24]
 8005dda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ddc:	6979      	ldr	r1, [r7, #20]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	e841 2300 	strex	r3, r2, [r1]
 8005de4:	613b      	str	r3, [r7, #16]
   return(result);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e6      	bne.n	8005dba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	f003 0310 	and.w	r3, r3, #16
 8005df6:	2b10      	cmp	r3, #16
 8005df8:	d103      	bne.n	8005e02 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2210      	movs	r2, #16
 8005e00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e08:	4619      	mov	r1, r3
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7fe ffd4 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e10:	e00b      	b.n	8005e2a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fb fcd6 	bl	80017c4 <HAL_UART_RxCpltCallback>
}
 8005e18:	e007      	b.n	8005e2a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	699a      	ldr	r2, [r3, #24]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f042 0208 	orr.w	r2, r2, #8
 8005e28:	619a      	str	r2, [r3, #24]
}
 8005e2a:	bf00      	nop
 8005e2c:	3770      	adds	r7, #112	@ 0x70
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	40008000 	.word	0x40008000

08005e38 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b0ac      	sub	sp, #176	@ 0xb0
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005e46:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69db      	ldr	r3, [r3, #28]
 8005e50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e6e:	2b22      	cmp	r3, #34	@ 0x22
 8005e70:	f040 8183 	bne.w	800617a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005e7a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005e7e:	e126      	b.n	80060ce <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e86:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005e8a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005e8e:	b2d9      	uxtb	r1, r3
 8005e90:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e9a:	400a      	ands	r2, r1
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005eca:	f003 0307 	and.w	r3, r3, #7
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d053      	beq.n	8005f7a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005ed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d011      	beq.n	8005f02 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005ede:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00b      	beq.n	8005f02 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef8:	f043 0201 	orr.w	r2, r3, #1
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f06:	f003 0302 	and.w	r3, r3, #2
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d011      	beq.n	8005f32 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005f0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00b      	beq.n	8005f32 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2202      	movs	r2, #2
 8005f20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f28:	f043 0204 	orr.w	r2, r3, #4
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d011      	beq.n	8005f62 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005f3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00b      	beq.n	8005f62 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2204      	movs	r2, #4
 8005f50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f58:	f043 0202 	orr.w	r2, r3, #2
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d006      	beq.n	8005f7a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f7fe ff19 	bl	8004da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f040 80a3 	bne.w	80060ce <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8005f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005faa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005fac:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005fb0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8005fb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e4      	bne.n	8005f88 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	3308      	adds	r3, #8
 8005fc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fc8:	e853 3f00 	ldrex	r3, [r3]
 8005fcc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8005fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fd4:	f023 0301 	bic.w	r3, r3, #1
 8005fd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	3308      	adds	r3, #8
 8005fe2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005fe6:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005fe8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8005fec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005ff4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1e1      	bne.n	8005fbe <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a60      	ldr	r2, [pc, #384]	@ (8006194 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d021      	beq.n	800605c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d01a      	beq.n	800605c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800602e:	e853 3f00 	ldrex	r3, [r3]
 8006032:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006036:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800603a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	461a      	mov	r2, r3
 8006044:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006048:	657b      	str	r3, [r7, #84]	@ 0x54
 800604a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800604e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006050:	e841 2300 	strex	r3, r2, [r1]
 8006054:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1e4      	bne.n	8006026 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006060:	2b01      	cmp	r3, #1
 8006062:	d130      	bne.n	80060c6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006072:	e853 3f00 	ldrex	r3, [r3]
 8006076:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607a:	f023 0310 	bic.w	r3, r3, #16
 800607e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	461a      	mov	r2, r3
 8006088:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800608c:	643b      	str	r3, [r7, #64]	@ 0x40
 800608e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006090:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006092:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006094:	e841 2300 	strex	r3, r2, [r1]
 8006098:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800609a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1e4      	bne.n	800606a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	f003 0310 	and.w	r3, r3, #16
 80060aa:	2b10      	cmp	r3, #16
 80060ac:	d103      	bne.n	80060b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2210      	movs	r2, #16
 80060b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80060bc:	4619      	mov	r1, r3
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7fe fe7a 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80060c4:	e00e      	b.n	80060e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb fb7c 	bl	80017c4 <HAL_UART_RxCpltCallback>
        break;
 80060cc:	e00a      	b.n	80060e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80060ce:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d006      	beq.n	80060e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80060d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f47f aece 	bne.w	8005e80 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80060ea:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80060ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d049      	beq.n	800618a <UART_RxISR_8BIT_FIFOEN+0x352>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80060fc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006100:	429a      	cmp	r2, r3
 8006102:	d242      	bcs.n	800618a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3308      	adds	r3, #8
 800610a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	e853 3f00 	ldrex	r3, [r3]
 8006112:	61fb      	str	r3, [r7, #28]
   return(result);
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800611a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3308      	adds	r3, #8
 8006124:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006128:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800612a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800612e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006130:	e841 2300 	strex	r3, r2, [r1]
 8006134:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1e3      	bne.n	8006104 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a16      	ldr	r2, [pc, #88]	@ (8006198 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006140:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	e853 3f00 	ldrex	r3, [r3]
 800614e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f043 0320 	orr.w	r3, r3, #32
 8006156:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	461a      	mov	r2, r3
 8006160:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006164:	61bb      	str	r3, [r7, #24]
 8006166:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006168:	6979      	ldr	r1, [r7, #20]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	e841 2300 	strex	r3, r2, [r1]
 8006170:	613b      	str	r3, [r7, #16]
   return(result);
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1e4      	bne.n	8006142 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006178:	e007      	b.n	800618a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	699a      	ldr	r2, [r3, #24]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f042 0208 	orr.w	r2, r2, #8
 8006188:	619a      	str	r2, [r3, #24]
}
 800618a:	bf00      	nop
 800618c:	37b0      	adds	r7, #176	@ 0xb0
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	40008000 	.word	0x40008000
 8006198:	08005ac9 	.word	0x08005ac9

0800619c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b0ae      	sub	sp, #184	@ 0xb8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80061aa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69db      	ldr	r3, [r3, #28]
 80061b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061d2:	2b22      	cmp	r3, #34	@ 0x22
 80061d4:	f040 8187 	bne.w	80064e6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80061de:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80061e2:	e12a      	b.n	800643a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ea:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80061f6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80061fa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80061fe:	4013      	ands	r3, r2
 8006200:	b29a      	uxth	r2, r3
 8006202:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006206:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800620c:	1c9a      	adds	r2, r3, #2
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006218:	b29b      	uxth	r3, r3
 800621a:	3b01      	subs	r3, #1
 800621c:	b29a      	uxth	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800622e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	2b00      	cmp	r3, #0
 8006238:	d053      	beq.n	80062e2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800623a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	d011      	beq.n	800626a <UART_RxISR_16BIT_FIFOEN+0xce>
 8006246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800624a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800624e:	2b00      	cmp	r3, #0
 8006250:	d00b      	beq.n	800626a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2201      	movs	r2, #1
 8006258:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006260:	f043 0201 	orr.w	r2, r3, #1
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800626a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b00      	cmp	r3, #0
 8006274:	d011      	beq.n	800629a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006276:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00b      	beq.n	800629a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2202      	movs	r2, #2
 8006288:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006290:	f043 0204 	orr.w	r2, r3, #4
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800629a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800629e:	f003 0304 	and.w	r3, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d011      	beq.n	80062ca <UART_RxISR_16BIT_FIFOEN+0x12e>
 80062a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00b      	beq.n	80062ca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2204      	movs	r2, #4
 80062b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062c0:	f043 0202 	orr.w	r2, r3, #2
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d006      	beq.n	80062e2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f7fe fd65 	bl	8004da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f040 80a5 	bne.w	800643a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80062fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006304:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	461a      	mov	r2, r3
 800630e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006312:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006316:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006318:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800631a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800631e:	e841 2300 	strex	r3, r2, [r1]
 8006322:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006324:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1e2      	bne.n	80062f0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	3308      	adds	r3, #8
 8006330:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006332:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006334:	e853 3f00 	ldrex	r3, [r3]
 8006338:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800633a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800633c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006340:	f023 0301 	bic.w	r3, r3, #1
 8006344:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	3308      	adds	r3, #8
 800634e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006352:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006354:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006356:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006358:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800635a:	e841 2300 	strex	r3, r2, [r1]
 800635e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1e1      	bne.n	800632a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2220      	movs	r2, #32
 800636a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a60      	ldr	r2, [pc, #384]	@ (8006500 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d021      	beq.n	80063c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d01a      	beq.n	80063c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800639a:	e853 3f00 	ldrex	r3, [r3]
 800639e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	461a      	mov	r2, r3
 80063b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80063b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063bc:	e841 2300 	strex	r3, r2, [r1]
 80063c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80063c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1e4      	bne.n	8006392 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d130      	bne.n	8006432 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e6:	f023 0310 	bic.w	r3, r3, #16
 80063ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80063f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80063fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e4      	bne.n	80063d6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	69db      	ldr	r3, [r3, #28]
 8006412:	f003 0310 	and.w	r3, r3, #16
 8006416:	2b10      	cmp	r3, #16
 8006418:	d103      	bne.n	8006422 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2210      	movs	r2, #16
 8006420:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006428:	4619      	mov	r1, r3
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7fe fcc4 	bl	8004db8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006430:	e00e      	b.n	8006450 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f7fb f9c6 	bl	80017c4 <HAL_UART_RxCpltCallback>
        break;
 8006438:	e00a      	b.n	8006450 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800643a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800643e:	2b00      	cmp	r3, #0
 8006440:	d006      	beq.n	8006450 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8006442:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	f47f aeca 	bne.w	80061e4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006456:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800645a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800645e:	2b00      	cmp	r3, #0
 8006460:	d049      	beq.n	80064f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006468:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800646c:	429a      	cmp	r2, r3
 800646e:	d242      	bcs.n	80064f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	3308      	adds	r3, #8
 8006476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	e853 3f00 	ldrex	r3, [r3]
 800647e:	623b      	str	r3, [r7, #32]
   return(result);
 8006480:	6a3b      	ldr	r3, [r7, #32]
 8006482:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006486:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	3308      	adds	r3, #8
 8006490:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006494:	633a      	str	r2, [r7, #48]	@ 0x30
 8006496:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006498:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800649a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800649c:	e841 2300 	strex	r3, r2, [r1]
 80064a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e3      	bne.n	8006470 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a16      	ldr	r2, [pc, #88]	@ (8006504 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80064ac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	e853 3f00 	ldrex	r3, [r3]
 80064ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f043 0320 	orr.w	r3, r3, #32
 80064c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	461a      	mov	r2, r3
 80064cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064d0:	61fb      	str	r3, [r7, #28]
 80064d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	69b9      	ldr	r1, [r7, #24]
 80064d6:	69fa      	ldr	r2, [r7, #28]
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	617b      	str	r3, [r7, #20]
   return(result);
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e4      	bne.n	80064ae <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80064e4:	e007      	b.n	80064f6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	699a      	ldr	r2, [r3, #24]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 0208 	orr.w	r2, r2, #8
 80064f4:	619a      	str	r2, [r3, #24]
}
 80064f6:	bf00      	nop
 80064f8:	37b8      	adds	r7, #184	@ 0xb8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	40008000 	.word	0x40008000
 8006504:	08005c81 	.word	0x08005c81

08006508 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006552:	2b01      	cmp	r3, #1
 8006554:	d101      	bne.n	800655a <HAL_UARTEx_DisableFifoMode+0x16>
 8006556:	2302      	movs	r3, #2
 8006558:	e027      	b.n	80065aa <HAL_UARTEx_DisableFifoMode+0x66>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2224      	movs	r2, #36	@ 0x24
 8006566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 0201 	bic.w	r2, r2, #1
 8006580:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006588:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2220      	movs	r2, #32
 800659c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065b6:	b580      	push	{r7, lr}
 80065b8:	b084      	sub	sp, #16
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d101      	bne.n	80065ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80065ca:	2302      	movs	r3, #2
 80065cc:	e02d      	b.n	800662a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2224      	movs	r2, #36	@ 0x24
 80065da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f022 0201 	bic.w	r2, r2, #1
 80065f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	683a      	ldr	r2, [r7, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f850 	bl	80066b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2220      	movs	r2, #32
 800661c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b084      	sub	sp, #16
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006642:	2b01      	cmp	r3, #1
 8006644:	d101      	bne.n	800664a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006646:	2302      	movs	r3, #2
 8006648:	e02d      	b.n	80066a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2224      	movs	r2, #36	@ 0x24
 8006656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f022 0201 	bic.w	r2, r2, #1
 8006670:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 f812 	bl	80066b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2220      	movs	r2, #32
 8006698:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d108      	bne.n	80066d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80066d0:	e031      	b.n	8006736 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80066d2:	2308      	movs	r3, #8
 80066d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80066d6:	2308      	movs	r3, #8
 80066d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	0e5b      	lsrs	r3, r3, #25
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	0f5b      	lsrs	r3, r3, #29
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	f003 0307 	and.w	r3, r3, #7
 80066f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066fa:	7bbb      	ldrb	r3, [r7, #14]
 80066fc:	7b3a      	ldrb	r2, [r7, #12]
 80066fe:	4911      	ldr	r1, [pc, #68]	@ (8006744 <UARTEx_SetNbDataToProcess+0x94>)
 8006700:	5c8a      	ldrb	r2, [r1, r2]
 8006702:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006706:	7b3a      	ldrb	r2, [r7, #12]
 8006708:	490f      	ldr	r1, [pc, #60]	@ (8006748 <UARTEx_SetNbDataToProcess+0x98>)
 800670a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800670c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006710:	b29a      	uxth	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006718:	7bfb      	ldrb	r3, [r7, #15]
 800671a:	7b7a      	ldrb	r2, [r7, #13]
 800671c:	4909      	ldr	r1, [pc, #36]	@ (8006744 <UARTEx_SetNbDataToProcess+0x94>)
 800671e:	5c8a      	ldrb	r2, [r1, r2]
 8006720:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006724:	7b7a      	ldrb	r2, [r7, #13]
 8006726:	4908      	ldr	r1, [pc, #32]	@ (8006748 <UARTEx_SetNbDataToProcess+0x98>)
 8006728:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800672a:	fb93 f3f2 	sdiv	r3, r3, r2
 800672e:	b29a      	uxth	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006736:	bf00      	nop
 8006738:	3714      	adds	r7, #20
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop
 8006744:	0800aa84 	.word	0x0800aa84
 8006748:	0800aa8c 	.word	0x0800aa8c

0800674c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8006750:	4907      	ldr	r1, [pc, #28]	@ (8006770 <MX_FATFS_Init+0x24>)
 8006752:	4808      	ldr	r0, [pc, #32]	@ (8006774 <MX_FATFS_Init+0x28>)
 8006754:	f000 fd8e 	bl	8007274 <FATFS_LinkDriver>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d002      	beq.n	8006764 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800675e:	f04f 33ff 	mov.w	r3, #4294967295
 8006762:	e003      	b.n	800676c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8006764:	4b04      	ldr	r3, [pc, #16]	@ (8006778 <MX_FATFS_Init+0x2c>)
 8006766:	2201      	movs	r2, #1
 8006768:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800676a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800676c:	4618      	mov	r0, r3
 800676e:	bd80      	pop	{r7, pc}
 8006770:	2000098c 	.word	0x2000098c
 8006774:	2000000c 	.word	0x2000000c
 8006778:	20000990 	.word	0x20000990

0800677c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	4603      	mov	r3, r0
 8006784:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	4618      	mov	r0, r3
 800678a:	f000 f9d3 	bl	8006b34 <USER_SPI_initialize>
 800678e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006790:	4618      	mov	r0, r3
 8006792:	3708      	adds	r7, #8
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	4603      	mov	r3, r0
 80067a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 80067a2:	79fb      	ldrb	r3, [r7, #7]
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 fab1 	bl	8006d0c <USER_SPI_status>
 80067aa:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3708      	adds	r7, #8
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60b9      	str	r1, [r7, #8]
 80067bc:	607a      	str	r2, [r7, #4]
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	4603      	mov	r3, r0
 80067c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 80067c4:	7bf8      	ldrb	r0, [r7, #15]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	68b9      	ldr	r1, [r7, #8]
 80067cc:	f000 fab4 	bl	8006d38 <USER_SPI_read>
 80067d0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b084      	sub	sp, #16
 80067de:	af00      	add	r7, sp, #0
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
 80067e4:	603b      	str	r3, [r7, #0]
 80067e6:	4603      	mov	r3, r0
 80067e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 80067ea:	7bf8      	ldrb	r0, [r7, #15]
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	68b9      	ldr	r1, [r7, #8]
 80067f2:	f000 fb07 	bl	8006e04 <USER_SPI_write>
 80067f6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
 8006806:	4603      	mov	r3, r0
 8006808:	603a      	str	r2, [r7, #0]
 800680a:	71fb      	strb	r3, [r7, #7]
 800680c:	460b      	mov	r3, r1
 800680e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8006810:	79b9      	ldrb	r1, [r7, #6]
 8006812:	79fb      	ldrb	r3, [r7, #7]
 8006814:	683a      	ldr	r2, [r7, #0]
 8006816:	4618      	mov	r0, r3
 8006818:	f000 fb70 	bl	8006efc <USER_SPI_ioctl>
 800681c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800681e:	4618      	mov	r0, r3
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
	...

08006828 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006830:	f7fb fbea 	bl	8002008 <HAL_GetTick>
 8006834:	4603      	mov	r3, r0
 8006836:	4a04      	ldr	r2, [pc, #16]	@ (8006848 <SPI_Timer_On+0x20>)
 8006838:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800683a:	4a04      	ldr	r2, [pc, #16]	@ (800684c <SPI_Timer_On+0x24>)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6013      	str	r3, [r2, #0]
}
 8006840:	bf00      	nop
 8006842:	3708      	adds	r7, #8
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	20000994 	.word	0x20000994
 800684c:	20000998 	.word	0x20000998

08006850 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006850:	b580      	push	{r7, lr}
 8006852:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006854:	f7fb fbd8 	bl	8002008 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	4b06      	ldr	r3, [pc, #24]	@ (8006874 <SPI_Timer_Status+0x24>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	1ad2      	subs	r2, r2, r3
 8006860:	4b05      	ldr	r3, [pc, #20]	@ (8006878 <SPI_Timer_Status+0x28>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	429a      	cmp	r2, r3
 8006866:	bf34      	ite	cc
 8006868:	2301      	movcc	r3, #1
 800686a:	2300      	movcs	r3, #0
 800686c:	b2db      	uxtb	r3, r3
}
 800686e:	4618      	mov	r0, r3
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000994 	.word	0x20000994
 8006878:	20000998 	.word	0x20000998

0800687c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af02      	add	r7, sp, #8
 8006882:	4603      	mov	r3, r0
 8006884:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006886:	f107 020f 	add.w	r2, r7, #15
 800688a:	1df9      	adds	r1, r7, #7
 800688c:	2332      	movs	r3, #50	@ 0x32
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	2301      	movs	r3, #1
 8006892:	4804      	ldr	r0, [pc, #16]	@ (80068a4 <xchg_spi+0x28>)
 8006894:	f7fd f9c5 	bl	8003c22 <HAL_SPI_TransmitReceive>
    return rxDat;
 8006898:	7bfb      	ldrb	r3, [r7, #15]
}
 800689a:	4618      	mov	r0, r3
 800689c:	3710      	adds	r7, #16
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	200007f8 	.word	0x200007f8

080068a8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80068a8:	b590      	push	{r4, r7, lr}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80068b2:	2300      	movs	r3, #0
 80068b4:	60fb      	str	r3, [r7, #12]
 80068b6:	e00a      	b.n	80068ce <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	18d4      	adds	r4, r2, r3
 80068be:	20ff      	movs	r0, #255	@ 0xff
 80068c0:	f7ff ffdc 	bl	800687c <xchg_spi>
 80068c4:	4603      	mov	r3, r0
 80068c6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	3301      	adds	r3, #1
 80068cc:	60fb      	str	r3, [r7, #12]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d3f0      	bcc.n	80068b8 <rcvr_spi_multi+0x10>
	}
}
 80068d6:	bf00      	nop
 80068d8:	bf00      	nop
 80068da:	3714      	adds	r7, #20
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd90      	pop	{r4, r7, pc}

080068e0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	f04f 33ff 	mov.w	r3, #4294967295
 80068f2:	6879      	ldr	r1, [r7, #4]
 80068f4:	4803      	ldr	r0, [pc, #12]	@ (8006904 <xmit_spi_multi+0x24>)
 80068f6:	f7fd f81e 	bl	8003936 <HAL_SPI_Transmit>
}
 80068fa:	bf00      	nop
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	200007f8 	.word	0x200007f8

08006908 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b086      	sub	sp, #24
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006910:	f7fb fb7a 	bl	8002008 <HAL_GetTick>
 8006914:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800691a:	20ff      	movs	r0, #255	@ 0xff
 800691c:	f7ff ffae 	bl	800687c <xchg_spi>
 8006920:	4603      	mov	r3, r0
 8006922:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	2bff      	cmp	r3, #255	@ 0xff
 8006928:	d007      	beq.n	800693a <wait_ready+0x32>
 800692a:	f7fb fb6d 	bl	8002008 <HAL_GetTick>
 800692e:	4602      	mov	r2, r0
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	429a      	cmp	r2, r3
 8006938:	d8ef      	bhi.n	800691a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800693a:	7bfb      	ldrb	r3, [r7, #15]
 800693c:	2bff      	cmp	r3, #255	@ 0xff
 800693e:	bf0c      	ite	eq
 8006940:	2301      	moveq	r3, #1
 8006942:	2300      	movne	r3, #0
 8006944:	b2db      	uxtb	r3, r3
}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006954:	2201      	movs	r2, #1
 8006956:	2102      	movs	r1, #2
 8006958:	4803      	ldr	r0, [pc, #12]	@ (8006968 <despiselect+0x18>)
 800695a:	f7fb fed5 	bl	8002708 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800695e:	20ff      	movs	r0, #255	@ 0xff
 8006960:	f7ff ff8c 	bl	800687c <xchg_spi>

}
 8006964:	bf00      	nop
 8006966:	bd80      	pop	{r7, pc}
 8006968:	48000400 	.word	0x48000400

0800696c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800696c:	b580      	push	{r7, lr}
 800696e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006970:	2200      	movs	r2, #0
 8006972:	2102      	movs	r1, #2
 8006974:	4809      	ldr	r0, [pc, #36]	@ (800699c <spiselect+0x30>)
 8006976:	f7fb fec7 	bl	8002708 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800697a:	20ff      	movs	r0, #255	@ 0xff
 800697c:	f7ff ff7e 	bl	800687c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006980:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006984:	f7ff ffc0 	bl	8006908 <wait_ready>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <spiselect+0x26>
 800698e:	2301      	movs	r3, #1
 8006990:	e002      	b.n	8006998 <spiselect+0x2c>

	despiselect();
 8006992:	f7ff ffdd 	bl	8006950 <despiselect>
	return 0;	/* Timeout */
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	bd80      	pop	{r7, pc}
 800699c:	48000400 	.word	0x48000400

080069a0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80069aa:	20c8      	movs	r0, #200	@ 0xc8
 80069ac:	f7ff ff3c 	bl	8006828 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80069b0:	20ff      	movs	r0, #255	@ 0xff
 80069b2:	f7ff ff63 	bl	800687c <xchg_spi>
 80069b6:	4603      	mov	r3, r0
 80069b8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
 80069bc:	2bff      	cmp	r3, #255	@ 0xff
 80069be:	d104      	bne.n	80069ca <rcvr_datablock+0x2a>
 80069c0:	f7ff ff46 	bl	8006850 <SPI_Timer_Status>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d1f2      	bne.n	80069b0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80069ca:	7bfb      	ldrb	r3, [r7, #15]
 80069cc:	2bfe      	cmp	r3, #254	@ 0xfe
 80069ce:	d001      	beq.n	80069d4 <rcvr_datablock+0x34>
 80069d0:	2300      	movs	r3, #0
 80069d2:	e00a      	b.n	80069ea <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80069d4:	6839      	ldr	r1, [r7, #0]
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff ff66 	bl	80068a8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80069dc:	20ff      	movs	r0, #255	@ 0xff
 80069de:	f7ff ff4d 	bl	800687c <xchg_spi>
 80069e2:	20ff      	movs	r0, #255	@ 0xff
 80069e4:	f7ff ff4a 	bl	800687c <xchg_spi>

	return 1;						/* Function succeeded */
 80069e8:	2301      	movs	r3, #1
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	460b      	mov	r3, r1
 80069fc:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80069fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006a02:	f7ff ff81 	bl	8006908 <wait_ready>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <xmit_datablock+0x1e>
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	e01e      	b.n	8006a4e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006a10:	78fb      	ldrb	r3, [r7, #3]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff ff32 	bl	800687c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006a18:	78fb      	ldrb	r3, [r7, #3]
 8006a1a:	2bfd      	cmp	r3, #253	@ 0xfd
 8006a1c:	d016      	beq.n	8006a4c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006a1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f7ff ff5c 	bl	80068e0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006a28:	20ff      	movs	r0, #255	@ 0xff
 8006a2a:	f7ff ff27 	bl	800687c <xchg_spi>
 8006a2e:	20ff      	movs	r0, #255	@ 0xff
 8006a30:	f7ff ff24 	bl	800687c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006a34:	20ff      	movs	r0, #255	@ 0xff
 8006a36:	f7ff ff21 	bl	800687c <xchg_spi>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006a3e:	7bfb      	ldrb	r3, [r7, #15]
 8006a40:	f003 031f 	and.w	r3, r3, #31
 8006a44:	2b05      	cmp	r3, #5
 8006a46:	d001      	beq.n	8006a4c <xmit_datablock+0x5a>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	e000      	b.n	8006a4e <xmit_datablock+0x5c>
	}
	return 1;
 8006a4c:	2301      	movs	r3, #1
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b084      	sub	sp, #16
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	6039      	str	r1, [r7, #0]
 8006a60:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	da0e      	bge.n	8006a88 <send_cmd+0x32>
		cmd &= 0x7F;
 8006a6a:	79fb      	ldrb	r3, [r7, #7]
 8006a6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a70:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006a72:	2100      	movs	r1, #0
 8006a74:	2037      	movs	r0, #55	@ 0x37
 8006a76:	f7ff ffee 	bl	8006a56 <send_cmd>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006a7e:	7bbb      	ldrb	r3, [r7, #14]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d901      	bls.n	8006a88 <send_cmd+0x32>
 8006a84:	7bbb      	ldrb	r3, [r7, #14]
 8006a86:	e051      	b.n	8006b2c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006a88:	79fb      	ldrb	r3, [r7, #7]
 8006a8a:	2b0c      	cmp	r3, #12
 8006a8c:	d008      	beq.n	8006aa0 <send_cmd+0x4a>
		despiselect();
 8006a8e:	f7ff ff5f 	bl	8006950 <despiselect>
		if (!spiselect()) return 0xFF;
 8006a92:	f7ff ff6b 	bl	800696c <spiselect>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <send_cmd+0x4a>
 8006a9c:	23ff      	movs	r3, #255	@ 0xff
 8006a9e:	e045      	b.n	8006b2c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006aa0:	79fb      	ldrb	r3, [r7, #7]
 8006aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff fee7 	bl	800687c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	0e1b      	lsrs	r3, r3, #24
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7ff fee1 	bl	800687c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	0c1b      	lsrs	r3, r3, #16
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7ff fedb 	bl	800687c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	0a1b      	lsrs	r3, r3, #8
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	4618      	mov	r0, r3
 8006ace:	f7ff fed5 	bl	800687c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff fed0 	bl	800687c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006adc:	2301      	movs	r3, #1
 8006ade:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006ae0:	79fb      	ldrb	r3, [r7, #7]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <send_cmd+0x94>
 8006ae6:	2395      	movs	r3, #149	@ 0x95
 8006ae8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006aea:	79fb      	ldrb	r3, [r7, #7]
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d101      	bne.n	8006af4 <send_cmd+0x9e>
 8006af0:	2387      	movs	r3, #135	@ 0x87
 8006af2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006af4:	7bfb      	ldrb	r3, [r7, #15]
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7ff fec0 	bl	800687c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006afc:	79fb      	ldrb	r3, [r7, #7]
 8006afe:	2b0c      	cmp	r3, #12
 8006b00:	d102      	bne.n	8006b08 <send_cmd+0xb2>
 8006b02:	20ff      	movs	r0, #255	@ 0xff
 8006b04:	f7ff feba 	bl	800687c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006b08:	230a      	movs	r3, #10
 8006b0a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006b0c:	20ff      	movs	r0, #255	@ 0xff
 8006b0e:	f7ff feb5 	bl	800687c <xchg_spi>
 8006b12:	4603      	mov	r3, r0
 8006b14:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006b16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	da05      	bge.n	8006b2a <send_cmd+0xd4>
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	73fb      	strb	r3, [r7, #15]
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1f0      	bne.n	8006b0c <send_cmd+0xb6>

	return res;							/* Return received response */
 8006b2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006b34:	b590      	push	{r4, r7, lr}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d001      	beq.n	8006b48 <USER_SPI_initialize+0x14>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e0d6      	b.n	8006cf6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006b48:	4b6d      	ldr	r3, [pc, #436]	@ (8006d00 <USER_SPI_initialize+0x1cc>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	f003 0302 	and.w	r3, r3, #2
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <USER_SPI_initialize+0x2a>
 8006b56:	4b6a      	ldr	r3, [pc, #424]	@ (8006d00 <USER_SPI_initialize+0x1cc>)
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	e0cb      	b.n	8006cf6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8006b5e:	4b69      	ldr	r3, [pc, #420]	@ (8006d04 <USER_SPI_initialize+0x1d0>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006b68:	4b66      	ldr	r3, [pc, #408]	@ (8006d04 <USER_SPI_initialize+0x1d0>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8006b70:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006b72:	230a      	movs	r3, #10
 8006b74:	73fb      	strb	r3, [r7, #15]
 8006b76:	e005      	b.n	8006b84 <USER_SPI_initialize+0x50>
 8006b78:	20ff      	movs	r0, #255	@ 0xff
 8006b7a:	f7ff fe7f 	bl	800687c <xchg_spi>
 8006b7e:	7bfb      	ldrb	r3, [r7, #15]
 8006b80:	3b01      	subs	r3, #1
 8006b82:	73fb      	strb	r3, [r7, #15]
 8006b84:	7bfb      	ldrb	r3, [r7, #15]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1f6      	bne.n	8006b78 <USER_SPI_initialize+0x44>

	ty = 0;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006b8e:	2100      	movs	r1, #0
 8006b90:	2000      	movs	r0, #0
 8006b92:	f7ff ff60 	bl	8006a56 <send_cmd>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	f040 808b 	bne.w	8006cb4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006b9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006ba2:	f7ff fe41 	bl	8006828 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006ba6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006baa:	2008      	movs	r0, #8
 8006bac:	f7ff ff53 	bl	8006a56 <send_cmd>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d151      	bne.n	8006c5a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	73fb      	strb	r3, [r7, #15]
 8006bba:	e00d      	b.n	8006bd8 <USER_SPI_initialize+0xa4>
 8006bbc:	7bfc      	ldrb	r4, [r7, #15]
 8006bbe:	20ff      	movs	r0, #255	@ 0xff
 8006bc0:	f7ff fe5c 	bl	800687c <xchg_spi>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	f104 0310 	add.w	r3, r4, #16
 8006bcc:	443b      	add	r3, r7
 8006bce:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006bd2:	7bfb      	ldrb	r3, [r7, #15]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	73fb      	strb	r3, [r7, #15]
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
 8006bda:	2b03      	cmp	r3, #3
 8006bdc:	d9ee      	bls.n	8006bbc <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006bde:	7abb      	ldrb	r3, [r7, #10]
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d167      	bne.n	8006cb4 <USER_SPI_initialize+0x180>
 8006be4:	7afb      	ldrb	r3, [r7, #11]
 8006be6:	2baa      	cmp	r3, #170	@ 0xaa
 8006be8:	d164      	bne.n	8006cb4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006bea:	bf00      	nop
 8006bec:	f7ff fe30 	bl	8006850 <SPI_Timer_Status>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d007      	beq.n	8006c06 <USER_SPI_initialize+0xd2>
 8006bf6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006bfa:	20a9      	movs	r0, #169	@ 0xa9
 8006bfc:	f7ff ff2b 	bl	8006a56 <send_cmd>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1f2      	bne.n	8006bec <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006c06:	f7ff fe23 	bl	8006850 <SPI_Timer_Status>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d051      	beq.n	8006cb4 <USER_SPI_initialize+0x180>
 8006c10:	2100      	movs	r1, #0
 8006c12:	203a      	movs	r0, #58	@ 0x3a
 8006c14:	f7ff ff1f 	bl	8006a56 <send_cmd>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d14a      	bne.n	8006cb4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006c1e:	2300      	movs	r3, #0
 8006c20:	73fb      	strb	r3, [r7, #15]
 8006c22:	e00d      	b.n	8006c40 <USER_SPI_initialize+0x10c>
 8006c24:	7bfc      	ldrb	r4, [r7, #15]
 8006c26:	20ff      	movs	r0, #255	@ 0xff
 8006c28:	f7ff fe28 	bl	800687c <xchg_spi>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	461a      	mov	r2, r3
 8006c30:	f104 0310 	add.w	r3, r4, #16
 8006c34:	443b      	add	r3, r7
 8006c36:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006c3a:	7bfb      	ldrb	r3, [r7, #15]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	73fb      	strb	r3, [r7, #15]
 8006c40:	7bfb      	ldrb	r3, [r7, #15]
 8006c42:	2b03      	cmp	r3, #3
 8006c44:	d9ee      	bls.n	8006c24 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006c46:	7a3b      	ldrb	r3, [r7, #8]
 8006c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <USER_SPI_initialize+0x120>
 8006c50:	230c      	movs	r3, #12
 8006c52:	e000      	b.n	8006c56 <USER_SPI_initialize+0x122>
 8006c54:	2304      	movs	r3, #4
 8006c56:	737b      	strb	r3, [r7, #13]
 8006c58:	e02c      	b.n	8006cb4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	20a9      	movs	r0, #169	@ 0xa9
 8006c5e:	f7ff fefa 	bl	8006a56 <send_cmd>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d804      	bhi.n	8006c72 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006c68:	2302      	movs	r3, #2
 8006c6a:	737b      	strb	r3, [r7, #13]
 8006c6c:	23a9      	movs	r3, #169	@ 0xa9
 8006c6e:	73bb      	strb	r3, [r7, #14]
 8006c70:	e003      	b.n	8006c7a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006c72:	2301      	movs	r3, #1
 8006c74:	737b      	strb	r3, [r7, #13]
 8006c76:	2301      	movs	r3, #1
 8006c78:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006c7a:	bf00      	nop
 8006c7c:	f7ff fde8 	bl	8006850 <SPI_Timer_Status>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d007      	beq.n	8006c96 <USER_SPI_initialize+0x162>
 8006c86:	7bbb      	ldrb	r3, [r7, #14]
 8006c88:	2100      	movs	r1, #0
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff fee3 	bl	8006a56 <send_cmd>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1f2      	bne.n	8006c7c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006c96:	f7ff fddb 	bl	8006850 <SPI_Timer_Status>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d007      	beq.n	8006cb0 <USER_SPI_initialize+0x17c>
 8006ca0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006ca4:	2010      	movs	r0, #16
 8006ca6:	f7ff fed6 	bl	8006a56 <send_cmd>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d001      	beq.n	8006cb4 <USER_SPI_initialize+0x180>
				ty = 0;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006cb4:	4a14      	ldr	r2, [pc, #80]	@ (8006d08 <USER_SPI_initialize+0x1d4>)
 8006cb6:	7b7b      	ldrb	r3, [r7, #13]
 8006cb8:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006cba:	f7ff fe49 	bl	8006950 <despiselect>

	if (ty) {			/* OK */
 8006cbe:	7b7b      	ldrb	r3, [r7, #13]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d012      	beq.n	8006cea <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8006d04 <USER_SPI_initialize+0x1d0>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006cce:	4b0d      	ldr	r3, [pc, #52]	@ (8006d04 <USER_SPI_initialize+0x1d0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 0210 	orr.w	r2, r2, #16
 8006cd6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006cd8:	4b09      	ldr	r3, [pc, #36]	@ (8006d00 <USER_SPI_initialize+0x1cc>)
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	f023 0301 	bic.w	r3, r3, #1
 8006ce2:	b2da      	uxtb	r2, r3
 8006ce4:	4b06      	ldr	r3, [pc, #24]	@ (8006d00 <USER_SPI_initialize+0x1cc>)
 8006ce6:	701a      	strb	r2, [r3, #0]
 8006ce8:	e002      	b.n	8006cf0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006cea:	4b05      	ldr	r3, [pc, #20]	@ (8006d00 <USER_SPI_initialize+0x1cc>)
 8006cec:	2201      	movs	r2, #1
 8006cee:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006cf0:	4b03      	ldr	r3, [pc, #12]	@ (8006d00 <USER_SPI_initialize+0x1cc>)
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	b2db      	uxtb	r3, r3
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd90      	pop	{r4, r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	20000020 	.word	0x20000020
 8006d04:	200007f8 	.word	0x200007f8
 8006d08:	20000991 	.word	0x20000991

08006d0c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	4603      	mov	r3, r0
 8006d14:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006d16:	79fb      	ldrb	r3, [r7, #7]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <USER_SPI_status+0x14>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e002      	b.n	8006d26 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006d20:	4b04      	ldr	r3, [pc, #16]	@ (8006d34 <USER_SPI_status+0x28>)
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	b2db      	uxtb	r3, r3
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	370c      	adds	r7, #12
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	20000020 	.word	0x20000020

08006d38 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60b9      	str	r1, [r7, #8]
 8006d40:	607a      	str	r2, [r7, #4]
 8006d42:	603b      	str	r3, [r7, #0]
 8006d44:	4603      	mov	r3, r0
 8006d46:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006d48:	7bfb      	ldrb	r3, [r7, #15]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d102      	bne.n	8006d54 <USER_SPI_read+0x1c>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <USER_SPI_read+0x20>
 8006d54:	2304      	movs	r3, #4
 8006d56:	e04d      	b.n	8006df4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006d58:	4b28      	ldr	r3, [pc, #160]	@ (8006dfc <USER_SPI_read+0xc4>)
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d001      	beq.n	8006d6a <USER_SPI_read+0x32>
 8006d66:	2303      	movs	r3, #3
 8006d68:	e044      	b.n	8006df4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006d6a:	4b25      	ldr	r3, [pc, #148]	@ (8006e00 <USER_SPI_read+0xc8>)
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	f003 0308 	and.w	r3, r3, #8
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d102      	bne.n	8006d7c <USER_SPI_read+0x44>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	025b      	lsls	r3, r3, #9
 8006d7a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d111      	bne.n	8006da6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	2011      	movs	r0, #17
 8006d86:	f7ff fe66 	bl	8006a56 <send_cmd>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d129      	bne.n	8006de4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006d90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006d94:	68b8      	ldr	r0, [r7, #8]
 8006d96:	f7ff fe03 	bl	80069a0 <rcvr_datablock>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d021      	beq.n	8006de4 <USER_SPI_read+0xac>
			count = 0;
 8006da0:	2300      	movs	r3, #0
 8006da2:	603b      	str	r3, [r7, #0]
 8006da4:	e01e      	b.n	8006de4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006da6:	6879      	ldr	r1, [r7, #4]
 8006da8:	2012      	movs	r0, #18
 8006daa:	f7ff fe54 	bl	8006a56 <send_cmd>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d117      	bne.n	8006de4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006db4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006db8:	68b8      	ldr	r0, [r7, #8]
 8006dba:	f7ff fdf1 	bl	80069a0 <rcvr_datablock>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00a      	beq.n	8006dda <USER_SPI_read+0xa2>
				buff += 512;
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006dca:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	603b      	str	r3, [r7, #0]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1ed      	bne.n	8006db4 <USER_SPI_read+0x7c>
 8006dd8:	e000      	b.n	8006ddc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006dda:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006ddc:	2100      	movs	r1, #0
 8006dde:	200c      	movs	r0, #12
 8006de0:	f7ff fe39 	bl	8006a56 <send_cmd>
		}
	}
	despiselect();
 8006de4:	f7ff fdb4 	bl	8006950 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	bf14      	ite	ne
 8006dee:	2301      	movne	r3, #1
 8006df0:	2300      	moveq	r3, #0
 8006df2:	b2db      	uxtb	r3, r3
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	20000020 	.word	0x20000020
 8006e00:	20000991 	.word	0x20000991

08006e04 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60b9      	str	r1, [r7, #8]
 8006e0c:	607a      	str	r2, [r7, #4]
 8006e0e:	603b      	str	r3, [r7, #0]
 8006e10:	4603      	mov	r3, r0
 8006e12:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d102      	bne.n	8006e20 <USER_SPI_write+0x1c>
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <USER_SPI_write+0x20>
 8006e20:	2304      	movs	r3, #4
 8006e22:	e063      	b.n	8006eec <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006e24:	4b33      	ldr	r3, [pc, #204]	@ (8006ef4 <USER_SPI_write+0xf0>)
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d001      	beq.n	8006e36 <USER_SPI_write+0x32>
 8006e32:	2303      	movs	r3, #3
 8006e34:	e05a      	b.n	8006eec <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006e36:	4b2f      	ldr	r3, [pc, #188]	@ (8006ef4 <USER_SPI_write+0xf0>)
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	f003 0304 	and.w	r3, r3, #4
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d001      	beq.n	8006e48 <USER_SPI_write+0x44>
 8006e44:	2302      	movs	r3, #2
 8006e46:	e051      	b.n	8006eec <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006e48:	4b2b      	ldr	r3, [pc, #172]	@ (8006ef8 <USER_SPI_write+0xf4>)
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	f003 0308 	and.w	r3, r3, #8
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d102      	bne.n	8006e5a <USER_SPI_write+0x56>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	025b      	lsls	r3, r3, #9
 8006e58:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d110      	bne.n	8006e82 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006e60:	6879      	ldr	r1, [r7, #4]
 8006e62:	2018      	movs	r0, #24
 8006e64:	f7ff fdf7 	bl	8006a56 <send_cmd>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d136      	bne.n	8006edc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006e6e:	21fe      	movs	r1, #254	@ 0xfe
 8006e70:	68b8      	ldr	r0, [r7, #8]
 8006e72:	f7ff fdbe 	bl	80069f2 <xmit_datablock>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d02f      	beq.n	8006edc <USER_SPI_write+0xd8>
			count = 0;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	603b      	str	r3, [r7, #0]
 8006e80:	e02c      	b.n	8006edc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006e82:	4b1d      	ldr	r3, [pc, #116]	@ (8006ef8 <USER_SPI_write+0xf4>)
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	f003 0306 	and.w	r3, r3, #6
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <USER_SPI_write+0x92>
 8006e8e:	6839      	ldr	r1, [r7, #0]
 8006e90:	2097      	movs	r0, #151	@ 0x97
 8006e92:	f7ff fde0 	bl	8006a56 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006e96:	6879      	ldr	r1, [r7, #4]
 8006e98:	2019      	movs	r0, #25
 8006e9a:	f7ff fddc 	bl	8006a56 <send_cmd>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d11b      	bne.n	8006edc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006ea4:	21fc      	movs	r1, #252	@ 0xfc
 8006ea6:	68b8      	ldr	r0, [r7, #8]
 8006ea8:	f7ff fda3 	bl	80069f2 <xmit_datablock>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d00a      	beq.n	8006ec8 <USER_SPI_write+0xc4>
				buff += 512;
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006eb8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1ee      	bne.n	8006ea4 <USER_SPI_write+0xa0>
 8006ec6:	e000      	b.n	8006eca <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006ec8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006eca:	21fd      	movs	r1, #253	@ 0xfd
 8006ecc:	2000      	movs	r0, #0
 8006ece:	f7ff fd90 	bl	80069f2 <xmit_datablock>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <USER_SPI_write+0xd8>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006edc:	f7ff fd38 	bl	8006950 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	bf14      	ite	ne
 8006ee6:	2301      	movne	r3, #1
 8006ee8:	2300      	moveq	r3, #0
 8006eea:	b2db      	uxtb	r3, r3
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	20000020 	.word	0x20000020
 8006ef8:	20000991 	.word	0x20000991

08006efc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b08c      	sub	sp, #48	@ 0x30
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	4603      	mov	r3, r0
 8006f04:	603a      	str	r2, [r7, #0]
 8006f06:	71fb      	strb	r3, [r7, #7]
 8006f08:	460b      	mov	r3, r1
 8006f0a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006f0c:	79fb      	ldrb	r3, [r7, #7]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d001      	beq.n	8006f16 <USER_SPI_ioctl+0x1a>
 8006f12:	2304      	movs	r3, #4
 8006f14:	e15a      	b.n	80071cc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006f16:	4baf      	ldr	r3, [pc, #700]	@ (80071d4 <USER_SPI_ioctl+0x2d8>)
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	f003 0301 	and.w	r3, r3, #1
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <USER_SPI_ioctl+0x2c>
 8006f24:	2303      	movs	r3, #3
 8006f26:	e151      	b.n	80071cc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8006f2e:	79bb      	ldrb	r3, [r7, #6]
 8006f30:	2b04      	cmp	r3, #4
 8006f32:	f200 8136 	bhi.w	80071a2 <USER_SPI_ioctl+0x2a6>
 8006f36:	a201      	add	r2, pc, #4	@ (adr r2, 8006f3c <USER_SPI_ioctl+0x40>)
 8006f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3c:	08006f51 	.word	0x08006f51
 8006f40:	08006f65 	.word	0x08006f65
 8006f44:	080071a3 	.word	0x080071a3
 8006f48:	08007011 	.word	0x08007011
 8006f4c:	08007107 	.word	0x08007107
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8006f50:	f7ff fd0c 	bl	800696c <spiselect>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 8127 	beq.w	80071aa <USER_SPI_ioctl+0x2ae>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006f62:	e122      	b.n	80071aa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006f64:	2100      	movs	r1, #0
 8006f66:	2009      	movs	r0, #9
 8006f68:	f7ff fd75 	bl	8006a56 <send_cmd>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f040 811d 	bne.w	80071ae <USER_SPI_ioctl+0x2b2>
 8006f74:	f107 030c 	add.w	r3, r7, #12
 8006f78:	2110      	movs	r1, #16
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff fd10 	bl	80069a0 <rcvr_datablock>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f000 8113 	beq.w	80071ae <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006f88:	7b3b      	ldrb	r3, [r7, #12]
 8006f8a:	099b      	lsrs	r3, r3, #6
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d111      	bne.n	8006fb6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006f92:	7d7b      	ldrb	r3, [r7, #21]
 8006f94:	461a      	mov	r2, r3
 8006f96:	7d3b      	ldrb	r3, [r7, #20]
 8006f98:	021b      	lsls	r3, r3, #8
 8006f9a:	4413      	add	r3, r2
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	7cfb      	ldrb	r3, [r7, #19]
 8006fa0:	041b      	lsls	r3, r3, #16
 8006fa2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8006fa6:	4413      	add	r3, r2
 8006fa8:	3301      	adds	r3, #1
 8006faa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	029a      	lsls	r2, r3, #10
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	e028      	b.n	8007008 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006fb6:	7c7b      	ldrb	r3, [r7, #17]
 8006fb8:	f003 030f 	and.w	r3, r3, #15
 8006fbc:	b2da      	uxtb	r2, r3
 8006fbe:	7dbb      	ldrb	r3, [r7, #22]
 8006fc0:	09db      	lsrs	r3, r3, #7
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	4413      	add	r3, r2
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	7d7b      	ldrb	r3, [r7, #21]
 8006fca:	005b      	lsls	r3, r3, #1
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	f003 0306 	and.w	r3, r3, #6
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	4413      	add	r3, r2
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	3302      	adds	r3, #2
 8006fda:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006fde:	7d3b      	ldrb	r3, [r7, #20]
 8006fe0:	099b      	lsrs	r3, r3, #6
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	7cfb      	ldrb	r3, [r7, #19]
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	441a      	add	r2, r3
 8006fec:	7cbb      	ldrb	r3, [r7, #18]
 8006fee:	029b      	lsls	r3, r3, #10
 8006ff0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ff4:	4413      	add	r3, r2
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006ffa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ffe:	3b09      	subs	r3, #9
 8007000:	69fa      	ldr	r2, [r7, #28]
 8007002:	409a      	lsls	r2, r3
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007008:	2300      	movs	r3, #0
 800700a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800700e:	e0ce      	b.n	80071ae <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007010:	4b71      	ldr	r3, [pc, #452]	@ (80071d8 <USER_SPI_ioctl+0x2dc>)
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	f003 0304 	and.w	r3, r3, #4
 8007018:	2b00      	cmp	r3, #0
 800701a:	d031      	beq.n	8007080 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800701c:	2100      	movs	r1, #0
 800701e:	208d      	movs	r0, #141	@ 0x8d
 8007020:	f7ff fd19 	bl	8006a56 <send_cmd>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	f040 80c3 	bne.w	80071b2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800702c:	20ff      	movs	r0, #255	@ 0xff
 800702e:	f7ff fc25 	bl	800687c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007032:	f107 030c 	add.w	r3, r7, #12
 8007036:	2110      	movs	r1, #16
 8007038:	4618      	mov	r0, r3
 800703a:	f7ff fcb1 	bl	80069a0 <rcvr_datablock>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	f000 80b6 	beq.w	80071b2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007046:	2330      	movs	r3, #48	@ 0x30
 8007048:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800704c:	e007      	b.n	800705e <USER_SPI_ioctl+0x162>
 800704e:	20ff      	movs	r0, #255	@ 0xff
 8007050:	f7ff fc14 	bl	800687c <xchg_spi>
 8007054:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007058:	3b01      	subs	r3, #1
 800705a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800705e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1f3      	bne.n	800704e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007066:	7dbb      	ldrb	r3, [r7, #22]
 8007068:	091b      	lsrs	r3, r3, #4
 800706a:	b2db      	uxtb	r3, r3
 800706c:	461a      	mov	r2, r3
 800706e:	2310      	movs	r3, #16
 8007070:	fa03 f202 	lsl.w	r2, r3, r2
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007078:	2300      	movs	r3, #0
 800707a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800707e:	e098      	b.n	80071b2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007080:	2100      	movs	r1, #0
 8007082:	2009      	movs	r0, #9
 8007084:	f7ff fce7 	bl	8006a56 <send_cmd>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	f040 8091 	bne.w	80071b2 <USER_SPI_ioctl+0x2b6>
 8007090:	f107 030c 	add.w	r3, r7, #12
 8007094:	2110      	movs	r1, #16
 8007096:	4618      	mov	r0, r3
 8007098:	f7ff fc82 	bl	80069a0 <rcvr_datablock>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 8087 	beq.w	80071b2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80070a4:	4b4c      	ldr	r3, [pc, #304]	@ (80071d8 <USER_SPI_ioctl+0x2dc>)
 80070a6:	781b      	ldrb	r3, [r3, #0]
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d012      	beq.n	80070d6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80070b0:	7dbb      	ldrb	r3, [r7, #22]
 80070b2:	005b      	lsls	r3, r3, #1
 80070b4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80070b8:	7dfa      	ldrb	r2, [r7, #23]
 80070ba:	09d2      	lsrs	r2, r2, #7
 80070bc:	b2d2      	uxtb	r2, r2
 80070be:	4413      	add	r3, r2
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	7e7b      	ldrb	r3, [r7, #25]
 80070c4:	099b      	lsrs	r3, r3, #6
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	3b01      	subs	r3, #1
 80070ca:	fa02 f303 	lsl.w	r3, r2, r3
 80070ce:	461a      	mov	r2, r3
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	e013      	b.n	80070fe <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80070d6:	7dbb      	ldrb	r3, [r7, #22]
 80070d8:	109b      	asrs	r3, r3, #2
 80070da:	b29b      	uxth	r3, r3
 80070dc:	f003 031f 	and.w	r3, r3, #31
 80070e0:	3301      	adds	r3, #1
 80070e2:	7dfa      	ldrb	r2, [r7, #23]
 80070e4:	00d2      	lsls	r2, r2, #3
 80070e6:	f002 0218 	and.w	r2, r2, #24
 80070ea:	7df9      	ldrb	r1, [r7, #23]
 80070ec:	0949      	lsrs	r1, r1, #5
 80070ee:	b2c9      	uxtb	r1, r1
 80070f0:	440a      	add	r2, r1
 80070f2:	3201      	adds	r2, #1
 80070f4:	fb02 f303 	mul.w	r3, r2, r3
 80070f8:	461a      	mov	r2, r3
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80070fe:	2300      	movs	r3, #0
 8007100:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007104:	e055      	b.n	80071b2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007106:	4b34      	ldr	r3, [pc, #208]	@ (80071d8 <USER_SPI_ioctl+0x2dc>)
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	f003 0306 	and.w	r3, r3, #6
 800710e:	2b00      	cmp	r3, #0
 8007110:	d051      	beq.n	80071b6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007112:	f107 020c 	add.w	r2, r7, #12
 8007116:	79fb      	ldrb	r3, [r7, #7]
 8007118:	210b      	movs	r1, #11
 800711a:	4618      	mov	r0, r3
 800711c:	f7ff feee 	bl	8006efc <USER_SPI_ioctl>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d149      	bne.n	80071ba <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007126:	7b3b      	ldrb	r3, [r7, #12]
 8007128:	099b      	lsrs	r3, r3, #6
 800712a:	b2db      	uxtb	r3, r3
 800712c:	2b00      	cmp	r3, #0
 800712e:	d104      	bne.n	800713a <USER_SPI_ioctl+0x23e>
 8007130:	7dbb      	ldrb	r3, [r7, #22]
 8007132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007136:	2b00      	cmp	r3, #0
 8007138:	d041      	beq.n	80071be <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	623b      	str	r3, [r7, #32]
 800713e:	6a3b      	ldr	r3, [r7, #32]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007144:	6a3b      	ldr	r3, [r7, #32]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800714a:	4b23      	ldr	r3, [pc, #140]	@ (80071d8 <USER_SPI_ioctl+0x2dc>)
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	f003 0308 	and.w	r3, r3, #8
 8007152:	2b00      	cmp	r3, #0
 8007154:	d105      	bne.n	8007162 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007158:	025b      	lsls	r3, r3, #9
 800715a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	025b      	lsls	r3, r3, #9
 8007160:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007162:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007164:	2020      	movs	r0, #32
 8007166:	f7ff fc76 	bl	8006a56 <send_cmd>
 800716a:	4603      	mov	r3, r0
 800716c:	2b00      	cmp	r3, #0
 800716e:	d128      	bne.n	80071c2 <USER_SPI_ioctl+0x2c6>
 8007170:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007172:	2021      	movs	r0, #33	@ 0x21
 8007174:	f7ff fc6f 	bl	8006a56 <send_cmd>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d121      	bne.n	80071c2 <USER_SPI_ioctl+0x2c6>
 800717e:	2100      	movs	r1, #0
 8007180:	2026      	movs	r0, #38	@ 0x26
 8007182:	f7ff fc68 	bl	8006a56 <send_cmd>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d11a      	bne.n	80071c2 <USER_SPI_ioctl+0x2c6>
 800718c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007190:	f7ff fbba 	bl	8006908 <wait_ready>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d013      	beq.n	80071c2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800719a:	2300      	movs	r3, #0
 800719c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80071a0:	e00f      	b.n	80071c2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80071a2:	2304      	movs	r3, #4
 80071a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80071a8:	e00c      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		break;
 80071aa:	bf00      	nop
 80071ac:	e00a      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		break;
 80071ae:	bf00      	nop
 80071b0:	e008      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		break;
 80071b2:	bf00      	nop
 80071b4:	e006      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80071b6:	bf00      	nop
 80071b8:	e004      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80071ba:	bf00      	nop
 80071bc:	e002      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80071be:	bf00      	nop
 80071c0:	e000      	b.n	80071c4 <USER_SPI_ioctl+0x2c8>
		break;
 80071c2:	bf00      	nop
	}

	despiselect();
 80071c4:	f7ff fbc4 	bl	8006950 <despiselect>

	return res;
 80071c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3730      	adds	r7, #48	@ 0x30
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	20000020 	.word	0x20000020
 80071d8:	20000991 	.word	0x20000991

080071dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80071dc:	b480      	push	{r7}
 80071de:	b087      	sub	sp, #28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	4613      	mov	r3, r2
 80071e8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80071ea:	2301      	movs	r3, #1
 80071ec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80071ee:	2300      	movs	r3, #0
 80071f0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80071f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 80071f4:	7a5b      	ldrb	r3, [r3, #9]
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d131      	bne.n	8007260 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80071fc:	4b1c      	ldr	r3, [pc, #112]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 80071fe:	7a5b      	ldrb	r3, [r3, #9]
 8007200:	b2db      	uxtb	r3, r3
 8007202:	461a      	mov	r2, r3
 8007204:	4b1a      	ldr	r3, [pc, #104]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 8007206:	2100      	movs	r1, #0
 8007208:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800720a:	4b19      	ldr	r3, [pc, #100]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 800720c:	7a5b      	ldrb	r3, [r3, #9]
 800720e:	b2db      	uxtb	r3, r3
 8007210:	4a17      	ldr	r2, [pc, #92]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4413      	add	r3, r2
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800721a:	4b15      	ldr	r3, [pc, #84]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 800721c:	7a5b      	ldrb	r3, [r3, #9]
 800721e:	b2db      	uxtb	r3, r3
 8007220:	461a      	mov	r2, r3
 8007222:	4b13      	ldr	r3, [pc, #76]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 8007224:	4413      	add	r3, r2
 8007226:	79fa      	ldrb	r2, [r7, #7]
 8007228:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800722a:	4b11      	ldr	r3, [pc, #68]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 800722c:	7a5b      	ldrb	r3, [r3, #9]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	1c5a      	adds	r2, r3, #1
 8007232:	b2d1      	uxtb	r1, r2
 8007234:	4a0e      	ldr	r2, [pc, #56]	@ (8007270 <FATFS_LinkDriverEx+0x94>)
 8007236:	7251      	strb	r1, [r2, #9]
 8007238:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800723a:	7dbb      	ldrb	r3, [r7, #22]
 800723c:	3330      	adds	r3, #48	@ 0x30
 800723e:	b2da      	uxtb	r2, r3
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	3301      	adds	r3, #1
 8007248:	223a      	movs	r2, #58	@ 0x3a
 800724a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	3302      	adds	r3, #2
 8007250:	222f      	movs	r2, #47	@ 0x2f
 8007252:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	3303      	adds	r3, #3
 8007258:	2200      	movs	r2, #0
 800725a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800725c:	2300      	movs	r3, #0
 800725e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007260:	7dfb      	ldrb	r3, [r7, #23]
}
 8007262:	4618      	mov	r0, r3
 8007264:	371c      	adds	r7, #28
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	2000099c 	.word	0x2000099c

08007274 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800727e:	2200      	movs	r2, #0
 8007280:	6839      	ldr	r1, [r7, #0]
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7ff ffaa 	bl	80071dc <FATFS_LinkDriverEx>
 8007288:	4603      	mov	r3, r0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3708      	adds	r7, #8
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <__cvt>:
 8007292:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007296:	ec57 6b10 	vmov	r6, r7, d0
 800729a:	2f00      	cmp	r7, #0
 800729c:	460c      	mov	r4, r1
 800729e:	4619      	mov	r1, r3
 80072a0:	463b      	mov	r3, r7
 80072a2:	bfbb      	ittet	lt
 80072a4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80072a8:	461f      	movlt	r7, r3
 80072aa:	2300      	movge	r3, #0
 80072ac:	232d      	movlt	r3, #45	@ 0x2d
 80072ae:	700b      	strb	r3, [r1, #0]
 80072b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072b2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80072b6:	4691      	mov	r9, r2
 80072b8:	f023 0820 	bic.w	r8, r3, #32
 80072bc:	bfbc      	itt	lt
 80072be:	4632      	movlt	r2, r6
 80072c0:	4616      	movlt	r6, r2
 80072c2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80072c6:	d005      	beq.n	80072d4 <__cvt+0x42>
 80072c8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80072cc:	d100      	bne.n	80072d0 <__cvt+0x3e>
 80072ce:	3401      	adds	r4, #1
 80072d0:	2102      	movs	r1, #2
 80072d2:	e000      	b.n	80072d6 <__cvt+0x44>
 80072d4:	2103      	movs	r1, #3
 80072d6:	ab03      	add	r3, sp, #12
 80072d8:	9301      	str	r3, [sp, #4]
 80072da:	ab02      	add	r3, sp, #8
 80072dc:	9300      	str	r3, [sp, #0]
 80072de:	ec47 6b10 	vmov	d0, r6, r7
 80072e2:	4653      	mov	r3, sl
 80072e4:	4622      	mov	r2, r4
 80072e6:	f000 fed7 	bl	8008098 <_dtoa_r>
 80072ea:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80072ee:	4605      	mov	r5, r0
 80072f0:	d119      	bne.n	8007326 <__cvt+0x94>
 80072f2:	f019 0f01 	tst.w	r9, #1
 80072f6:	d00e      	beq.n	8007316 <__cvt+0x84>
 80072f8:	eb00 0904 	add.w	r9, r0, r4
 80072fc:	2200      	movs	r2, #0
 80072fe:	2300      	movs	r3, #0
 8007300:	4630      	mov	r0, r6
 8007302:	4639      	mov	r1, r7
 8007304:	f7f9 fc08 	bl	8000b18 <__aeabi_dcmpeq>
 8007308:	b108      	cbz	r0, 800730e <__cvt+0x7c>
 800730a:	f8cd 900c 	str.w	r9, [sp, #12]
 800730e:	2230      	movs	r2, #48	@ 0x30
 8007310:	9b03      	ldr	r3, [sp, #12]
 8007312:	454b      	cmp	r3, r9
 8007314:	d31e      	bcc.n	8007354 <__cvt+0xc2>
 8007316:	9b03      	ldr	r3, [sp, #12]
 8007318:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800731a:	1b5b      	subs	r3, r3, r5
 800731c:	4628      	mov	r0, r5
 800731e:	6013      	str	r3, [r2, #0]
 8007320:	b004      	add	sp, #16
 8007322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007326:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800732a:	eb00 0904 	add.w	r9, r0, r4
 800732e:	d1e5      	bne.n	80072fc <__cvt+0x6a>
 8007330:	7803      	ldrb	r3, [r0, #0]
 8007332:	2b30      	cmp	r3, #48	@ 0x30
 8007334:	d10a      	bne.n	800734c <__cvt+0xba>
 8007336:	2200      	movs	r2, #0
 8007338:	2300      	movs	r3, #0
 800733a:	4630      	mov	r0, r6
 800733c:	4639      	mov	r1, r7
 800733e:	f7f9 fbeb 	bl	8000b18 <__aeabi_dcmpeq>
 8007342:	b918      	cbnz	r0, 800734c <__cvt+0xba>
 8007344:	f1c4 0401 	rsb	r4, r4, #1
 8007348:	f8ca 4000 	str.w	r4, [sl]
 800734c:	f8da 3000 	ldr.w	r3, [sl]
 8007350:	4499      	add	r9, r3
 8007352:	e7d3      	b.n	80072fc <__cvt+0x6a>
 8007354:	1c59      	adds	r1, r3, #1
 8007356:	9103      	str	r1, [sp, #12]
 8007358:	701a      	strb	r2, [r3, #0]
 800735a:	e7d9      	b.n	8007310 <__cvt+0x7e>

0800735c <__exponent>:
 800735c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800735e:	2900      	cmp	r1, #0
 8007360:	bfba      	itte	lt
 8007362:	4249      	neglt	r1, r1
 8007364:	232d      	movlt	r3, #45	@ 0x2d
 8007366:	232b      	movge	r3, #43	@ 0x2b
 8007368:	2909      	cmp	r1, #9
 800736a:	7002      	strb	r2, [r0, #0]
 800736c:	7043      	strb	r3, [r0, #1]
 800736e:	dd29      	ble.n	80073c4 <__exponent+0x68>
 8007370:	f10d 0307 	add.w	r3, sp, #7
 8007374:	461d      	mov	r5, r3
 8007376:	270a      	movs	r7, #10
 8007378:	461a      	mov	r2, r3
 800737a:	fbb1 f6f7 	udiv	r6, r1, r7
 800737e:	fb07 1416 	mls	r4, r7, r6, r1
 8007382:	3430      	adds	r4, #48	@ 0x30
 8007384:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007388:	460c      	mov	r4, r1
 800738a:	2c63      	cmp	r4, #99	@ 0x63
 800738c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007390:	4631      	mov	r1, r6
 8007392:	dcf1      	bgt.n	8007378 <__exponent+0x1c>
 8007394:	3130      	adds	r1, #48	@ 0x30
 8007396:	1e94      	subs	r4, r2, #2
 8007398:	f803 1c01 	strb.w	r1, [r3, #-1]
 800739c:	1c41      	adds	r1, r0, #1
 800739e:	4623      	mov	r3, r4
 80073a0:	42ab      	cmp	r3, r5
 80073a2:	d30a      	bcc.n	80073ba <__exponent+0x5e>
 80073a4:	f10d 0309 	add.w	r3, sp, #9
 80073a8:	1a9b      	subs	r3, r3, r2
 80073aa:	42ac      	cmp	r4, r5
 80073ac:	bf88      	it	hi
 80073ae:	2300      	movhi	r3, #0
 80073b0:	3302      	adds	r3, #2
 80073b2:	4403      	add	r3, r0
 80073b4:	1a18      	subs	r0, r3, r0
 80073b6:	b003      	add	sp, #12
 80073b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073ba:	f813 6b01 	ldrb.w	r6, [r3], #1
 80073be:	f801 6f01 	strb.w	r6, [r1, #1]!
 80073c2:	e7ed      	b.n	80073a0 <__exponent+0x44>
 80073c4:	2330      	movs	r3, #48	@ 0x30
 80073c6:	3130      	adds	r1, #48	@ 0x30
 80073c8:	7083      	strb	r3, [r0, #2]
 80073ca:	70c1      	strb	r1, [r0, #3]
 80073cc:	1d03      	adds	r3, r0, #4
 80073ce:	e7f1      	b.n	80073b4 <__exponent+0x58>

080073d0 <_printf_float>:
 80073d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d4:	b08d      	sub	sp, #52	@ 0x34
 80073d6:	460c      	mov	r4, r1
 80073d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80073dc:	4616      	mov	r6, r2
 80073de:	461f      	mov	r7, r3
 80073e0:	4605      	mov	r5, r0
 80073e2:	f000 fd57 	bl	8007e94 <_localeconv_r>
 80073e6:	6803      	ldr	r3, [r0, #0]
 80073e8:	9304      	str	r3, [sp, #16]
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7f8 ff68 	bl	80002c0 <strlen>
 80073f0:	2300      	movs	r3, #0
 80073f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80073f4:	f8d8 3000 	ldr.w	r3, [r8]
 80073f8:	9005      	str	r0, [sp, #20]
 80073fa:	3307      	adds	r3, #7
 80073fc:	f023 0307 	bic.w	r3, r3, #7
 8007400:	f103 0208 	add.w	r2, r3, #8
 8007404:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007408:	f8d4 b000 	ldr.w	fp, [r4]
 800740c:	f8c8 2000 	str.w	r2, [r8]
 8007410:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007414:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007418:	9307      	str	r3, [sp, #28]
 800741a:	f8cd 8018 	str.w	r8, [sp, #24]
 800741e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007422:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007426:	4b9c      	ldr	r3, [pc, #624]	@ (8007698 <_printf_float+0x2c8>)
 8007428:	f04f 32ff 	mov.w	r2, #4294967295
 800742c:	f7f9 fba6 	bl	8000b7c <__aeabi_dcmpun>
 8007430:	bb70      	cbnz	r0, 8007490 <_printf_float+0xc0>
 8007432:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007436:	4b98      	ldr	r3, [pc, #608]	@ (8007698 <_printf_float+0x2c8>)
 8007438:	f04f 32ff 	mov.w	r2, #4294967295
 800743c:	f7f9 fb80 	bl	8000b40 <__aeabi_dcmple>
 8007440:	bb30      	cbnz	r0, 8007490 <_printf_float+0xc0>
 8007442:	2200      	movs	r2, #0
 8007444:	2300      	movs	r3, #0
 8007446:	4640      	mov	r0, r8
 8007448:	4649      	mov	r1, r9
 800744a:	f7f9 fb6f 	bl	8000b2c <__aeabi_dcmplt>
 800744e:	b110      	cbz	r0, 8007456 <_printf_float+0x86>
 8007450:	232d      	movs	r3, #45	@ 0x2d
 8007452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007456:	4a91      	ldr	r2, [pc, #580]	@ (800769c <_printf_float+0x2cc>)
 8007458:	4b91      	ldr	r3, [pc, #580]	@ (80076a0 <_printf_float+0x2d0>)
 800745a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800745e:	bf8c      	ite	hi
 8007460:	4690      	movhi	r8, r2
 8007462:	4698      	movls	r8, r3
 8007464:	2303      	movs	r3, #3
 8007466:	6123      	str	r3, [r4, #16]
 8007468:	f02b 0304 	bic.w	r3, fp, #4
 800746c:	6023      	str	r3, [r4, #0]
 800746e:	f04f 0900 	mov.w	r9, #0
 8007472:	9700      	str	r7, [sp, #0]
 8007474:	4633      	mov	r3, r6
 8007476:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007478:	4621      	mov	r1, r4
 800747a:	4628      	mov	r0, r5
 800747c:	f000 f9d2 	bl	8007824 <_printf_common>
 8007480:	3001      	adds	r0, #1
 8007482:	f040 808d 	bne.w	80075a0 <_printf_float+0x1d0>
 8007486:	f04f 30ff 	mov.w	r0, #4294967295
 800748a:	b00d      	add	sp, #52	@ 0x34
 800748c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007490:	4642      	mov	r2, r8
 8007492:	464b      	mov	r3, r9
 8007494:	4640      	mov	r0, r8
 8007496:	4649      	mov	r1, r9
 8007498:	f7f9 fb70 	bl	8000b7c <__aeabi_dcmpun>
 800749c:	b140      	cbz	r0, 80074b0 <_printf_float+0xe0>
 800749e:	464b      	mov	r3, r9
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	bfbc      	itt	lt
 80074a4:	232d      	movlt	r3, #45	@ 0x2d
 80074a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80074aa:	4a7e      	ldr	r2, [pc, #504]	@ (80076a4 <_printf_float+0x2d4>)
 80074ac:	4b7e      	ldr	r3, [pc, #504]	@ (80076a8 <_printf_float+0x2d8>)
 80074ae:	e7d4      	b.n	800745a <_printf_float+0x8a>
 80074b0:	6863      	ldr	r3, [r4, #4]
 80074b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80074b6:	9206      	str	r2, [sp, #24]
 80074b8:	1c5a      	adds	r2, r3, #1
 80074ba:	d13b      	bne.n	8007534 <_printf_float+0x164>
 80074bc:	2306      	movs	r3, #6
 80074be:	6063      	str	r3, [r4, #4]
 80074c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80074c4:	2300      	movs	r3, #0
 80074c6:	6022      	str	r2, [r4, #0]
 80074c8:	9303      	str	r3, [sp, #12]
 80074ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80074cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80074d0:	ab09      	add	r3, sp, #36	@ 0x24
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	6861      	ldr	r1, [r4, #4]
 80074d6:	ec49 8b10 	vmov	d0, r8, r9
 80074da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80074de:	4628      	mov	r0, r5
 80074e0:	f7ff fed7 	bl	8007292 <__cvt>
 80074e4:	9b06      	ldr	r3, [sp, #24]
 80074e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074e8:	2b47      	cmp	r3, #71	@ 0x47
 80074ea:	4680      	mov	r8, r0
 80074ec:	d129      	bne.n	8007542 <_printf_float+0x172>
 80074ee:	1cc8      	adds	r0, r1, #3
 80074f0:	db02      	blt.n	80074f8 <_printf_float+0x128>
 80074f2:	6863      	ldr	r3, [r4, #4]
 80074f4:	4299      	cmp	r1, r3
 80074f6:	dd41      	ble.n	800757c <_printf_float+0x1ac>
 80074f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80074fc:	fa5f fa8a 	uxtb.w	sl, sl
 8007500:	3901      	subs	r1, #1
 8007502:	4652      	mov	r2, sl
 8007504:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007508:	9109      	str	r1, [sp, #36]	@ 0x24
 800750a:	f7ff ff27 	bl	800735c <__exponent>
 800750e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007510:	1813      	adds	r3, r2, r0
 8007512:	2a01      	cmp	r2, #1
 8007514:	4681      	mov	r9, r0
 8007516:	6123      	str	r3, [r4, #16]
 8007518:	dc02      	bgt.n	8007520 <_printf_float+0x150>
 800751a:	6822      	ldr	r2, [r4, #0]
 800751c:	07d2      	lsls	r2, r2, #31
 800751e:	d501      	bpl.n	8007524 <_printf_float+0x154>
 8007520:	3301      	adds	r3, #1
 8007522:	6123      	str	r3, [r4, #16]
 8007524:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007528:	2b00      	cmp	r3, #0
 800752a:	d0a2      	beq.n	8007472 <_printf_float+0xa2>
 800752c:	232d      	movs	r3, #45	@ 0x2d
 800752e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007532:	e79e      	b.n	8007472 <_printf_float+0xa2>
 8007534:	9a06      	ldr	r2, [sp, #24]
 8007536:	2a47      	cmp	r2, #71	@ 0x47
 8007538:	d1c2      	bne.n	80074c0 <_printf_float+0xf0>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1c0      	bne.n	80074c0 <_printf_float+0xf0>
 800753e:	2301      	movs	r3, #1
 8007540:	e7bd      	b.n	80074be <_printf_float+0xee>
 8007542:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007546:	d9db      	bls.n	8007500 <_printf_float+0x130>
 8007548:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800754c:	d118      	bne.n	8007580 <_printf_float+0x1b0>
 800754e:	2900      	cmp	r1, #0
 8007550:	6863      	ldr	r3, [r4, #4]
 8007552:	dd0b      	ble.n	800756c <_printf_float+0x19c>
 8007554:	6121      	str	r1, [r4, #16]
 8007556:	b913      	cbnz	r3, 800755e <_printf_float+0x18e>
 8007558:	6822      	ldr	r2, [r4, #0]
 800755a:	07d0      	lsls	r0, r2, #31
 800755c:	d502      	bpl.n	8007564 <_printf_float+0x194>
 800755e:	3301      	adds	r3, #1
 8007560:	440b      	add	r3, r1
 8007562:	6123      	str	r3, [r4, #16]
 8007564:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007566:	f04f 0900 	mov.w	r9, #0
 800756a:	e7db      	b.n	8007524 <_printf_float+0x154>
 800756c:	b913      	cbnz	r3, 8007574 <_printf_float+0x1a4>
 800756e:	6822      	ldr	r2, [r4, #0]
 8007570:	07d2      	lsls	r2, r2, #31
 8007572:	d501      	bpl.n	8007578 <_printf_float+0x1a8>
 8007574:	3302      	adds	r3, #2
 8007576:	e7f4      	b.n	8007562 <_printf_float+0x192>
 8007578:	2301      	movs	r3, #1
 800757a:	e7f2      	b.n	8007562 <_printf_float+0x192>
 800757c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007582:	4299      	cmp	r1, r3
 8007584:	db05      	blt.n	8007592 <_printf_float+0x1c2>
 8007586:	6823      	ldr	r3, [r4, #0]
 8007588:	6121      	str	r1, [r4, #16]
 800758a:	07d8      	lsls	r0, r3, #31
 800758c:	d5ea      	bpl.n	8007564 <_printf_float+0x194>
 800758e:	1c4b      	adds	r3, r1, #1
 8007590:	e7e7      	b.n	8007562 <_printf_float+0x192>
 8007592:	2900      	cmp	r1, #0
 8007594:	bfd4      	ite	le
 8007596:	f1c1 0202 	rsble	r2, r1, #2
 800759a:	2201      	movgt	r2, #1
 800759c:	4413      	add	r3, r2
 800759e:	e7e0      	b.n	8007562 <_printf_float+0x192>
 80075a0:	6823      	ldr	r3, [r4, #0]
 80075a2:	055a      	lsls	r2, r3, #21
 80075a4:	d407      	bmi.n	80075b6 <_printf_float+0x1e6>
 80075a6:	6923      	ldr	r3, [r4, #16]
 80075a8:	4642      	mov	r2, r8
 80075aa:	4631      	mov	r1, r6
 80075ac:	4628      	mov	r0, r5
 80075ae:	47b8      	blx	r7
 80075b0:	3001      	adds	r0, #1
 80075b2:	d12b      	bne.n	800760c <_printf_float+0x23c>
 80075b4:	e767      	b.n	8007486 <_printf_float+0xb6>
 80075b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80075ba:	f240 80dd 	bls.w	8007778 <_printf_float+0x3a8>
 80075be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80075c2:	2200      	movs	r2, #0
 80075c4:	2300      	movs	r3, #0
 80075c6:	f7f9 faa7 	bl	8000b18 <__aeabi_dcmpeq>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	d033      	beq.n	8007636 <_printf_float+0x266>
 80075ce:	4a37      	ldr	r2, [pc, #220]	@ (80076ac <_printf_float+0x2dc>)
 80075d0:	2301      	movs	r3, #1
 80075d2:	4631      	mov	r1, r6
 80075d4:	4628      	mov	r0, r5
 80075d6:	47b8      	blx	r7
 80075d8:	3001      	adds	r0, #1
 80075da:	f43f af54 	beq.w	8007486 <_printf_float+0xb6>
 80075de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80075e2:	4543      	cmp	r3, r8
 80075e4:	db02      	blt.n	80075ec <_printf_float+0x21c>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	07d8      	lsls	r0, r3, #31
 80075ea:	d50f      	bpl.n	800760c <_printf_float+0x23c>
 80075ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075f0:	4631      	mov	r1, r6
 80075f2:	4628      	mov	r0, r5
 80075f4:	47b8      	blx	r7
 80075f6:	3001      	adds	r0, #1
 80075f8:	f43f af45 	beq.w	8007486 <_printf_float+0xb6>
 80075fc:	f04f 0900 	mov.w	r9, #0
 8007600:	f108 38ff 	add.w	r8, r8, #4294967295
 8007604:	f104 0a1a 	add.w	sl, r4, #26
 8007608:	45c8      	cmp	r8, r9
 800760a:	dc09      	bgt.n	8007620 <_printf_float+0x250>
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	079b      	lsls	r3, r3, #30
 8007610:	f100 8103 	bmi.w	800781a <_printf_float+0x44a>
 8007614:	68e0      	ldr	r0, [r4, #12]
 8007616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007618:	4298      	cmp	r0, r3
 800761a:	bfb8      	it	lt
 800761c:	4618      	movlt	r0, r3
 800761e:	e734      	b.n	800748a <_printf_float+0xba>
 8007620:	2301      	movs	r3, #1
 8007622:	4652      	mov	r2, sl
 8007624:	4631      	mov	r1, r6
 8007626:	4628      	mov	r0, r5
 8007628:	47b8      	blx	r7
 800762a:	3001      	adds	r0, #1
 800762c:	f43f af2b 	beq.w	8007486 <_printf_float+0xb6>
 8007630:	f109 0901 	add.w	r9, r9, #1
 8007634:	e7e8      	b.n	8007608 <_printf_float+0x238>
 8007636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007638:	2b00      	cmp	r3, #0
 800763a:	dc39      	bgt.n	80076b0 <_printf_float+0x2e0>
 800763c:	4a1b      	ldr	r2, [pc, #108]	@ (80076ac <_printf_float+0x2dc>)
 800763e:	2301      	movs	r3, #1
 8007640:	4631      	mov	r1, r6
 8007642:	4628      	mov	r0, r5
 8007644:	47b8      	blx	r7
 8007646:	3001      	adds	r0, #1
 8007648:	f43f af1d 	beq.w	8007486 <_printf_float+0xb6>
 800764c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007650:	ea59 0303 	orrs.w	r3, r9, r3
 8007654:	d102      	bne.n	800765c <_printf_float+0x28c>
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	07d9      	lsls	r1, r3, #31
 800765a:	d5d7      	bpl.n	800760c <_printf_float+0x23c>
 800765c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007660:	4631      	mov	r1, r6
 8007662:	4628      	mov	r0, r5
 8007664:	47b8      	blx	r7
 8007666:	3001      	adds	r0, #1
 8007668:	f43f af0d 	beq.w	8007486 <_printf_float+0xb6>
 800766c:	f04f 0a00 	mov.w	sl, #0
 8007670:	f104 0b1a 	add.w	fp, r4, #26
 8007674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007676:	425b      	negs	r3, r3
 8007678:	4553      	cmp	r3, sl
 800767a:	dc01      	bgt.n	8007680 <_printf_float+0x2b0>
 800767c:	464b      	mov	r3, r9
 800767e:	e793      	b.n	80075a8 <_printf_float+0x1d8>
 8007680:	2301      	movs	r3, #1
 8007682:	465a      	mov	r2, fp
 8007684:	4631      	mov	r1, r6
 8007686:	4628      	mov	r0, r5
 8007688:	47b8      	blx	r7
 800768a:	3001      	adds	r0, #1
 800768c:	f43f aefb 	beq.w	8007486 <_printf_float+0xb6>
 8007690:	f10a 0a01 	add.w	sl, sl, #1
 8007694:	e7ee      	b.n	8007674 <_printf_float+0x2a4>
 8007696:	bf00      	nop
 8007698:	7fefffff 	.word	0x7fefffff
 800769c:	0800aa98 	.word	0x0800aa98
 80076a0:	0800aa94 	.word	0x0800aa94
 80076a4:	0800aaa0 	.word	0x0800aaa0
 80076a8:	0800aa9c 	.word	0x0800aa9c
 80076ac:	0800abd3 	.word	0x0800abd3
 80076b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80076b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80076b6:	4553      	cmp	r3, sl
 80076b8:	bfa8      	it	ge
 80076ba:	4653      	movge	r3, sl
 80076bc:	2b00      	cmp	r3, #0
 80076be:	4699      	mov	r9, r3
 80076c0:	dc36      	bgt.n	8007730 <_printf_float+0x360>
 80076c2:	f04f 0b00 	mov.w	fp, #0
 80076c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80076ca:	f104 021a 	add.w	r2, r4, #26
 80076ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80076d0:	9306      	str	r3, [sp, #24]
 80076d2:	eba3 0309 	sub.w	r3, r3, r9
 80076d6:	455b      	cmp	r3, fp
 80076d8:	dc31      	bgt.n	800773e <_printf_float+0x36e>
 80076da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076dc:	459a      	cmp	sl, r3
 80076de:	dc3a      	bgt.n	8007756 <_printf_float+0x386>
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	07da      	lsls	r2, r3, #31
 80076e4:	d437      	bmi.n	8007756 <_printf_float+0x386>
 80076e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e8:	ebaa 0903 	sub.w	r9, sl, r3
 80076ec:	9b06      	ldr	r3, [sp, #24]
 80076ee:	ebaa 0303 	sub.w	r3, sl, r3
 80076f2:	4599      	cmp	r9, r3
 80076f4:	bfa8      	it	ge
 80076f6:	4699      	movge	r9, r3
 80076f8:	f1b9 0f00 	cmp.w	r9, #0
 80076fc:	dc33      	bgt.n	8007766 <_printf_float+0x396>
 80076fe:	f04f 0800 	mov.w	r8, #0
 8007702:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007706:	f104 0b1a 	add.w	fp, r4, #26
 800770a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770c:	ebaa 0303 	sub.w	r3, sl, r3
 8007710:	eba3 0309 	sub.w	r3, r3, r9
 8007714:	4543      	cmp	r3, r8
 8007716:	f77f af79 	ble.w	800760c <_printf_float+0x23c>
 800771a:	2301      	movs	r3, #1
 800771c:	465a      	mov	r2, fp
 800771e:	4631      	mov	r1, r6
 8007720:	4628      	mov	r0, r5
 8007722:	47b8      	blx	r7
 8007724:	3001      	adds	r0, #1
 8007726:	f43f aeae 	beq.w	8007486 <_printf_float+0xb6>
 800772a:	f108 0801 	add.w	r8, r8, #1
 800772e:	e7ec      	b.n	800770a <_printf_float+0x33a>
 8007730:	4642      	mov	r2, r8
 8007732:	4631      	mov	r1, r6
 8007734:	4628      	mov	r0, r5
 8007736:	47b8      	blx	r7
 8007738:	3001      	adds	r0, #1
 800773a:	d1c2      	bne.n	80076c2 <_printf_float+0x2f2>
 800773c:	e6a3      	b.n	8007486 <_printf_float+0xb6>
 800773e:	2301      	movs	r3, #1
 8007740:	4631      	mov	r1, r6
 8007742:	4628      	mov	r0, r5
 8007744:	9206      	str	r2, [sp, #24]
 8007746:	47b8      	blx	r7
 8007748:	3001      	adds	r0, #1
 800774a:	f43f ae9c 	beq.w	8007486 <_printf_float+0xb6>
 800774e:	9a06      	ldr	r2, [sp, #24]
 8007750:	f10b 0b01 	add.w	fp, fp, #1
 8007754:	e7bb      	b.n	80076ce <_printf_float+0x2fe>
 8007756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800775a:	4631      	mov	r1, r6
 800775c:	4628      	mov	r0, r5
 800775e:	47b8      	blx	r7
 8007760:	3001      	adds	r0, #1
 8007762:	d1c0      	bne.n	80076e6 <_printf_float+0x316>
 8007764:	e68f      	b.n	8007486 <_printf_float+0xb6>
 8007766:	9a06      	ldr	r2, [sp, #24]
 8007768:	464b      	mov	r3, r9
 800776a:	4442      	add	r2, r8
 800776c:	4631      	mov	r1, r6
 800776e:	4628      	mov	r0, r5
 8007770:	47b8      	blx	r7
 8007772:	3001      	adds	r0, #1
 8007774:	d1c3      	bne.n	80076fe <_printf_float+0x32e>
 8007776:	e686      	b.n	8007486 <_printf_float+0xb6>
 8007778:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800777c:	f1ba 0f01 	cmp.w	sl, #1
 8007780:	dc01      	bgt.n	8007786 <_printf_float+0x3b6>
 8007782:	07db      	lsls	r3, r3, #31
 8007784:	d536      	bpl.n	80077f4 <_printf_float+0x424>
 8007786:	2301      	movs	r3, #1
 8007788:	4642      	mov	r2, r8
 800778a:	4631      	mov	r1, r6
 800778c:	4628      	mov	r0, r5
 800778e:	47b8      	blx	r7
 8007790:	3001      	adds	r0, #1
 8007792:	f43f ae78 	beq.w	8007486 <_printf_float+0xb6>
 8007796:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800779a:	4631      	mov	r1, r6
 800779c:	4628      	mov	r0, r5
 800779e:	47b8      	blx	r7
 80077a0:	3001      	adds	r0, #1
 80077a2:	f43f ae70 	beq.w	8007486 <_printf_float+0xb6>
 80077a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077aa:	2200      	movs	r2, #0
 80077ac:	2300      	movs	r3, #0
 80077ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077b2:	f7f9 f9b1 	bl	8000b18 <__aeabi_dcmpeq>
 80077b6:	b9c0      	cbnz	r0, 80077ea <_printf_float+0x41a>
 80077b8:	4653      	mov	r3, sl
 80077ba:	f108 0201 	add.w	r2, r8, #1
 80077be:	4631      	mov	r1, r6
 80077c0:	4628      	mov	r0, r5
 80077c2:	47b8      	blx	r7
 80077c4:	3001      	adds	r0, #1
 80077c6:	d10c      	bne.n	80077e2 <_printf_float+0x412>
 80077c8:	e65d      	b.n	8007486 <_printf_float+0xb6>
 80077ca:	2301      	movs	r3, #1
 80077cc:	465a      	mov	r2, fp
 80077ce:	4631      	mov	r1, r6
 80077d0:	4628      	mov	r0, r5
 80077d2:	47b8      	blx	r7
 80077d4:	3001      	adds	r0, #1
 80077d6:	f43f ae56 	beq.w	8007486 <_printf_float+0xb6>
 80077da:	f108 0801 	add.w	r8, r8, #1
 80077de:	45d0      	cmp	r8, sl
 80077e0:	dbf3      	blt.n	80077ca <_printf_float+0x3fa>
 80077e2:	464b      	mov	r3, r9
 80077e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80077e8:	e6df      	b.n	80075aa <_printf_float+0x1da>
 80077ea:	f04f 0800 	mov.w	r8, #0
 80077ee:	f104 0b1a 	add.w	fp, r4, #26
 80077f2:	e7f4      	b.n	80077de <_printf_float+0x40e>
 80077f4:	2301      	movs	r3, #1
 80077f6:	4642      	mov	r2, r8
 80077f8:	e7e1      	b.n	80077be <_printf_float+0x3ee>
 80077fa:	2301      	movs	r3, #1
 80077fc:	464a      	mov	r2, r9
 80077fe:	4631      	mov	r1, r6
 8007800:	4628      	mov	r0, r5
 8007802:	47b8      	blx	r7
 8007804:	3001      	adds	r0, #1
 8007806:	f43f ae3e 	beq.w	8007486 <_printf_float+0xb6>
 800780a:	f108 0801 	add.w	r8, r8, #1
 800780e:	68e3      	ldr	r3, [r4, #12]
 8007810:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007812:	1a5b      	subs	r3, r3, r1
 8007814:	4543      	cmp	r3, r8
 8007816:	dcf0      	bgt.n	80077fa <_printf_float+0x42a>
 8007818:	e6fc      	b.n	8007614 <_printf_float+0x244>
 800781a:	f04f 0800 	mov.w	r8, #0
 800781e:	f104 0919 	add.w	r9, r4, #25
 8007822:	e7f4      	b.n	800780e <_printf_float+0x43e>

08007824 <_printf_common>:
 8007824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007828:	4616      	mov	r6, r2
 800782a:	4698      	mov	r8, r3
 800782c:	688a      	ldr	r2, [r1, #8]
 800782e:	690b      	ldr	r3, [r1, #16]
 8007830:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007834:	4293      	cmp	r3, r2
 8007836:	bfb8      	it	lt
 8007838:	4613      	movlt	r3, r2
 800783a:	6033      	str	r3, [r6, #0]
 800783c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007840:	4607      	mov	r7, r0
 8007842:	460c      	mov	r4, r1
 8007844:	b10a      	cbz	r2, 800784a <_printf_common+0x26>
 8007846:	3301      	adds	r3, #1
 8007848:	6033      	str	r3, [r6, #0]
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	0699      	lsls	r1, r3, #26
 800784e:	bf42      	ittt	mi
 8007850:	6833      	ldrmi	r3, [r6, #0]
 8007852:	3302      	addmi	r3, #2
 8007854:	6033      	strmi	r3, [r6, #0]
 8007856:	6825      	ldr	r5, [r4, #0]
 8007858:	f015 0506 	ands.w	r5, r5, #6
 800785c:	d106      	bne.n	800786c <_printf_common+0x48>
 800785e:	f104 0a19 	add.w	sl, r4, #25
 8007862:	68e3      	ldr	r3, [r4, #12]
 8007864:	6832      	ldr	r2, [r6, #0]
 8007866:	1a9b      	subs	r3, r3, r2
 8007868:	42ab      	cmp	r3, r5
 800786a:	dc26      	bgt.n	80078ba <_printf_common+0x96>
 800786c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007870:	6822      	ldr	r2, [r4, #0]
 8007872:	3b00      	subs	r3, #0
 8007874:	bf18      	it	ne
 8007876:	2301      	movne	r3, #1
 8007878:	0692      	lsls	r2, r2, #26
 800787a:	d42b      	bmi.n	80078d4 <_printf_common+0xb0>
 800787c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007880:	4641      	mov	r1, r8
 8007882:	4638      	mov	r0, r7
 8007884:	47c8      	blx	r9
 8007886:	3001      	adds	r0, #1
 8007888:	d01e      	beq.n	80078c8 <_printf_common+0xa4>
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	6922      	ldr	r2, [r4, #16]
 800788e:	f003 0306 	and.w	r3, r3, #6
 8007892:	2b04      	cmp	r3, #4
 8007894:	bf02      	ittt	eq
 8007896:	68e5      	ldreq	r5, [r4, #12]
 8007898:	6833      	ldreq	r3, [r6, #0]
 800789a:	1aed      	subeq	r5, r5, r3
 800789c:	68a3      	ldr	r3, [r4, #8]
 800789e:	bf0c      	ite	eq
 80078a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078a4:	2500      	movne	r5, #0
 80078a6:	4293      	cmp	r3, r2
 80078a8:	bfc4      	itt	gt
 80078aa:	1a9b      	subgt	r3, r3, r2
 80078ac:	18ed      	addgt	r5, r5, r3
 80078ae:	2600      	movs	r6, #0
 80078b0:	341a      	adds	r4, #26
 80078b2:	42b5      	cmp	r5, r6
 80078b4:	d11a      	bne.n	80078ec <_printf_common+0xc8>
 80078b6:	2000      	movs	r0, #0
 80078b8:	e008      	b.n	80078cc <_printf_common+0xa8>
 80078ba:	2301      	movs	r3, #1
 80078bc:	4652      	mov	r2, sl
 80078be:	4641      	mov	r1, r8
 80078c0:	4638      	mov	r0, r7
 80078c2:	47c8      	blx	r9
 80078c4:	3001      	adds	r0, #1
 80078c6:	d103      	bne.n	80078d0 <_printf_common+0xac>
 80078c8:	f04f 30ff 	mov.w	r0, #4294967295
 80078cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d0:	3501      	adds	r5, #1
 80078d2:	e7c6      	b.n	8007862 <_printf_common+0x3e>
 80078d4:	18e1      	adds	r1, r4, r3
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	2030      	movs	r0, #48	@ 0x30
 80078da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078de:	4422      	add	r2, r4
 80078e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078e8:	3302      	adds	r3, #2
 80078ea:	e7c7      	b.n	800787c <_printf_common+0x58>
 80078ec:	2301      	movs	r3, #1
 80078ee:	4622      	mov	r2, r4
 80078f0:	4641      	mov	r1, r8
 80078f2:	4638      	mov	r0, r7
 80078f4:	47c8      	blx	r9
 80078f6:	3001      	adds	r0, #1
 80078f8:	d0e6      	beq.n	80078c8 <_printf_common+0xa4>
 80078fa:	3601      	adds	r6, #1
 80078fc:	e7d9      	b.n	80078b2 <_printf_common+0x8e>
	...

08007900 <_printf_i>:
 8007900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007904:	7e0f      	ldrb	r7, [r1, #24]
 8007906:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007908:	2f78      	cmp	r7, #120	@ 0x78
 800790a:	4691      	mov	r9, r2
 800790c:	4680      	mov	r8, r0
 800790e:	460c      	mov	r4, r1
 8007910:	469a      	mov	sl, r3
 8007912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007916:	d807      	bhi.n	8007928 <_printf_i+0x28>
 8007918:	2f62      	cmp	r7, #98	@ 0x62
 800791a:	d80a      	bhi.n	8007932 <_printf_i+0x32>
 800791c:	2f00      	cmp	r7, #0
 800791e:	f000 80d1 	beq.w	8007ac4 <_printf_i+0x1c4>
 8007922:	2f58      	cmp	r7, #88	@ 0x58
 8007924:	f000 80b8 	beq.w	8007a98 <_printf_i+0x198>
 8007928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800792c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007930:	e03a      	b.n	80079a8 <_printf_i+0xa8>
 8007932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007936:	2b15      	cmp	r3, #21
 8007938:	d8f6      	bhi.n	8007928 <_printf_i+0x28>
 800793a:	a101      	add	r1, pc, #4	@ (adr r1, 8007940 <_printf_i+0x40>)
 800793c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007940:	08007999 	.word	0x08007999
 8007944:	080079ad 	.word	0x080079ad
 8007948:	08007929 	.word	0x08007929
 800794c:	08007929 	.word	0x08007929
 8007950:	08007929 	.word	0x08007929
 8007954:	08007929 	.word	0x08007929
 8007958:	080079ad 	.word	0x080079ad
 800795c:	08007929 	.word	0x08007929
 8007960:	08007929 	.word	0x08007929
 8007964:	08007929 	.word	0x08007929
 8007968:	08007929 	.word	0x08007929
 800796c:	08007aab 	.word	0x08007aab
 8007970:	080079d7 	.word	0x080079d7
 8007974:	08007a65 	.word	0x08007a65
 8007978:	08007929 	.word	0x08007929
 800797c:	08007929 	.word	0x08007929
 8007980:	08007acd 	.word	0x08007acd
 8007984:	08007929 	.word	0x08007929
 8007988:	080079d7 	.word	0x080079d7
 800798c:	08007929 	.word	0x08007929
 8007990:	08007929 	.word	0x08007929
 8007994:	08007a6d 	.word	0x08007a6d
 8007998:	6833      	ldr	r3, [r6, #0]
 800799a:	1d1a      	adds	r2, r3, #4
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6032      	str	r2, [r6, #0]
 80079a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079a8:	2301      	movs	r3, #1
 80079aa:	e09c      	b.n	8007ae6 <_printf_i+0x1e6>
 80079ac:	6833      	ldr	r3, [r6, #0]
 80079ae:	6820      	ldr	r0, [r4, #0]
 80079b0:	1d19      	adds	r1, r3, #4
 80079b2:	6031      	str	r1, [r6, #0]
 80079b4:	0606      	lsls	r6, r0, #24
 80079b6:	d501      	bpl.n	80079bc <_printf_i+0xbc>
 80079b8:	681d      	ldr	r5, [r3, #0]
 80079ba:	e003      	b.n	80079c4 <_printf_i+0xc4>
 80079bc:	0645      	lsls	r5, r0, #25
 80079be:	d5fb      	bpl.n	80079b8 <_printf_i+0xb8>
 80079c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079c4:	2d00      	cmp	r5, #0
 80079c6:	da03      	bge.n	80079d0 <_printf_i+0xd0>
 80079c8:	232d      	movs	r3, #45	@ 0x2d
 80079ca:	426d      	negs	r5, r5
 80079cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079d0:	4858      	ldr	r0, [pc, #352]	@ (8007b34 <_printf_i+0x234>)
 80079d2:	230a      	movs	r3, #10
 80079d4:	e011      	b.n	80079fa <_printf_i+0xfa>
 80079d6:	6821      	ldr	r1, [r4, #0]
 80079d8:	6833      	ldr	r3, [r6, #0]
 80079da:	0608      	lsls	r0, r1, #24
 80079dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80079e0:	d402      	bmi.n	80079e8 <_printf_i+0xe8>
 80079e2:	0649      	lsls	r1, r1, #25
 80079e4:	bf48      	it	mi
 80079e6:	b2ad      	uxthmi	r5, r5
 80079e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80079ea:	4852      	ldr	r0, [pc, #328]	@ (8007b34 <_printf_i+0x234>)
 80079ec:	6033      	str	r3, [r6, #0]
 80079ee:	bf14      	ite	ne
 80079f0:	230a      	movne	r3, #10
 80079f2:	2308      	moveq	r3, #8
 80079f4:	2100      	movs	r1, #0
 80079f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079fa:	6866      	ldr	r6, [r4, #4]
 80079fc:	60a6      	str	r6, [r4, #8]
 80079fe:	2e00      	cmp	r6, #0
 8007a00:	db05      	blt.n	8007a0e <_printf_i+0x10e>
 8007a02:	6821      	ldr	r1, [r4, #0]
 8007a04:	432e      	orrs	r6, r5
 8007a06:	f021 0104 	bic.w	r1, r1, #4
 8007a0a:	6021      	str	r1, [r4, #0]
 8007a0c:	d04b      	beq.n	8007aa6 <_printf_i+0x1a6>
 8007a0e:	4616      	mov	r6, r2
 8007a10:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a14:	fb03 5711 	mls	r7, r3, r1, r5
 8007a18:	5dc7      	ldrb	r7, [r0, r7]
 8007a1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a1e:	462f      	mov	r7, r5
 8007a20:	42bb      	cmp	r3, r7
 8007a22:	460d      	mov	r5, r1
 8007a24:	d9f4      	bls.n	8007a10 <_printf_i+0x110>
 8007a26:	2b08      	cmp	r3, #8
 8007a28:	d10b      	bne.n	8007a42 <_printf_i+0x142>
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	07df      	lsls	r7, r3, #31
 8007a2e:	d508      	bpl.n	8007a42 <_printf_i+0x142>
 8007a30:	6923      	ldr	r3, [r4, #16]
 8007a32:	6861      	ldr	r1, [r4, #4]
 8007a34:	4299      	cmp	r1, r3
 8007a36:	bfde      	ittt	le
 8007a38:	2330      	movle	r3, #48	@ 0x30
 8007a3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a42:	1b92      	subs	r2, r2, r6
 8007a44:	6122      	str	r2, [r4, #16]
 8007a46:	f8cd a000 	str.w	sl, [sp]
 8007a4a:	464b      	mov	r3, r9
 8007a4c:	aa03      	add	r2, sp, #12
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4640      	mov	r0, r8
 8007a52:	f7ff fee7 	bl	8007824 <_printf_common>
 8007a56:	3001      	adds	r0, #1
 8007a58:	d14a      	bne.n	8007af0 <_printf_i+0x1f0>
 8007a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a5e:	b004      	add	sp, #16
 8007a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	f043 0320 	orr.w	r3, r3, #32
 8007a6a:	6023      	str	r3, [r4, #0]
 8007a6c:	4832      	ldr	r0, [pc, #200]	@ (8007b38 <_printf_i+0x238>)
 8007a6e:	2778      	movs	r7, #120	@ 0x78
 8007a70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	6831      	ldr	r1, [r6, #0]
 8007a78:	061f      	lsls	r7, r3, #24
 8007a7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a7e:	d402      	bmi.n	8007a86 <_printf_i+0x186>
 8007a80:	065f      	lsls	r7, r3, #25
 8007a82:	bf48      	it	mi
 8007a84:	b2ad      	uxthmi	r5, r5
 8007a86:	6031      	str	r1, [r6, #0]
 8007a88:	07d9      	lsls	r1, r3, #31
 8007a8a:	bf44      	itt	mi
 8007a8c:	f043 0320 	orrmi.w	r3, r3, #32
 8007a90:	6023      	strmi	r3, [r4, #0]
 8007a92:	b11d      	cbz	r5, 8007a9c <_printf_i+0x19c>
 8007a94:	2310      	movs	r3, #16
 8007a96:	e7ad      	b.n	80079f4 <_printf_i+0xf4>
 8007a98:	4826      	ldr	r0, [pc, #152]	@ (8007b34 <_printf_i+0x234>)
 8007a9a:	e7e9      	b.n	8007a70 <_printf_i+0x170>
 8007a9c:	6823      	ldr	r3, [r4, #0]
 8007a9e:	f023 0320 	bic.w	r3, r3, #32
 8007aa2:	6023      	str	r3, [r4, #0]
 8007aa4:	e7f6      	b.n	8007a94 <_printf_i+0x194>
 8007aa6:	4616      	mov	r6, r2
 8007aa8:	e7bd      	b.n	8007a26 <_printf_i+0x126>
 8007aaa:	6833      	ldr	r3, [r6, #0]
 8007aac:	6825      	ldr	r5, [r4, #0]
 8007aae:	6961      	ldr	r1, [r4, #20]
 8007ab0:	1d18      	adds	r0, r3, #4
 8007ab2:	6030      	str	r0, [r6, #0]
 8007ab4:	062e      	lsls	r6, r5, #24
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	d501      	bpl.n	8007abe <_printf_i+0x1be>
 8007aba:	6019      	str	r1, [r3, #0]
 8007abc:	e002      	b.n	8007ac4 <_printf_i+0x1c4>
 8007abe:	0668      	lsls	r0, r5, #25
 8007ac0:	d5fb      	bpl.n	8007aba <_printf_i+0x1ba>
 8007ac2:	8019      	strh	r1, [r3, #0]
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	6123      	str	r3, [r4, #16]
 8007ac8:	4616      	mov	r6, r2
 8007aca:	e7bc      	b.n	8007a46 <_printf_i+0x146>
 8007acc:	6833      	ldr	r3, [r6, #0]
 8007ace:	1d1a      	adds	r2, r3, #4
 8007ad0:	6032      	str	r2, [r6, #0]
 8007ad2:	681e      	ldr	r6, [r3, #0]
 8007ad4:	6862      	ldr	r2, [r4, #4]
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	4630      	mov	r0, r6
 8007ada:	f7f8 fba1 	bl	8000220 <memchr>
 8007ade:	b108      	cbz	r0, 8007ae4 <_printf_i+0x1e4>
 8007ae0:	1b80      	subs	r0, r0, r6
 8007ae2:	6060      	str	r0, [r4, #4]
 8007ae4:	6863      	ldr	r3, [r4, #4]
 8007ae6:	6123      	str	r3, [r4, #16]
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007aee:	e7aa      	b.n	8007a46 <_printf_i+0x146>
 8007af0:	6923      	ldr	r3, [r4, #16]
 8007af2:	4632      	mov	r2, r6
 8007af4:	4649      	mov	r1, r9
 8007af6:	4640      	mov	r0, r8
 8007af8:	47d0      	blx	sl
 8007afa:	3001      	adds	r0, #1
 8007afc:	d0ad      	beq.n	8007a5a <_printf_i+0x15a>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	079b      	lsls	r3, r3, #30
 8007b02:	d413      	bmi.n	8007b2c <_printf_i+0x22c>
 8007b04:	68e0      	ldr	r0, [r4, #12]
 8007b06:	9b03      	ldr	r3, [sp, #12]
 8007b08:	4298      	cmp	r0, r3
 8007b0a:	bfb8      	it	lt
 8007b0c:	4618      	movlt	r0, r3
 8007b0e:	e7a6      	b.n	8007a5e <_printf_i+0x15e>
 8007b10:	2301      	movs	r3, #1
 8007b12:	4632      	mov	r2, r6
 8007b14:	4649      	mov	r1, r9
 8007b16:	4640      	mov	r0, r8
 8007b18:	47d0      	blx	sl
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	d09d      	beq.n	8007a5a <_printf_i+0x15a>
 8007b1e:	3501      	adds	r5, #1
 8007b20:	68e3      	ldr	r3, [r4, #12]
 8007b22:	9903      	ldr	r1, [sp, #12]
 8007b24:	1a5b      	subs	r3, r3, r1
 8007b26:	42ab      	cmp	r3, r5
 8007b28:	dcf2      	bgt.n	8007b10 <_printf_i+0x210>
 8007b2a:	e7eb      	b.n	8007b04 <_printf_i+0x204>
 8007b2c:	2500      	movs	r5, #0
 8007b2e:	f104 0619 	add.w	r6, r4, #25
 8007b32:	e7f5      	b.n	8007b20 <_printf_i+0x220>
 8007b34:	0800aaa4 	.word	0x0800aaa4
 8007b38:	0800aab5 	.word	0x0800aab5

08007b3c <std>:
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	b510      	push	{r4, lr}
 8007b40:	4604      	mov	r4, r0
 8007b42:	e9c0 3300 	strd	r3, r3, [r0]
 8007b46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b4a:	6083      	str	r3, [r0, #8]
 8007b4c:	8181      	strh	r1, [r0, #12]
 8007b4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b50:	81c2      	strh	r2, [r0, #14]
 8007b52:	6183      	str	r3, [r0, #24]
 8007b54:	4619      	mov	r1, r3
 8007b56:	2208      	movs	r2, #8
 8007b58:	305c      	adds	r0, #92	@ 0x5c
 8007b5a:	f000 f981 	bl	8007e60 <memset>
 8007b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b94 <std+0x58>)
 8007b60:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b62:	4b0d      	ldr	r3, [pc, #52]	@ (8007b98 <std+0x5c>)
 8007b64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b66:	4b0d      	ldr	r3, [pc, #52]	@ (8007b9c <std+0x60>)
 8007b68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <std+0x64>)
 8007b6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <std+0x68>)
 8007b70:	6224      	str	r4, [r4, #32]
 8007b72:	429c      	cmp	r4, r3
 8007b74:	d006      	beq.n	8007b84 <std+0x48>
 8007b76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b7a:	4294      	cmp	r4, r2
 8007b7c:	d002      	beq.n	8007b84 <std+0x48>
 8007b7e:	33d0      	adds	r3, #208	@ 0xd0
 8007b80:	429c      	cmp	r4, r3
 8007b82:	d105      	bne.n	8007b90 <std+0x54>
 8007b84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b8c:	f000 b9f6 	b.w	8007f7c <__retarget_lock_init_recursive>
 8007b90:	bd10      	pop	{r4, pc}
 8007b92:	bf00      	nop
 8007b94:	08007d5d 	.word	0x08007d5d
 8007b98:	08007d83 	.word	0x08007d83
 8007b9c:	08007dbb 	.word	0x08007dbb
 8007ba0:	08007ddf 	.word	0x08007ddf
 8007ba4:	200009a8 	.word	0x200009a8

08007ba8 <stdio_exit_handler>:
 8007ba8:	4a02      	ldr	r2, [pc, #8]	@ (8007bb4 <stdio_exit_handler+0xc>)
 8007baa:	4903      	ldr	r1, [pc, #12]	@ (8007bb8 <stdio_exit_handler+0x10>)
 8007bac:	4803      	ldr	r0, [pc, #12]	@ (8007bbc <stdio_exit_handler+0x14>)
 8007bae:	f000 b869 	b.w	8007c84 <_fwalk_sglue>
 8007bb2:	bf00      	nop
 8007bb4:	20000024 	.word	0x20000024
 8007bb8:	08009f21 	.word	0x08009f21
 8007bbc:	20000034 	.word	0x20000034

08007bc0 <cleanup_stdio>:
 8007bc0:	6841      	ldr	r1, [r0, #4]
 8007bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8007bf4 <cleanup_stdio+0x34>)
 8007bc4:	4299      	cmp	r1, r3
 8007bc6:	b510      	push	{r4, lr}
 8007bc8:	4604      	mov	r4, r0
 8007bca:	d001      	beq.n	8007bd0 <cleanup_stdio+0x10>
 8007bcc:	f002 f9a8 	bl	8009f20 <_fflush_r>
 8007bd0:	68a1      	ldr	r1, [r4, #8]
 8007bd2:	4b09      	ldr	r3, [pc, #36]	@ (8007bf8 <cleanup_stdio+0x38>)
 8007bd4:	4299      	cmp	r1, r3
 8007bd6:	d002      	beq.n	8007bde <cleanup_stdio+0x1e>
 8007bd8:	4620      	mov	r0, r4
 8007bda:	f002 f9a1 	bl	8009f20 <_fflush_r>
 8007bde:	68e1      	ldr	r1, [r4, #12]
 8007be0:	4b06      	ldr	r3, [pc, #24]	@ (8007bfc <cleanup_stdio+0x3c>)
 8007be2:	4299      	cmp	r1, r3
 8007be4:	d004      	beq.n	8007bf0 <cleanup_stdio+0x30>
 8007be6:	4620      	mov	r0, r4
 8007be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bec:	f002 b998 	b.w	8009f20 <_fflush_r>
 8007bf0:	bd10      	pop	{r4, pc}
 8007bf2:	bf00      	nop
 8007bf4:	200009a8 	.word	0x200009a8
 8007bf8:	20000a10 	.word	0x20000a10
 8007bfc:	20000a78 	.word	0x20000a78

08007c00 <global_stdio_init.part.0>:
 8007c00:	b510      	push	{r4, lr}
 8007c02:	4b0b      	ldr	r3, [pc, #44]	@ (8007c30 <global_stdio_init.part.0+0x30>)
 8007c04:	4c0b      	ldr	r4, [pc, #44]	@ (8007c34 <global_stdio_init.part.0+0x34>)
 8007c06:	4a0c      	ldr	r2, [pc, #48]	@ (8007c38 <global_stdio_init.part.0+0x38>)
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	2104      	movs	r1, #4
 8007c10:	f7ff ff94 	bl	8007b3c <std>
 8007c14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c18:	2201      	movs	r2, #1
 8007c1a:	2109      	movs	r1, #9
 8007c1c:	f7ff ff8e 	bl	8007b3c <std>
 8007c20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c24:	2202      	movs	r2, #2
 8007c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c2a:	2112      	movs	r1, #18
 8007c2c:	f7ff bf86 	b.w	8007b3c <std>
 8007c30:	20000ae0 	.word	0x20000ae0
 8007c34:	200009a8 	.word	0x200009a8
 8007c38:	08007ba9 	.word	0x08007ba9

08007c3c <__sfp_lock_acquire>:
 8007c3c:	4801      	ldr	r0, [pc, #4]	@ (8007c44 <__sfp_lock_acquire+0x8>)
 8007c3e:	f000 b99e 	b.w	8007f7e <__retarget_lock_acquire_recursive>
 8007c42:	bf00      	nop
 8007c44:	20000ae9 	.word	0x20000ae9

08007c48 <__sfp_lock_release>:
 8007c48:	4801      	ldr	r0, [pc, #4]	@ (8007c50 <__sfp_lock_release+0x8>)
 8007c4a:	f000 b999 	b.w	8007f80 <__retarget_lock_release_recursive>
 8007c4e:	bf00      	nop
 8007c50:	20000ae9 	.word	0x20000ae9

08007c54 <__sinit>:
 8007c54:	b510      	push	{r4, lr}
 8007c56:	4604      	mov	r4, r0
 8007c58:	f7ff fff0 	bl	8007c3c <__sfp_lock_acquire>
 8007c5c:	6a23      	ldr	r3, [r4, #32]
 8007c5e:	b11b      	cbz	r3, 8007c68 <__sinit+0x14>
 8007c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c64:	f7ff bff0 	b.w	8007c48 <__sfp_lock_release>
 8007c68:	4b04      	ldr	r3, [pc, #16]	@ (8007c7c <__sinit+0x28>)
 8007c6a:	6223      	str	r3, [r4, #32]
 8007c6c:	4b04      	ldr	r3, [pc, #16]	@ (8007c80 <__sinit+0x2c>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1f5      	bne.n	8007c60 <__sinit+0xc>
 8007c74:	f7ff ffc4 	bl	8007c00 <global_stdio_init.part.0>
 8007c78:	e7f2      	b.n	8007c60 <__sinit+0xc>
 8007c7a:	bf00      	nop
 8007c7c:	08007bc1 	.word	0x08007bc1
 8007c80:	20000ae0 	.word	0x20000ae0

08007c84 <_fwalk_sglue>:
 8007c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c88:	4607      	mov	r7, r0
 8007c8a:	4688      	mov	r8, r1
 8007c8c:	4614      	mov	r4, r2
 8007c8e:	2600      	movs	r6, #0
 8007c90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c94:	f1b9 0901 	subs.w	r9, r9, #1
 8007c98:	d505      	bpl.n	8007ca6 <_fwalk_sglue+0x22>
 8007c9a:	6824      	ldr	r4, [r4, #0]
 8007c9c:	2c00      	cmp	r4, #0
 8007c9e:	d1f7      	bne.n	8007c90 <_fwalk_sglue+0xc>
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d907      	bls.n	8007cbc <_fwalk_sglue+0x38>
 8007cac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	d003      	beq.n	8007cbc <_fwalk_sglue+0x38>
 8007cb4:	4629      	mov	r1, r5
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	47c0      	blx	r8
 8007cba:	4306      	orrs	r6, r0
 8007cbc:	3568      	adds	r5, #104	@ 0x68
 8007cbe:	e7e9      	b.n	8007c94 <_fwalk_sglue+0x10>

08007cc0 <siprintf>:
 8007cc0:	b40e      	push	{r1, r2, r3}
 8007cc2:	b510      	push	{r4, lr}
 8007cc4:	b09d      	sub	sp, #116	@ 0x74
 8007cc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007cc8:	9002      	str	r0, [sp, #8]
 8007cca:	9006      	str	r0, [sp, #24]
 8007ccc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007cd0:	480a      	ldr	r0, [pc, #40]	@ (8007cfc <siprintf+0x3c>)
 8007cd2:	9107      	str	r1, [sp, #28]
 8007cd4:	9104      	str	r1, [sp, #16]
 8007cd6:	490a      	ldr	r1, [pc, #40]	@ (8007d00 <siprintf+0x40>)
 8007cd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cdc:	9105      	str	r1, [sp, #20]
 8007cde:	2400      	movs	r4, #0
 8007ce0:	a902      	add	r1, sp, #8
 8007ce2:	6800      	ldr	r0, [r0, #0]
 8007ce4:	9301      	str	r3, [sp, #4]
 8007ce6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007ce8:	f001 fc7c 	bl	80095e4 <_svfiprintf_r>
 8007cec:	9b02      	ldr	r3, [sp, #8]
 8007cee:	701c      	strb	r4, [r3, #0]
 8007cf0:	b01d      	add	sp, #116	@ 0x74
 8007cf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cf6:	b003      	add	sp, #12
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	20000030 	.word	0x20000030
 8007d00:	ffff0208 	.word	0xffff0208

08007d04 <siscanf>:
 8007d04:	b40e      	push	{r1, r2, r3}
 8007d06:	b570      	push	{r4, r5, r6, lr}
 8007d08:	b09d      	sub	sp, #116	@ 0x74
 8007d0a:	ac21      	add	r4, sp, #132	@ 0x84
 8007d0c:	2500      	movs	r5, #0
 8007d0e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007d12:	f854 6b04 	ldr.w	r6, [r4], #4
 8007d16:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007d1a:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007d1c:	9002      	str	r0, [sp, #8]
 8007d1e:	9006      	str	r0, [sp, #24]
 8007d20:	f7f8 face 	bl	80002c0 <strlen>
 8007d24:	4b0b      	ldr	r3, [pc, #44]	@ (8007d54 <siscanf+0x50>)
 8007d26:	9003      	str	r0, [sp, #12]
 8007d28:	9007      	str	r0, [sp, #28]
 8007d2a:	480b      	ldr	r0, [pc, #44]	@ (8007d58 <siscanf+0x54>)
 8007d2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d32:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d36:	4632      	mov	r2, r6
 8007d38:	4623      	mov	r3, r4
 8007d3a:	a902      	add	r1, sp, #8
 8007d3c:	6800      	ldr	r0, [r0, #0]
 8007d3e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007d40:	9514      	str	r5, [sp, #80]	@ 0x50
 8007d42:	9401      	str	r4, [sp, #4]
 8007d44:	f001 fda4 	bl	8009890 <__ssvfiscanf_r>
 8007d48:	b01d      	add	sp, #116	@ 0x74
 8007d4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007d4e:	b003      	add	sp, #12
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	08007d7f 	.word	0x08007d7f
 8007d58:	20000030 	.word	0x20000030

08007d5c <__sread>:
 8007d5c:	b510      	push	{r4, lr}
 8007d5e:	460c      	mov	r4, r1
 8007d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d64:	f000 f8bc 	bl	8007ee0 <_read_r>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	bfab      	itete	ge
 8007d6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d6e:	89a3      	ldrhlt	r3, [r4, #12]
 8007d70:	181b      	addge	r3, r3, r0
 8007d72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d76:	bfac      	ite	ge
 8007d78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d7a:	81a3      	strhlt	r3, [r4, #12]
 8007d7c:	bd10      	pop	{r4, pc}

08007d7e <__seofread>:
 8007d7e:	2000      	movs	r0, #0
 8007d80:	4770      	bx	lr

08007d82 <__swrite>:
 8007d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d86:	461f      	mov	r7, r3
 8007d88:	898b      	ldrh	r3, [r1, #12]
 8007d8a:	05db      	lsls	r3, r3, #23
 8007d8c:	4605      	mov	r5, r0
 8007d8e:	460c      	mov	r4, r1
 8007d90:	4616      	mov	r6, r2
 8007d92:	d505      	bpl.n	8007da0 <__swrite+0x1e>
 8007d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d98:	2302      	movs	r3, #2
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f000 f88e 	bl	8007ebc <_lseek_r>
 8007da0:	89a3      	ldrh	r3, [r4, #12]
 8007da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007da6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007daa:	81a3      	strh	r3, [r4, #12]
 8007dac:	4632      	mov	r2, r6
 8007dae:	463b      	mov	r3, r7
 8007db0:	4628      	mov	r0, r5
 8007db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007db6:	f000 b8a5 	b.w	8007f04 <_write_r>

08007dba <__sseek>:
 8007dba:	b510      	push	{r4, lr}
 8007dbc:	460c      	mov	r4, r1
 8007dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc2:	f000 f87b 	bl	8007ebc <_lseek_r>
 8007dc6:	1c43      	adds	r3, r0, #1
 8007dc8:	89a3      	ldrh	r3, [r4, #12]
 8007dca:	bf15      	itete	ne
 8007dcc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007dce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007dd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007dd6:	81a3      	strheq	r3, [r4, #12]
 8007dd8:	bf18      	it	ne
 8007dda:	81a3      	strhne	r3, [r4, #12]
 8007ddc:	bd10      	pop	{r4, pc}

08007dde <__sclose>:
 8007dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007de2:	f000 b85b 	b.w	8007e9c <_close_r>

08007de6 <_vsniprintf_r>:
 8007de6:	b530      	push	{r4, r5, lr}
 8007de8:	4614      	mov	r4, r2
 8007dea:	2c00      	cmp	r4, #0
 8007dec:	b09b      	sub	sp, #108	@ 0x6c
 8007dee:	4605      	mov	r5, r0
 8007df0:	461a      	mov	r2, r3
 8007df2:	da05      	bge.n	8007e00 <_vsniprintf_r+0x1a>
 8007df4:	238b      	movs	r3, #139	@ 0x8b
 8007df6:	6003      	str	r3, [r0, #0]
 8007df8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfc:	b01b      	add	sp, #108	@ 0x6c
 8007dfe:	bd30      	pop	{r4, r5, pc}
 8007e00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007e04:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007e08:	f04f 0300 	mov.w	r3, #0
 8007e0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007e0e:	bf14      	ite	ne
 8007e10:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007e14:	4623      	moveq	r3, r4
 8007e16:	9302      	str	r3, [sp, #8]
 8007e18:	9305      	str	r3, [sp, #20]
 8007e1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e1e:	9100      	str	r1, [sp, #0]
 8007e20:	9104      	str	r1, [sp, #16]
 8007e22:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007e26:	4669      	mov	r1, sp
 8007e28:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007e2a:	f001 fbdb 	bl	80095e4 <_svfiprintf_r>
 8007e2e:	1c43      	adds	r3, r0, #1
 8007e30:	bfbc      	itt	lt
 8007e32:	238b      	movlt	r3, #139	@ 0x8b
 8007e34:	602b      	strlt	r3, [r5, #0]
 8007e36:	2c00      	cmp	r4, #0
 8007e38:	d0e0      	beq.n	8007dfc <_vsniprintf_r+0x16>
 8007e3a:	9b00      	ldr	r3, [sp, #0]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	701a      	strb	r2, [r3, #0]
 8007e40:	e7dc      	b.n	8007dfc <_vsniprintf_r+0x16>
	...

08007e44 <vsniprintf>:
 8007e44:	b507      	push	{r0, r1, r2, lr}
 8007e46:	9300      	str	r3, [sp, #0]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	460a      	mov	r2, r1
 8007e4c:	4601      	mov	r1, r0
 8007e4e:	4803      	ldr	r0, [pc, #12]	@ (8007e5c <vsniprintf+0x18>)
 8007e50:	6800      	ldr	r0, [r0, #0]
 8007e52:	f7ff ffc8 	bl	8007de6 <_vsniprintf_r>
 8007e56:	b003      	add	sp, #12
 8007e58:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e5c:	20000030 	.word	0x20000030

08007e60 <memset>:
 8007e60:	4402      	add	r2, r0
 8007e62:	4603      	mov	r3, r0
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d100      	bne.n	8007e6a <memset+0xa>
 8007e68:	4770      	bx	lr
 8007e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8007e6e:	e7f9      	b.n	8007e64 <memset+0x4>

08007e70 <strncmp>:
 8007e70:	b510      	push	{r4, lr}
 8007e72:	b16a      	cbz	r2, 8007e90 <strncmp+0x20>
 8007e74:	3901      	subs	r1, #1
 8007e76:	1884      	adds	r4, r0, r2
 8007e78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e7c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d103      	bne.n	8007e8c <strncmp+0x1c>
 8007e84:	42a0      	cmp	r0, r4
 8007e86:	d001      	beq.n	8007e8c <strncmp+0x1c>
 8007e88:	2a00      	cmp	r2, #0
 8007e8a:	d1f5      	bne.n	8007e78 <strncmp+0x8>
 8007e8c:	1ad0      	subs	r0, r2, r3
 8007e8e:	bd10      	pop	{r4, pc}
 8007e90:	4610      	mov	r0, r2
 8007e92:	e7fc      	b.n	8007e8e <strncmp+0x1e>

08007e94 <_localeconv_r>:
 8007e94:	4800      	ldr	r0, [pc, #0]	@ (8007e98 <_localeconv_r+0x4>)
 8007e96:	4770      	bx	lr
 8007e98:	20000170 	.word	0x20000170

08007e9c <_close_r>:
 8007e9c:	b538      	push	{r3, r4, r5, lr}
 8007e9e:	4d06      	ldr	r5, [pc, #24]	@ (8007eb8 <_close_r+0x1c>)
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	4604      	mov	r4, r0
 8007ea4:	4608      	mov	r0, r1
 8007ea6:	602b      	str	r3, [r5, #0]
 8007ea8:	f7f9 fe66 	bl	8001b78 <_close>
 8007eac:	1c43      	adds	r3, r0, #1
 8007eae:	d102      	bne.n	8007eb6 <_close_r+0x1a>
 8007eb0:	682b      	ldr	r3, [r5, #0]
 8007eb2:	b103      	cbz	r3, 8007eb6 <_close_r+0x1a>
 8007eb4:	6023      	str	r3, [r4, #0]
 8007eb6:	bd38      	pop	{r3, r4, r5, pc}
 8007eb8:	20000ae4 	.word	0x20000ae4

08007ebc <_lseek_r>:
 8007ebc:	b538      	push	{r3, r4, r5, lr}
 8007ebe:	4d07      	ldr	r5, [pc, #28]	@ (8007edc <_lseek_r+0x20>)
 8007ec0:	4604      	mov	r4, r0
 8007ec2:	4608      	mov	r0, r1
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	602a      	str	r2, [r5, #0]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	f7f9 fe7b 	bl	8001bc6 <_lseek>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d102      	bne.n	8007eda <_lseek_r+0x1e>
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	b103      	cbz	r3, 8007eda <_lseek_r+0x1e>
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	bd38      	pop	{r3, r4, r5, pc}
 8007edc:	20000ae4 	.word	0x20000ae4

08007ee0 <_read_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	4d07      	ldr	r5, [pc, #28]	@ (8007f00 <_read_r+0x20>)
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	4608      	mov	r0, r1
 8007ee8:	4611      	mov	r1, r2
 8007eea:	2200      	movs	r2, #0
 8007eec:	602a      	str	r2, [r5, #0]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	f7f9 fe09 	bl	8001b06 <_read>
 8007ef4:	1c43      	adds	r3, r0, #1
 8007ef6:	d102      	bne.n	8007efe <_read_r+0x1e>
 8007ef8:	682b      	ldr	r3, [r5, #0]
 8007efa:	b103      	cbz	r3, 8007efe <_read_r+0x1e>
 8007efc:	6023      	str	r3, [r4, #0]
 8007efe:	bd38      	pop	{r3, r4, r5, pc}
 8007f00:	20000ae4 	.word	0x20000ae4

08007f04 <_write_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	4d07      	ldr	r5, [pc, #28]	@ (8007f24 <_write_r+0x20>)
 8007f08:	4604      	mov	r4, r0
 8007f0a:	4608      	mov	r0, r1
 8007f0c:	4611      	mov	r1, r2
 8007f0e:	2200      	movs	r2, #0
 8007f10:	602a      	str	r2, [r5, #0]
 8007f12:	461a      	mov	r2, r3
 8007f14:	f7f9 fe14 	bl	8001b40 <_write>
 8007f18:	1c43      	adds	r3, r0, #1
 8007f1a:	d102      	bne.n	8007f22 <_write_r+0x1e>
 8007f1c:	682b      	ldr	r3, [r5, #0]
 8007f1e:	b103      	cbz	r3, 8007f22 <_write_r+0x1e>
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	20000ae4 	.word	0x20000ae4

08007f28 <__errno>:
 8007f28:	4b01      	ldr	r3, [pc, #4]	@ (8007f30 <__errno+0x8>)
 8007f2a:	6818      	ldr	r0, [r3, #0]
 8007f2c:	4770      	bx	lr
 8007f2e:	bf00      	nop
 8007f30:	20000030 	.word	0x20000030

08007f34 <__libc_init_array>:
 8007f34:	b570      	push	{r4, r5, r6, lr}
 8007f36:	4d0d      	ldr	r5, [pc, #52]	@ (8007f6c <__libc_init_array+0x38>)
 8007f38:	4c0d      	ldr	r4, [pc, #52]	@ (8007f70 <__libc_init_array+0x3c>)
 8007f3a:	1b64      	subs	r4, r4, r5
 8007f3c:	10a4      	asrs	r4, r4, #2
 8007f3e:	2600      	movs	r6, #0
 8007f40:	42a6      	cmp	r6, r4
 8007f42:	d109      	bne.n	8007f58 <__libc_init_array+0x24>
 8007f44:	4d0b      	ldr	r5, [pc, #44]	@ (8007f74 <__libc_init_array+0x40>)
 8007f46:	4c0c      	ldr	r4, [pc, #48]	@ (8007f78 <__libc_init_array+0x44>)
 8007f48:	f002 fce8 	bl	800a91c <_init>
 8007f4c:	1b64      	subs	r4, r4, r5
 8007f4e:	10a4      	asrs	r4, r4, #2
 8007f50:	2600      	movs	r6, #0
 8007f52:	42a6      	cmp	r6, r4
 8007f54:	d105      	bne.n	8007f62 <__libc_init_array+0x2e>
 8007f56:	bd70      	pop	{r4, r5, r6, pc}
 8007f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f5c:	4798      	blx	r3
 8007f5e:	3601      	adds	r6, #1
 8007f60:	e7ee      	b.n	8007f40 <__libc_init_array+0xc>
 8007f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f66:	4798      	blx	r3
 8007f68:	3601      	adds	r6, #1
 8007f6a:	e7f2      	b.n	8007f52 <__libc_init_array+0x1e>
 8007f6c:	0800ae2c 	.word	0x0800ae2c
 8007f70:	0800ae2c 	.word	0x0800ae2c
 8007f74:	0800ae2c 	.word	0x0800ae2c
 8007f78:	0800ae30 	.word	0x0800ae30

08007f7c <__retarget_lock_init_recursive>:
 8007f7c:	4770      	bx	lr

08007f7e <__retarget_lock_acquire_recursive>:
 8007f7e:	4770      	bx	lr

08007f80 <__retarget_lock_release_recursive>:
 8007f80:	4770      	bx	lr

08007f82 <quorem>:
 8007f82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f86:	6903      	ldr	r3, [r0, #16]
 8007f88:	690c      	ldr	r4, [r1, #16]
 8007f8a:	42a3      	cmp	r3, r4
 8007f8c:	4607      	mov	r7, r0
 8007f8e:	db7e      	blt.n	800808e <quorem+0x10c>
 8007f90:	3c01      	subs	r4, #1
 8007f92:	f101 0814 	add.w	r8, r1, #20
 8007f96:	00a3      	lsls	r3, r4, #2
 8007f98:	f100 0514 	add.w	r5, r0, #20
 8007f9c:	9300      	str	r3, [sp, #0]
 8007f9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fa2:	9301      	str	r3, [sp, #4]
 8007fa4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fac:	3301      	adds	r3, #1
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fb8:	d32e      	bcc.n	8008018 <quorem+0x96>
 8007fba:	f04f 0a00 	mov.w	sl, #0
 8007fbe:	46c4      	mov	ip, r8
 8007fc0:	46ae      	mov	lr, r5
 8007fc2:	46d3      	mov	fp, sl
 8007fc4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fc8:	b298      	uxth	r0, r3
 8007fca:	fb06 a000 	mla	r0, r6, r0, sl
 8007fce:	0c02      	lsrs	r2, r0, #16
 8007fd0:	0c1b      	lsrs	r3, r3, #16
 8007fd2:	fb06 2303 	mla	r3, r6, r3, r2
 8007fd6:	f8de 2000 	ldr.w	r2, [lr]
 8007fda:	b280      	uxth	r0, r0
 8007fdc:	b292      	uxth	r2, r2
 8007fde:	1a12      	subs	r2, r2, r0
 8007fe0:	445a      	add	r2, fp
 8007fe2:	f8de 0000 	ldr.w	r0, [lr]
 8007fe6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ff0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ff4:	b292      	uxth	r2, r2
 8007ff6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007ffa:	45e1      	cmp	r9, ip
 8007ffc:	f84e 2b04 	str.w	r2, [lr], #4
 8008000:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008004:	d2de      	bcs.n	8007fc4 <quorem+0x42>
 8008006:	9b00      	ldr	r3, [sp, #0]
 8008008:	58eb      	ldr	r3, [r5, r3]
 800800a:	b92b      	cbnz	r3, 8008018 <quorem+0x96>
 800800c:	9b01      	ldr	r3, [sp, #4]
 800800e:	3b04      	subs	r3, #4
 8008010:	429d      	cmp	r5, r3
 8008012:	461a      	mov	r2, r3
 8008014:	d32f      	bcc.n	8008076 <quorem+0xf4>
 8008016:	613c      	str	r4, [r7, #16]
 8008018:	4638      	mov	r0, r7
 800801a:	f001 f97f 	bl	800931c <__mcmp>
 800801e:	2800      	cmp	r0, #0
 8008020:	db25      	blt.n	800806e <quorem+0xec>
 8008022:	4629      	mov	r1, r5
 8008024:	2000      	movs	r0, #0
 8008026:	f858 2b04 	ldr.w	r2, [r8], #4
 800802a:	f8d1 c000 	ldr.w	ip, [r1]
 800802e:	fa1f fe82 	uxth.w	lr, r2
 8008032:	fa1f f38c 	uxth.w	r3, ip
 8008036:	eba3 030e 	sub.w	r3, r3, lr
 800803a:	4403      	add	r3, r0
 800803c:	0c12      	lsrs	r2, r2, #16
 800803e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008042:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008046:	b29b      	uxth	r3, r3
 8008048:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800804c:	45c1      	cmp	r9, r8
 800804e:	f841 3b04 	str.w	r3, [r1], #4
 8008052:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008056:	d2e6      	bcs.n	8008026 <quorem+0xa4>
 8008058:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800805c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008060:	b922      	cbnz	r2, 800806c <quorem+0xea>
 8008062:	3b04      	subs	r3, #4
 8008064:	429d      	cmp	r5, r3
 8008066:	461a      	mov	r2, r3
 8008068:	d30b      	bcc.n	8008082 <quorem+0x100>
 800806a:	613c      	str	r4, [r7, #16]
 800806c:	3601      	adds	r6, #1
 800806e:	4630      	mov	r0, r6
 8008070:	b003      	add	sp, #12
 8008072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008076:	6812      	ldr	r2, [r2, #0]
 8008078:	3b04      	subs	r3, #4
 800807a:	2a00      	cmp	r2, #0
 800807c:	d1cb      	bne.n	8008016 <quorem+0x94>
 800807e:	3c01      	subs	r4, #1
 8008080:	e7c6      	b.n	8008010 <quorem+0x8e>
 8008082:	6812      	ldr	r2, [r2, #0]
 8008084:	3b04      	subs	r3, #4
 8008086:	2a00      	cmp	r2, #0
 8008088:	d1ef      	bne.n	800806a <quorem+0xe8>
 800808a:	3c01      	subs	r4, #1
 800808c:	e7ea      	b.n	8008064 <quorem+0xe2>
 800808e:	2000      	movs	r0, #0
 8008090:	e7ee      	b.n	8008070 <quorem+0xee>
 8008092:	0000      	movs	r0, r0
 8008094:	0000      	movs	r0, r0
	...

08008098 <_dtoa_r>:
 8008098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809c:	69c7      	ldr	r7, [r0, #28]
 800809e:	b097      	sub	sp, #92	@ 0x5c
 80080a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80080a4:	ec55 4b10 	vmov	r4, r5, d0
 80080a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80080aa:	9107      	str	r1, [sp, #28]
 80080ac:	4681      	mov	r9, r0
 80080ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80080b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80080b2:	b97f      	cbnz	r7, 80080d4 <_dtoa_r+0x3c>
 80080b4:	2010      	movs	r0, #16
 80080b6:	f000 fe09 	bl	8008ccc <malloc>
 80080ba:	4602      	mov	r2, r0
 80080bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80080c0:	b920      	cbnz	r0, 80080cc <_dtoa_r+0x34>
 80080c2:	4ba9      	ldr	r3, [pc, #676]	@ (8008368 <_dtoa_r+0x2d0>)
 80080c4:	21ef      	movs	r1, #239	@ 0xef
 80080c6:	48a9      	ldr	r0, [pc, #676]	@ (800836c <_dtoa_r+0x2d4>)
 80080c8:	f001 fffe 	bl	800a0c8 <__assert_func>
 80080cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80080d0:	6007      	str	r7, [r0, #0]
 80080d2:	60c7      	str	r7, [r0, #12]
 80080d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80080d8:	6819      	ldr	r1, [r3, #0]
 80080da:	b159      	cbz	r1, 80080f4 <_dtoa_r+0x5c>
 80080dc:	685a      	ldr	r2, [r3, #4]
 80080de:	604a      	str	r2, [r1, #4]
 80080e0:	2301      	movs	r3, #1
 80080e2:	4093      	lsls	r3, r2
 80080e4:	608b      	str	r3, [r1, #8]
 80080e6:	4648      	mov	r0, r9
 80080e8:	f000 fee6 	bl	8008eb8 <_Bfree>
 80080ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80080f0:	2200      	movs	r2, #0
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	1e2b      	subs	r3, r5, #0
 80080f6:	bfb9      	ittee	lt
 80080f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80080fc:	9305      	strlt	r3, [sp, #20]
 80080fe:	2300      	movge	r3, #0
 8008100:	6033      	strge	r3, [r6, #0]
 8008102:	9f05      	ldr	r7, [sp, #20]
 8008104:	4b9a      	ldr	r3, [pc, #616]	@ (8008370 <_dtoa_r+0x2d8>)
 8008106:	bfbc      	itt	lt
 8008108:	2201      	movlt	r2, #1
 800810a:	6032      	strlt	r2, [r6, #0]
 800810c:	43bb      	bics	r3, r7
 800810e:	d112      	bne.n	8008136 <_dtoa_r+0x9e>
 8008110:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008112:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008116:	6013      	str	r3, [r2, #0]
 8008118:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800811c:	4323      	orrs	r3, r4
 800811e:	f000 855a 	beq.w	8008bd6 <_dtoa_r+0xb3e>
 8008122:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008124:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008384 <_dtoa_r+0x2ec>
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 855c 	beq.w	8008be6 <_dtoa_r+0xb4e>
 800812e:	f10a 0303 	add.w	r3, sl, #3
 8008132:	f000 bd56 	b.w	8008be2 <_dtoa_r+0xb4a>
 8008136:	ed9d 7b04 	vldr	d7, [sp, #16]
 800813a:	2200      	movs	r2, #0
 800813c:	ec51 0b17 	vmov	r0, r1, d7
 8008140:	2300      	movs	r3, #0
 8008142:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008146:	f7f8 fce7 	bl	8000b18 <__aeabi_dcmpeq>
 800814a:	4680      	mov	r8, r0
 800814c:	b158      	cbz	r0, 8008166 <_dtoa_r+0xce>
 800814e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008150:	2301      	movs	r3, #1
 8008152:	6013      	str	r3, [r2, #0]
 8008154:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008156:	b113      	cbz	r3, 800815e <_dtoa_r+0xc6>
 8008158:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800815a:	4b86      	ldr	r3, [pc, #536]	@ (8008374 <_dtoa_r+0x2dc>)
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008388 <_dtoa_r+0x2f0>
 8008162:	f000 bd40 	b.w	8008be6 <_dtoa_r+0xb4e>
 8008166:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800816a:	aa14      	add	r2, sp, #80	@ 0x50
 800816c:	a915      	add	r1, sp, #84	@ 0x54
 800816e:	4648      	mov	r0, r9
 8008170:	f001 f984 	bl	800947c <__d2b>
 8008174:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008178:	9002      	str	r0, [sp, #8]
 800817a:	2e00      	cmp	r6, #0
 800817c:	d078      	beq.n	8008270 <_dtoa_r+0x1d8>
 800817e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008180:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008188:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800818c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008190:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008194:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008198:	4619      	mov	r1, r3
 800819a:	2200      	movs	r2, #0
 800819c:	4b76      	ldr	r3, [pc, #472]	@ (8008378 <_dtoa_r+0x2e0>)
 800819e:	f7f8 f89b 	bl	80002d8 <__aeabi_dsub>
 80081a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008350 <_dtoa_r+0x2b8>)
 80081a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a8:	f7f8 fa4e 	bl	8000648 <__aeabi_dmul>
 80081ac:	a36a      	add	r3, pc, #424	@ (adr r3, 8008358 <_dtoa_r+0x2c0>)
 80081ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b2:	f7f8 f893 	bl	80002dc <__adddf3>
 80081b6:	4604      	mov	r4, r0
 80081b8:	4630      	mov	r0, r6
 80081ba:	460d      	mov	r5, r1
 80081bc:	f7f8 f9da 	bl	8000574 <__aeabi_i2d>
 80081c0:	a367      	add	r3, pc, #412	@ (adr r3, 8008360 <_dtoa_r+0x2c8>)
 80081c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c6:	f7f8 fa3f 	bl	8000648 <__aeabi_dmul>
 80081ca:	4602      	mov	r2, r0
 80081cc:	460b      	mov	r3, r1
 80081ce:	4620      	mov	r0, r4
 80081d0:	4629      	mov	r1, r5
 80081d2:	f7f8 f883 	bl	80002dc <__adddf3>
 80081d6:	4604      	mov	r4, r0
 80081d8:	460d      	mov	r5, r1
 80081da:	f7f8 fce5 	bl	8000ba8 <__aeabi_d2iz>
 80081de:	2200      	movs	r2, #0
 80081e0:	4607      	mov	r7, r0
 80081e2:	2300      	movs	r3, #0
 80081e4:	4620      	mov	r0, r4
 80081e6:	4629      	mov	r1, r5
 80081e8:	f7f8 fca0 	bl	8000b2c <__aeabi_dcmplt>
 80081ec:	b140      	cbz	r0, 8008200 <_dtoa_r+0x168>
 80081ee:	4638      	mov	r0, r7
 80081f0:	f7f8 f9c0 	bl	8000574 <__aeabi_i2d>
 80081f4:	4622      	mov	r2, r4
 80081f6:	462b      	mov	r3, r5
 80081f8:	f7f8 fc8e 	bl	8000b18 <__aeabi_dcmpeq>
 80081fc:	b900      	cbnz	r0, 8008200 <_dtoa_r+0x168>
 80081fe:	3f01      	subs	r7, #1
 8008200:	2f16      	cmp	r7, #22
 8008202:	d852      	bhi.n	80082aa <_dtoa_r+0x212>
 8008204:	4b5d      	ldr	r3, [pc, #372]	@ (800837c <_dtoa_r+0x2e4>)
 8008206:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800820a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008212:	f7f8 fc8b 	bl	8000b2c <__aeabi_dcmplt>
 8008216:	2800      	cmp	r0, #0
 8008218:	d049      	beq.n	80082ae <_dtoa_r+0x216>
 800821a:	3f01      	subs	r7, #1
 800821c:	2300      	movs	r3, #0
 800821e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008220:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008222:	1b9b      	subs	r3, r3, r6
 8008224:	1e5a      	subs	r2, r3, #1
 8008226:	bf45      	ittet	mi
 8008228:	f1c3 0301 	rsbmi	r3, r3, #1
 800822c:	9300      	strmi	r3, [sp, #0]
 800822e:	2300      	movpl	r3, #0
 8008230:	2300      	movmi	r3, #0
 8008232:	9206      	str	r2, [sp, #24]
 8008234:	bf54      	ite	pl
 8008236:	9300      	strpl	r3, [sp, #0]
 8008238:	9306      	strmi	r3, [sp, #24]
 800823a:	2f00      	cmp	r7, #0
 800823c:	db39      	blt.n	80082b2 <_dtoa_r+0x21a>
 800823e:	9b06      	ldr	r3, [sp, #24]
 8008240:	970d      	str	r7, [sp, #52]	@ 0x34
 8008242:	443b      	add	r3, r7
 8008244:	9306      	str	r3, [sp, #24]
 8008246:	2300      	movs	r3, #0
 8008248:	9308      	str	r3, [sp, #32]
 800824a:	9b07      	ldr	r3, [sp, #28]
 800824c:	2b09      	cmp	r3, #9
 800824e:	d863      	bhi.n	8008318 <_dtoa_r+0x280>
 8008250:	2b05      	cmp	r3, #5
 8008252:	bfc4      	itt	gt
 8008254:	3b04      	subgt	r3, #4
 8008256:	9307      	strgt	r3, [sp, #28]
 8008258:	9b07      	ldr	r3, [sp, #28]
 800825a:	f1a3 0302 	sub.w	r3, r3, #2
 800825e:	bfcc      	ite	gt
 8008260:	2400      	movgt	r4, #0
 8008262:	2401      	movle	r4, #1
 8008264:	2b03      	cmp	r3, #3
 8008266:	d863      	bhi.n	8008330 <_dtoa_r+0x298>
 8008268:	e8df f003 	tbb	[pc, r3]
 800826c:	2b375452 	.word	0x2b375452
 8008270:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008274:	441e      	add	r6, r3
 8008276:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800827a:	2b20      	cmp	r3, #32
 800827c:	bfc1      	itttt	gt
 800827e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008282:	409f      	lslgt	r7, r3
 8008284:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008288:	fa24 f303 	lsrgt.w	r3, r4, r3
 800828c:	bfd6      	itet	le
 800828e:	f1c3 0320 	rsble	r3, r3, #32
 8008292:	ea47 0003 	orrgt.w	r0, r7, r3
 8008296:	fa04 f003 	lslle.w	r0, r4, r3
 800829a:	f7f8 f95b 	bl	8000554 <__aeabi_ui2d>
 800829e:	2201      	movs	r2, #1
 80082a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80082a4:	3e01      	subs	r6, #1
 80082a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80082a8:	e776      	b.n	8008198 <_dtoa_r+0x100>
 80082aa:	2301      	movs	r3, #1
 80082ac:	e7b7      	b.n	800821e <_dtoa_r+0x186>
 80082ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80082b0:	e7b6      	b.n	8008220 <_dtoa_r+0x188>
 80082b2:	9b00      	ldr	r3, [sp, #0]
 80082b4:	1bdb      	subs	r3, r3, r7
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	427b      	negs	r3, r7
 80082ba:	9308      	str	r3, [sp, #32]
 80082bc:	2300      	movs	r3, #0
 80082be:	930d      	str	r3, [sp, #52]	@ 0x34
 80082c0:	e7c3      	b.n	800824a <_dtoa_r+0x1b2>
 80082c2:	2301      	movs	r3, #1
 80082c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082c8:	eb07 0b03 	add.w	fp, r7, r3
 80082cc:	f10b 0301 	add.w	r3, fp, #1
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	9303      	str	r3, [sp, #12]
 80082d4:	bfb8      	it	lt
 80082d6:	2301      	movlt	r3, #1
 80082d8:	e006      	b.n	80082e8 <_dtoa_r+0x250>
 80082da:	2301      	movs	r3, #1
 80082dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80082de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	dd28      	ble.n	8008336 <_dtoa_r+0x29e>
 80082e4:	469b      	mov	fp, r3
 80082e6:	9303      	str	r3, [sp, #12]
 80082e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80082ec:	2100      	movs	r1, #0
 80082ee:	2204      	movs	r2, #4
 80082f0:	f102 0514 	add.w	r5, r2, #20
 80082f4:	429d      	cmp	r5, r3
 80082f6:	d926      	bls.n	8008346 <_dtoa_r+0x2ae>
 80082f8:	6041      	str	r1, [r0, #4]
 80082fa:	4648      	mov	r0, r9
 80082fc:	f000 fd9c 	bl	8008e38 <_Balloc>
 8008300:	4682      	mov	sl, r0
 8008302:	2800      	cmp	r0, #0
 8008304:	d142      	bne.n	800838c <_dtoa_r+0x2f4>
 8008306:	4b1e      	ldr	r3, [pc, #120]	@ (8008380 <_dtoa_r+0x2e8>)
 8008308:	4602      	mov	r2, r0
 800830a:	f240 11af 	movw	r1, #431	@ 0x1af
 800830e:	e6da      	b.n	80080c6 <_dtoa_r+0x2e>
 8008310:	2300      	movs	r3, #0
 8008312:	e7e3      	b.n	80082dc <_dtoa_r+0x244>
 8008314:	2300      	movs	r3, #0
 8008316:	e7d5      	b.n	80082c4 <_dtoa_r+0x22c>
 8008318:	2401      	movs	r4, #1
 800831a:	2300      	movs	r3, #0
 800831c:	9307      	str	r3, [sp, #28]
 800831e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008320:	f04f 3bff 	mov.w	fp, #4294967295
 8008324:	2200      	movs	r2, #0
 8008326:	f8cd b00c 	str.w	fp, [sp, #12]
 800832a:	2312      	movs	r3, #18
 800832c:	920c      	str	r2, [sp, #48]	@ 0x30
 800832e:	e7db      	b.n	80082e8 <_dtoa_r+0x250>
 8008330:	2301      	movs	r3, #1
 8008332:	9309      	str	r3, [sp, #36]	@ 0x24
 8008334:	e7f4      	b.n	8008320 <_dtoa_r+0x288>
 8008336:	f04f 0b01 	mov.w	fp, #1
 800833a:	f8cd b00c 	str.w	fp, [sp, #12]
 800833e:	465b      	mov	r3, fp
 8008340:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008344:	e7d0      	b.n	80082e8 <_dtoa_r+0x250>
 8008346:	3101      	adds	r1, #1
 8008348:	0052      	lsls	r2, r2, #1
 800834a:	e7d1      	b.n	80082f0 <_dtoa_r+0x258>
 800834c:	f3af 8000 	nop.w
 8008350:	636f4361 	.word	0x636f4361
 8008354:	3fd287a7 	.word	0x3fd287a7
 8008358:	8b60c8b3 	.word	0x8b60c8b3
 800835c:	3fc68a28 	.word	0x3fc68a28
 8008360:	509f79fb 	.word	0x509f79fb
 8008364:	3fd34413 	.word	0x3fd34413
 8008368:	0800aad3 	.word	0x0800aad3
 800836c:	0800aaea 	.word	0x0800aaea
 8008370:	7ff00000 	.word	0x7ff00000
 8008374:	0800abd4 	.word	0x0800abd4
 8008378:	3ff80000 	.word	0x3ff80000
 800837c:	0800ac58 	.word	0x0800ac58
 8008380:	0800ab42 	.word	0x0800ab42
 8008384:	0800aacf 	.word	0x0800aacf
 8008388:	0800abd3 	.word	0x0800abd3
 800838c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008390:	6018      	str	r0, [r3, #0]
 8008392:	9b03      	ldr	r3, [sp, #12]
 8008394:	2b0e      	cmp	r3, #14
 8008396:	f200 80a1 	bhi.w	80084dc <_dtoa_r+0x444>
 800839a:	2c00      	cmp	r4, #0
 800839c:	f000 809e 	beq.w	80084dc <_dtoa_r+0x444>
 80083a0:	2f00      	cmp	r7, #0
 80083a2:	dd33      	ble.n	800840c <_dtoa_r+0x374>
 80083a4:	4b9c      	ldr	r3, [pc, #624]	@ (8008618 <_dtoa_r+0x580>)
 80083a6:	f007 020f 	and.w	r2, r7, #15
 80083aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083ae:	ed93 7b00 	vldr	d7, [r3]
 80083b2:	05f8      	lsls	r0, r7, #23
 80083b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80083b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80083bc:	d516      	bpl.n	80083ec <_dtoa_r+0x354>
 80083be:	4b97      	ldr	r3, [pc, #604]	@ (800861c <_dtoa_r+0x584>)
 80083c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80083c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083c8:	f7f8 fa68 	bl	800089c <__aeabi_ddiv>
 80083cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083d0:	f004 040f 	and.w	r4, r4, #15
 80083d4:	2603      	movs	r6, #3
 80083d6:	4d91      	ldr	r5, [pc, #580]	@ (800861c <_dtoa_r+0x584>)
 80083d8:	b954      	cbnz	r4, 80083f0 <_dtoa_r+0x358>
 80083da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083e2:	f7f8 fa5b 	bl	800089c <__aeabi_ddiv>
 80083e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083ea:	e028      	b.n	800843e <_dtoa_r+0x3a6>
 80083ec:	2602      	movs	r6, #2
 80083ee:	e7f2      	b.n	80083d6 <_dtoa_r+0x33e>
 80083f0:	07e1      	lsls	r1, r4, #31
 80083f2:	d508      	bpl.n	8008406 <_dtoa_r+0x36e>
 80083f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80083f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083fc:	f7f8 f924 	bl	8000648 <__aeabi_dmul>
 8008400:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008404:	3601      	adds	r6, #1
 8008406:	1064      	asrs	r4, r4, #1
 8008408:	3508      	adds	r5, #8
 800840a:	e7e5      	b.n	80083d8 <_dtoa_r+0x340>
 800840c:	f000 80af 	beq.w	800856e <_dtoa_r+0x4d6>
 8008410:	427c      	negs	r4, r7
 8008412:	4b81      	ldr	r3, [pc, #516]	@ (8008618 <_dtoa_r+0x580>)
 8008414:	4d81      	ldr	r5, [pc, #516]	@ (800861c <_dtoa_r+0x584>)
 8008416:	f004 020f 	and.w	r2, r4, #15
 800841a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800841e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008422:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008426:	f7f8 f90f 	bl	8000648 <__aeabi_dmul>
 800842a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800842e:	1124      	asrs	r4, r4, #4
 8008430:	2300      	movs	r3, #0
 8008432:	2602      	movs	r6, #2
 8008434:	2c00      	cmp	r4, #0
 8008436:	f040 808f 	bne.w	8008558 <_dtoa_r+0x4c0>
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1d3      	bne.n	80083e6 <_dtoa_r+0x34e>
 800843e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008440:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008444:	2b00      	cmp	r3, #0
 8008446:	f000 8094 	beq.w	8008572 <_dtoa_r+0x4da>
 800844a:	4b75      	ldr	r3, [pc, #468]	@ (8008620 <_dtoa_r+0x588>)
 800844c:	2200      	movs	r2, #0
 800844e:	4620      	mov	r0, r4
 8008450:	4629      	mov	r1, r5
 8008452:	f7f8 fb6b 	bl	8000b2c <__aeabi_dcmplt>
 8008456:	2800      	cmp	r0, #0
 8008458:	f000 808b 	beq.w	8008572 <_dtoa_r+0x4da>
 800845c:	9b03      	ldr	r3, [sp, #12]
 800845e:	2b00      	cmp	r3, #0
 8008460:	f000 8087 	beq.w	8008572 <_dtoa_r+0x4da>
 8008464:	f1bb 0f00 	cmp.w	fp, #0
 8008468:	dd34      	ble.n	80084d4 <_dtoa_r+0x43c>
 800846a:	4620      	mov	r0, r4
 800846c:	4b6d      	ldr	r3, [pc, #436]	@ (8008624 <_dtoa_r+0x58c>)
 800846e:	2200      	movs	r2, #0
 8008470:	4629      	mov	r1, r5
 8008472:	f7f8 f8e9 	bl	8000648 <__aeabi_dmul>
 8008476:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800847a:	f107 38ff 	add.w	r8, r7, #4294967295
 800847e:	3601      	adds	r6, #1
 8008480:	465c      	mov	r4, fp
 8008482:	4630      	mov	r0, r6
 8008484:	f7f8 f876 	bl	8000574 <__aeabi_i2d>
 8008488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800848c:	f7f8 f8dc 	bl	8000648 <__aeabi_dmul>
 8008490:	4b65      	ldr	r3, [pc, #404]	@ (8008628 <_dtoa_r+0x590>)
 8008492:	2200      	movs	r2, #0
 8008494:	f7f7 ff22 	bl	80002dc <__adddf3>
 8008498:	4605      	mov	r5, r0
 800849a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800849e:	2c00      	cmp	r4, #0
 80084a0:	d16a      	bne.n	8008578 <_dtoa_r+0x4e0>
 80084a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084a6:	4b61      	ldr	r3, [pc, #388]	@ (800862c <_dtoa_r+0x594>)
 80084a8:	2200      	movs	r2, #0
 80084aa:	f7f7 ff15 	bl	80002d8 <__aeabi_dsub>
 80084ae:	4602      	mov	r2, r0
 80084b0:	460b      	mov	r3, r1
 80084b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084b6:	462a      	mov	r2, r5
 80084b8:	4633      	mov	r3, r6
 80084ba:	f7f8 fb55 	bl	8000b68 <__aeabi_dcmpgt>
 80084be:	2800      	cmp	r0, #0
 80084c0:	f040 8298 	bne.w	80089f4 <_dtoa_r+0x95c>
 80084c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084c8:	462a      	mov	r2, r5
 80084ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80084ce:	f7f8 fb2d 	bl	8000b2c <__aeabi_dcmplt>
 80084d2:	bb38      	cbnz	r0, 8008524 <_dtoa_r+0x48c>
 80084d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80084d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80084dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f2c0 8157 	blt.w	8008792 <_dtoa_r+0x6fa>
 80084e4:	2f0e      	cmp	r7, #14
 80084e6:	f300 8154 	bgt.w	8008792 <_dtoa_r+0x6fa>
 80084ea:	4b4b      	ldr	r3, [pc, #300]	@ (8008618 <_dtoa_r+0x580>)
 80084ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084f0:	ed93 7b00 	vldr	d7, [r3]
 80084f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	ed8d 7b00 	vstr	d7, [sp]
 80084fc:	f280 80e5 	bge.w	80086ca <_dtoa_r+0x632>
 8008500:	9b03      	ldr	r3, [sp, #12]
 8008502:	2b00      	cmp	r3, #0
 8008504:	f300 80e1 	bgt.w	80086ca <_dtoa_r+0x632>
 8008508:	d10c      	bne.n	8008524 <_dtoa_r+0x48c>
 800850a:	4b48      	ldr	r3, [pc, #288]	@ (800862c <_dtoa_r+0x594>)
 800850c:	2200      	movs	r2, #0
 800850e:	ec51 0b17 	vmov	r0, r1, d7
 8008512:	f7f8 f899 	bl	8000648 <__aeabi_dmul>
 8008516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800851a:	f7f8 fb1b 	bl	8000b54 <__aeabi_dcmpge>
 800851e:	2800      	cmp	r0, #0
 8008520:	f000 8266 	beq.w	80089f0 <_dtoa_r+0x958>
 8008524:	2400      	movs	r4, #0
 8008526:	4625      	mov	r5, r4
 8008528:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800852a:	4656      	mov	r6, sl
 800852c:	ea6f 0803 	mvn.w	r8, r3
 8008530:	2700      	movs	r7, #0
 8008532:	4621      	mov	r1, r4
 8008534:	4648      	mov	r0, r9
 8008536:	f000 fcbf 	bl	8008eb8 <_Bfree>
 800853a:	2d00      	cmp	r5, #0
 800853c:	f000 80bd 	beq.w	80086ba <_dtoa_r+0x622>
 8008540:	b12f      	cbz	r7, 800854e <_dtoa_r+0x4b6>
 8008542:	42af      	cmp	r7, r5
 8008544:	d003      	beq.n	800854e <_dtoa_r+0x4b6>
 8008546:	4639      	mov	r1, r7
 8008548:	4648      	mov	r0, r9
 800854a:	f000 fcb5 	bl	8008eb8 <_Bfree>
 800854e:	4629      	mov	r1, r5
 8008550:	4648      	mov	r0, r9
 8008552:	f000 fcb1 	bl	8008eb8 <_Bfree>
 8008556:	e0b0      	b.n	80086ba <_dtoa_r+0x622>
 8008558:	07e2      	lsls	r2, r4, #31
 800855a:	d505      	bpl.n	8008568 <_dtoa_r+0x4d0>
 800855c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008560:	f7f8 f872 	bl	8000648 <__aeabi_dmul>
 8008564:	3601      	adds	r6, #1
 8008566:	2301      	movs	r3, #1
 8008568:	1064      	asrs	r4, r4, #1
 800856a:	3508      	adds	r5, #8
 800856c:	e762      	b.n	8008434 <_dtoa_r+0x39c>
 800856e:	2602      	movs	r6, #2
 8008570:	e765      	b.n	800843e <_dtoa_r+0x3a6>
 8008572:	9c03      	ldr	r4, [sp, #12]
 8008574:	46b8      	mov	r8, r7
 8008576:	e784      	b.n	8008482 <_dtoa_r+0x3ea>
 8008578:	4b27      	ldr	r3, [pc, #156]	@ (8008618 <_dtoa_r+0x580>)
 800857a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800857c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008580:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008584:	4454      	add	r4, sl
 8008586:	2900      	cmp	r1, #0
 8008588:	d054      	beq.n	8008634 <_dtoa_r+0x59c>
 800858a:	4929      	ldr	r1, [pc, #164]	@ (8008630 <_dtoa_r+0x598>)
 800858c:	2000      	movs	r0, #0
 800858e:	f7f8 f985 	bl	800089c <__aeabi_ddiv>
 8008592:	4633      	mov	r3, r6
 8008594:	462a      	mov	r2, r5
 8008596:	f7f7 fe9f 	bl	80002d8 <__aeabi_dsub>
 800859a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800859e:	4656      	mov	r6, sl
 80085a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085a4:	f7f8 fb00 	bl	8000ba8 <__aeabi_d2iz>
 80085a8:	4605      	mov	r5, r0
 80085aa:	f7f7 ffe3 	bl	8000574 <__aeabi_i2d>
 80085ae:	4602      	mov	r2, r0
 80085b0:	460b      	mov	r3, r1
 80085b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085b6:	f7f7 fe8f 	bl	80002d8 <__aeabi_dsub>
 80085ba:	3530      	adds	r5, #48	@ 0x30
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80085c4:	f806 5b01 	strb.w	r5, [r6], #1
 80085c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80085cc:	f7f8 faae 	bl	8000b2c <__aeabi_dcmplt>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	d172      	bne.n	80086ba <_dtoa_r+0x622>
 80085d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085d8:	4911      	ldr	r1, [pc, #68]	@ (8008620 <_dtoa_r+0x588>)
 80085da:	2000      	movs	r0, #0
 80085dc:	f7f7 fe7c 	bl	80002d8 <__aeabi_dsub>
 80085e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80085e4:	f7f8 faa2 	bl	8000b2c <__aeabi_dcmplt>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	f040 80b4 	bne.w	8008756 <_dtoa_r+0x6be>
 80085ee:	42a6      	cmp	r6, r4
 80085f0:	f43f af70 	beq.w	80084d4 <_dtoa_r+0x43c>
 80085f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80085f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008624 <_dtoa_r+0x58c>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	f7f8 f824 	bl	8000648 <__aeabi_dmul>
 8008600:	4b08      	ldr	r3, [pc, #32]	@ (8008624 <_dtoa_r+0x58c>)
 8008602:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008606:	2200      	movs	r2, #0
 8008608:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800860c:	f7f8 f81c 	bl	8000648 <__aeabi_dmul>
 8008610:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008614:	e7c4      	b.n	80085a0 <_dtoa_r+0x508>
 8008616:	bf00      	nop
 8008618:	0800ac58 	.word	0x0800ac58
 800861c:	0800ac30 	.word	0x0800ac30
 8008620:	3ff00000 	.word	0x3ff00000
 8008624:	40240000 	.word	0x40240000
 8008628:	401c0000 	.word	0x401c0000
 800862c:	40140000 	.word	0x40140000
 8008630:	3fe00000 	.word	0x3fe00000
 8008634:	4631      	mov	r1, r6
 8008636:	4628      	mov	r0, r5
 8008638:	f7f8 f806 	bl	8000648 <__aeabi_dmul>
 800863c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008640:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008642:	4656      	mov	r6, sl
 8008644:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008648:	f7f8 faae 	bl	8000ba8 <__aeabi_d2iz>
 800864c:	4605      	mov	r5, r0
 800864e:	f7f7 ff91 	bl	8000574 <__aeabi_i2d>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800865a:	f7f7 fe3d 	bl	80002d8 <__aeabi_dsub>
 800865e:	3530      	adds	r5, #48	@ 0x30
 8008660:	f806 5b01 	strb.w	r5, [r6], #1
 8008664:	4602      	mov	r2, r0
 8008666:	460b      	mov	r3, r1
 8008668:	42a6      	cmp	r6, r4
 800866a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800866e:	f04f 0200 	mov.w	r2, #0
 8008672:	d124      	bne.n	80086be <_dtoa_r+0x626>
 8008674:	4baf      	ldr	r3, [pc, #700]	@ (8008934 <_dtoa_r+0x89c>)
 8008676:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800867a:	f7f7 fe2f 	bl	80002dc <__adddf3>
 800867e:	4602      	mov	r2, r0
 8008680:	460b      	mov	r3, r1
 8008682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008686:	f7f8 fa6f 	bl	8000b68 <__aeabi_dcmpgt>
 800868a:	2800      	cmp	r0, #0
 800868c:	d163      	bne.n	8008756 <_dtoa_r+0x6be>
 800868e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008692:	49a8      	ldr	r1, [pc, #672]	@ (8008934 <_dtoa_r+0x89c>)
 8008694:	2000      	movs	r0, #0
 8008696:	f7f7 fe1f 	bl	80002d8 <__aeabi_dsub>
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086a2:	f7f8 fa43 	bl	8000b2c <__aeabi_dcmplt>
 80086a6:	2800      	cmp	r0, #0
 80086a8:	f43f af14 	beq.w	80084d4 <_dtoa_r+0x43c>
 80086ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80086ae:	1e73      	subs	r3, r6, #1
 80086b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80086b6:	2b30      	cmp	r3, #48	@ 0x30
 80086b8:	d0f8      	beq.n	80086ac <_dtoa_r+0x614>
 80086ba:	4647      	mov	r7, r8
 80086bc:	e03b      	b.n	8008736 <_dtoa_r+0x69e>
 80086be:	4b9e      	ldr	r3, [pc, #632]	@ (8008938 <_dtoa_r+0x8a0>)
 80086c0:	f7f7 ffc2 	bl	8000648 <__aeabi_dmul>
 80086c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086c8:	e7bc      	b.n	8008644 <_dtoa_r+0x5ac>
 80086ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80086ce:	4656      	mov	r6, sl
 80086d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086d4:	4620      	mov	r0, r4
 80086d6:	4629      	mov	r1, r5
 80086d8:	f7f8 f8e0 	bl	800089c <__aeabi_ddiv>
 80086dc:	f7f8 fa64 	bl	8000ba8 <__aeabi_d2iz>
 80086e0:	4680      	mov	r8, r0
 80086e2:	f7f7 ff47 	bl	8000574 <__aeabi_i2d>
 80086e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086ea:	f7f7 ffad 	bl	8000648 <__aeabi_dmul>
 80086ee:	4602      	mov	r2, r0
 80086f0:	460b      	mov	r3, r1
 80086f2:	4620      	mov	r0, r4
 80086f4:	4629      	mov	r1, r5
 80086f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80086fa:	f7f7 fded 	bl	80002d8 <__aeabi_dsub>
 80086fe:	f806 4b01 	strb.w	r4, [r6], #1
 8008702:	9d03      	ldr	r5, [sp, #12]
 8008704:	eba6 040a 	sub.w	r4, r6, sl
 8008708:	42a5      	cmp	r5, r4
 800870a:	4602      	mov	r2, r0
 800870c:	460b      	mov	r3, r1
 800870e:	d133      	bne.n	8008778 <_dtoa_r+0x6e0>
 8008710:	f7f7 fde4 	bl	80002dc <__adddf3>
 8008714:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008718:	4604      	mov	r4, r0
 800871a:	460d      	mov	r5, r1
 800871c:	f7f8 fa24 	bl	8000b68 <__aeabi_dcmpgt>
 8008720:	b9c0      	cbnz	r0, 8008754 <_dtoa_r+0x6bc>
 8008722:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008726:	4620      	mov	r0, r4
 8008728:	4629      	mov	r1, r5
 800872a:	f7f8 f9f5 	bl	8000b18 <__aeabi_dcmpeq>
 800872e:	b110      	cbz	r0, 8008736 <_dtoa_r+0x69e>
 8008730:	f018 0f01 	tst.w	r8, #1
 8008734:	d10e      	bne.n	8008754 <_dtoa_r+0x6bc>
 8008736:	9902      	ldr	r1, [sp, #8]
 8008738:	4648      	mov	r0, r9
 800873a:	f000 fbbd 	bl	8008eb8 <_Bfree>
 800873e:	2300      	movs	r3, #0
 8008740:	7033      	strb	r3, [r6, #0]
 8008742:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008744:	3701      	adds	r7, #1
 8008746:	601f      	str	r7, [r3, #0]
 8008748:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800874a:	2b00      	cmp	r3, #0
 800874c:	f000 824b 	beq.w	8008be6 <_dtoa_r+0xb4e>
 8008750:	601e      	str	r6, [r3, #0]
 8008752:	e248      	b.n	8008be6 <_dtoa_r+0xb4e>
 8008754:	46b8      	mov	r8, r7
 8008756:	4633      	mov	r3, r6
 8008758:	461e      	mov	r6, r3
 800875a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800875e:	2a39      	cmp	r2, #57	@ 0x39
 8008760:	d106      	bne.n	8008770 <_dtoa_r+0x6d8>
 8008762:	459a      	cmp	sl, r3
 8008764:	d1f8      	bne.n	8008758 <_dtoa_r+0x6c0>
 8008766:	2230      	movs	r2, #48	@ 0x30
 8008768:	f108 0801 	add.w	r8, r8, #1
 800876c:	f88a 2000 	strb.w	r2, [sl]
 8008770:	781a      	ldrb	r2, [r3, #0]
 8008772:	3201      	adds	r2, #1
 8008774:	701a      	strb	r2, [r3, #0]
 8008776:	e7a0      	b.n	80086ba <_dtoa_r+0x622>
 8008778:	4b6f      	ldr	r3, [pc, #444]	@ (8008938 <_dtoa_r+0x8a0>)
 800877a:	2200      	movs	r2, #0
 800877c:	f7f7 ff64 	bl	8000648 <__aeabi_dmul>
 8008780:	2200      	movs	r2, #0
 8008782:	2300      	movs	r3, #0
 8008784:	4604      	mov	r4, r0
 8008786:	460d      	mov	r5, r1
 8008788:	f7f8 f9c6 	bl	8000b18 <__aeabi_dcmpeq>
 800878c:	2800      	cmp	r0, #0
 800878e:	d09f      	beq.n	80086d0 <_dtoa_r+0x638>
 8008790:	e7d1      	b.n	8008736 <_dtoa_r+0x69e>
 8008792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008794:	2a00      	cmp	r2, #0
 8008796:	f000 80ea 	beq.w	800896e <_dtoa_r+0x8d6>
 800879a:	9a07      	ldr	r2, [sp, #28]
 800879c:	2a01      	cmp	r2, #1
 800879e:	f300 80cd 	bgt.w	800893c <_dtoa_r+0x8a4>
 80087a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	f000 80c1 	beq.w	800892c <_dtoa_r+0x894>
 80087aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80087ae:	9c08      	ldr	r4, [sp, #32]
 80087b0:	9e00      	ldr	r6, [sp, #0]
 80087b2:	9a00      	ldr	r2, [sp, #0]
 80087b4:	441a      	add	r2, r3
 80087b6:	9200      	str	r2, [sp, #0]
 80087b8:	9a06      	ldr	r2, [sp, #24]
 80087ba:	2101      	movs	r1, #1
 80087bc:	441a      	add	r2, r3
 80087be:	4648      	mov	r0, r9
 80087c0:	9206      	str	r2, [sp, #24]
 80087c2:	f000 fc2d 	bl	8009020 <__i2b>
 80087c6:	4605      	mov	r5, r0
 80087c8:	b166      	cbz	r6, 80087e4 <_dtoa_r+0x74c>
 80087ca:	9b06      	ldr	r3, [sp, #24]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	dd09      	ble.n	80087e4 <_dtoa_r+0x74c>
 80087d0:	42b3      	cmp	r3, r6
 80087d2:	9a00      	ldr	r2, [sp, #0]
 80087d4:	bfa8      	it	ge
 80087d6:	4633      	movge	r3, r6
 80087d8:	1ad2      	subs	r2, r2, r3
 80087da:	9200      	str	r2, [sp, #0]
 80087dc:	9a06      	ldr	r2, [sp, #24]
 80087de:	1af6      	subs	r6, r6, r3
 80087e0:	1ad3      	subs	r3, r2, r3
 80087e2:	9306      	str	r3, [sp, #24]
 80087e4:	9b08      	ldr	r3, [sp, #32]
 80087e6:	b30b      	cbz	r3, 800882c <_dtoa_r+0x794>
 80087e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f000 80c6 	beq.w	800897c <_dtoa_r+0x8e4>
 80087f0:	2c00      	cmp	r4, #0
 80087f2:	f000 80c0 	beq.w	8008976 <_dtoa_r+0x8de>
 80087f6:	4629      	mov	r1, r5
 80087f8:	4622      	mov	r2, r4
 80087fa:	4648      	mov	r0, r9
 80087fc:	f000 fcc8 	bl	8009190 <__pow5mult>
 8008800:	9a02      	ldr	r2, [sp, #8]
 8008802:	4601      	mov	r1, r0
 8008804:	4605      	mov	r5, r0
 8008806:	4648      	mov	r0, r9
 8008808:	f000 fc20 	bl	800904c <__multiply>
 800880c:	9902      	ldr	r1, [sp, #8]
 800880e:	4680      	mov	r8, r0
 8008810:	4648      	mov	r0, r9
 8008812:	f000 fb51 	bl	8008eb8 <_Bfree>
 8008816:	9b08      	ldr	r3, [sp, #32]
 8008818:	1b1b      	subs	r3, r3, r4
 800881a:	9308      	str	r3, [sp, #32]
 800881c:	f000 80b1 	beq.w	8008982 <_dtoa_r+0x8ea>
 8008820:	9a08      	ldr	r2, [sp, #32]
 8008822:	4641      	mov	r1, r8
 8008824:	4648      	mov	r0, r9
 8008826:	f000 fcb3 	bl	8009190 <__pow5mult>
 800882a:	9002      	str	r0, [sp, #8]
 800882c:	2101      	movs	r1, #1
 800882e:	4648      	mov	r0, r9
 8008830:	f000 fbf6 	bl	8009020 <__i2b>
 8008834:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008836:	4604      	mov	r4, r0
 8008838:	2b00      	cmp	r3, #0
 800883a:	f000 81d8 	beq.w	8008bee <_dtoa_r+0xb56>
 800883e:	461a      	mov	r2, r3
 8008840:	4601      	mov	r1, r0
 8008842:	4648      	mov	r0, r9
 8008844:	f000 fca4 	bl	8009190 <__pow5mult>
 8008848:	9b07      	ldr	r3, [sp, #28]
 800884a:	2b01      	cmp	r3, #1
 800884c:	4604      	mov	r4, r0
 800884e:	f300 809f 	bgt.w	8008990 <_dtoa_r+0x8f8>
 8008852:	9b04      	ldr	r3, [sp, #16]
 8008854:	2b00      	cmp	r3, #0
 8008856:	f040 8097 	bne.w	8008988 <_dtoa_r+0x8f0>
 800885a:	9b05      	ldr	r3, [sp, #20]
 800885c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008860:	2b00      	cmp	r3, #0
 8008862:	f040 8093 	bne.w	800898c <_dtoa_r+0x8f4>
 8008866:	9b05      	ldr	r3, [sp, #20]
 8008868:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800886c:	0d1b      	lsrs	r3, r3, #20
 800886e:	051b      	lsls	r3, r3, #20
 8008870:	b133      	cbz	r3, 8008880 <_dtoa_r+0x7e8>
 8008872:	9b00      	ldr	r3, [sp, #0]
 8008874:	3301      	adds	r3, #1
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	9b06      	ldr	r3, [sp, #24]
 800887a:	3301      	adds	r3, #1
 800887c:	9306      	str	r3, [sp, #24]
 800887e:	2301      	movs	r3, #1
 8008880:	9308      	str	r3, [sp, #32]
 8008882:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008884:	2b00      	cmp	r3, #0
 8008886:	f000 81b8 	beq.w	8008bfa <_dtoa_r+0xb62>
 800888a:	6923      	ldr	r3, [r4, #16]
 800888c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008890:	6918      	ldr	r0, [r3, #16]
 8008892:	f000 fb79 	bl	8008f88 <__hi0bits>
 8008896:	f1c0 0020 	rsb	r0, r0, #32
 800889a:	9b06      	ldr	r3, [sp, #24]
 800889c:	4418      	add	r0, r3
 800889e:	f010 001f 	ands.w	r0, r0, #31
 80088a2:	f000 8082 	beq.w	80089aa <_dtoa_r+0x912>
 80088a6:	f1c0 0320 	rsb	r3, r0, #32
 80088aa:	2b04      	cmp	r3, #4
 80088ac:	dd73      	ble.n	8008996 <_dtoa_r+0x8fe>
 80088ae:	9b00      	ldr	r3, [sp, #0]
 80088b0:	f1c0 001c 	rsb	r0, r0, #28
 80088b4:	4403      	add	r3, r0
 80088b6:	9300      	str	r3, [sp, #0]
 80088b8:	9b06      	ldr	r3, [sp, #24]
 80088ba:	4403      	add	r3, r0
 80088bc:	4406      	add	r6, r0
 80088be:	9306      	str	r3, [sp, #24]
 80088c0:	9b00      	ldr	r3, [sp, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dd05      	ble.n	80088d2 <_dtoa_r+0x83a>
 80088c6:	9902      	ldr	r1, [sp, #8]
 80088c8:	461a      	mov	r2, r3
 80088ca:	4648      	mov	r0, r9
 80088cc:	f000 fcba 	bl	8009244 <__lshift>
 80088d0:	9002      	str	r0, [sp, #8]
 80088d2:	9b06      	ldr	r3, [sp, #24]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd05      	ble.n	80088e4 <_dtoa_r+0x84c>
 80088d8:	4621      	mov	r1, r4
 80088da:	461a      	mov	r2, r3
 80088dc:	4648      	mov	r0, r9
 80088de:	f000 fcb1 	bl	8009244 <__lshift>
 80088e2:	4604      	mov	r4, r0
 80088e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d061      	beq.n	80089ae <_dtoa_r+0x916>
 80088ea:	9802      	ldr	r0, [sp, #8]
 80088ec:	4621      	mov	r1, r4
 80088ee:	f000 fd15 	bl	800931c <__mcmp>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	da5b      	bge.n	80089ae <_dtoa_r+0x916>
 80088f6:	2300      	movs	r3, #0
 80088f8:	9902      	ldr	r1, [sp, #8]
 80088fa:	220a      	movs	r2, #10
 80088fc:	4648      	mov	r0, r9
 80088fe:	f000 fafd 	bl	8008efc <__multadd>
 8008902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008904:	9002      	str	r0, [sp, #8]
 8008906:	f107 38ff 	add.w	r8, r7, #4294967295
 800890a:	2b00      	cmp	r3, #0
 800890c:	f000 8177 	beq.w	8008bfe <_dtoa_r+0xb66>
 8008910:	4629      	mov	r1, r5
 8008912:	2300      	movs	r3, #0
 8008914:	220a      	movs	r2, #10
 8008916:	4648      	mov	r0, r9
 8008918:	f000 faf0 	bl	8008efc <__multadd>
 800891c:	f1bb 0f00 	cmp.w	fp, #0
 8008920:	4605      	mov	r5, r0
 8008922:	dc6f      	bgt.n	8008a04 <_dtoa_r+0x96c>
 8008924:	9b07      	ldr	r3, [sp, #28]
 8008926:	2b02      	cmp	r3, #2
 8008928:	dc49      	bgt.n	80089be <_dtoa_r+0x926>
 800892a:	e06b      	b.n	8008a04 <_dtoa_r+0x96c>
 800892c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800892e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008932:	e73c      	b.n	80087ae <_dtoa_r+0x716>
 8008934:	3fe00000 	.word	0x3fe00000
 8008938:	40240000 	.word	0x40240000
 800893c:	9b03      	ldr	r3, [sp, #12]
 800893e:	1e5c      	subs	r4, r3, #1
 8008940:	9b08      	ldr	r3, [sp, #32]
 8008942:	42a3      	cmp	r3, r4
 8008944:	db09      	blt.n	800895a <_dtoa_r+0x8c2>
 8008946:	1b1c      	subs	r4, r3, r4
 8008948:	9b03      	ldr	r3, [sp, #12]
 800894a:	2b00      	cmp	r3, #0
 800894c:	f6bf af30 	bge.w	80087b0 <_dtoa_r+0x718>
 8008950:	9b00      	ldr	r3, [sp, #0]
 8008952:	9a03      	ldr	r2, [sp, #12]
 8008954:	1a9e      	subs	r6, r3, r2
 8008956:	2300      	movs	r3, #0
 8008958:	e72b      	b.n	80087b2 <_dtoa_r+0x71a>
 800895a:	9b08      	ldr	r3, [sp, #32]
 800895c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800895e:	9408      	str	r4, [sp, #32]
 8008960:	1ae3      	subs	r3, r4, r3
 8008962:	441a      	add	r2, r3
 8008964:	9e00      	ldr	r6, [sp, #0]
 8008966:	9b03      	ldr	r3, [sp, #12]
 8008968:	920d      	str	r2, [sp, #52]	@ 0x34
 800896a:	2400      	movs	r4, #0
 800896c:	e721      	b.n	80087b2 <_dtoa_r+0x71a>
 800896e:	9c08      	ldr	r4, [sp, #32]
 8008970:	9e00      	ldr	r6, [sp, #0]
 8008972:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008974:	e728      	b.n	80087c8 <_dtoa_r+0x730>
 8008976:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800897a:	e751      	b.n	8008820 <_dtoa_r+0x788>
 800897c:	9a08      	ldr	r2, [sp, #32]
 800897e:	9902      	ldr	r1, [sp, #8]
 8008980:	e750      	b.n	8008824 <_dtoa_r+0x78c>
 8008982:	f8cd 8008 	str.w	r8, [sp, #8]
 8008986:	e751      	b.n	800882c <_dtoa_r+0x794>
 8008988:	2300      	movs	r3, #0
 800898a:	e779      	b.n	8008880 <_dtoa_r+0x7e8>
 800898c:	9b04      	ldr	r3, [sp, #16]
 800898e:	e777      	b.n	8008880 <_dtoa_r+0x7e8>
 8008990:	2300      	movs	r3, #0
 8008992:	9308      	str	r3, [sp, #32]
 8008994:	e779      	b.n	800888a <_dtoa_r+0x7f2>
 8008996:	d093      	beq.n	80088c0 <_dtoa_r+0x828>
 8008998:	9a00      	ldr	r2, [sp, #0]
 800899a:	331c      	adds	r3, #28
 800899c:	441a      	add	r2, r3
 800899e:	9200      	str	r2, [sp, #0]
 80089a0:	9a06      	ldr	r2, [sp, #24]
 80089a2:	441a      	add	r2, r3
 80089a4:	441e      	add	r6, r3
 80089a6:	9206      	str	r2, [sp, #24]
 80089a8:	e78a      	b.n	80088c0 <_dtoa_r+0x828>
 80089aa:	4603      	mov	r3, r0
 80089ac:	e7f4      	b.n	8008998 <_dtoa_r+0x900>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	46b8      	mov	r8, r7
 80089b4:	dc20      	bgt.n	80089f8 <_dtoa_r+0x960>
 80089b6:	469b      	mov	fp, r3
 80089b8:	9b07      	ldr	r3, [sp, #28]
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	dd1e      	ble.n	80089fc <_dtoa_r+0x964>
 80089be:	f1bb 0f00 	cmp.w	fp, #0
 80089c2:	f47f adb1 	bne.w	8008528 <_dtoa_r+0x490>
 80089c6:	4621      	mov	r1, r4
 80089c8:	465b      	mov	r3, fp
 80089ca:	2205      	movs	r2, #5
 80089cc:	4648      	mov	r0, r9
 80089ce:	f000 fa95 	bl	8008efc <__multadd>
 80089d2:	4601      	mov	r1, r0
 80089d4:	4604      	mov	r4, r0
 80089d6:	9802      	ldr	r0, [sp, #8]
 80089d8:	f000 fca0 	bl	800931c <__mcmp>
 80089dc:	2800      	cmp	r0, #0
 80089de:	f77f ada3 	ble.w	8008528 <_dtoa_r+0x490>
 80089e2:	4656      	mov	r6, sl
 80089e4:	2331      	movs	r3, #49	@ 0x31
 80089e6:	f806 3b01 	strb.w	r3, [r6], #1
 80089ea:	f108 0801 	add.w	r8, r8, #1
 80089ee:	e59f      	b.n	8008530 <_dtoa_r+0x498>
 80089f0:	9c03      	ldr	r4, [sp, #12]
 80089f2:	46b8      	mov	r8, r7
 80089f4:	4625      	mov	r5, r4
 80089f6:	e7f4      	b.n	80089e2 <_dtoa_r+0x94a>
 80089f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80089fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f000 8101 	beq.w	8008c06 <_dtoa_r+0xb6e>
 8008a04:	2e00      	cmp	r6, #0
 8008a06:	dd05      	ble.n	8008a14 <_dtoa_r+0x97c>
 8008a08:	4629      	mov	r1, r5
 8008a0a:	4632      	mov	r2, r6
 8008a0c:	4648      	mov	r0, r9
 8008a0e:	f000 fc19 	bl	8009244 <__lshift>
 8008a12:	4605      	mov	r5, r0
 8008a14:	9b08      	ldr	r3, [sp, #32]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d05c      	beq.n	8008ad4 <_dtoa_r+0xa3c>
 8008a1a:	6869      	ldr	r1, [r5, #4]
 8008a1c:	4648      	mov	r0, r9
 8008a1e:	f000 fa0b 	bl	8008e38 <_Balloc>
 8008a22:	4606      	mov	r6, r0
 8008a24:	b928      	cbnz	r0, 8008a32 <_dtoa_r+0x99a>
 8008a26:	4b82      	ldr	r3, [pc, #520]	@ (8008c30 <_dtoa_r+0xb98>)
 8008a28:	4602      	mov	r2, r0
 8008a2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008a2e:	f7ff bb4a 	b.w	80080c6 <_dtoa_r+0x2e>
 8008a32:	692a      	ldr	r2, [r5, #16]
 8008a34:	3202      	adds	r2, #2
 8008a36:	0092      	lsls	r2, r2, #2
 8008a38:	f105 010c 	add.w	r1, r5, #12
 8008a3c:	300c      	adds	r0, #12
 8008a3e:	f001 fb35 	bl	800a0ac <memcpy>
 8008a42:	2201      	movs	r2, #1
 8008a44:	4631      	mov	r1, r6
 8008a46:	4648      	mov	r0, r9
 8008a48:	f000 fbfc 	bl	8009244 <__lshift>
 8008a4c:	f10a 0301 	add.w	r3, sl, #1
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	eb0a 030b 	add.w	r3, sl, fp
 8008a56:	9308      	str	r3, [sp, #32]
 8008a58:	9b04      	ldr	r3, [sp, #16]
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	462f      	mov	r7, r5
 8008a60:	9306      	str	r3, [sp, #24]
 8008a62:	4605      	mov	r5, r0
 8008a64:	9b00      	ldr	r3, [sp, #0]
 8008a66:	9802      	ldr	r0, [sp, #8]
 8008a68:	4621      	mov	r1, r4
 8008a6a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008a6e:	f7ff fa88 	bl	8007f82 <quorem>
 8008a72:	4603      	mov	r3, r0
 8008a74:	3330      	adds	r3, #48	@ 0x30
 8008a76:	9003      	str	r0, [sp, #12]
 8008a78:	4639      	mov	r1, r7
 8008a7a:	9802      	ldr	r0, [sp, #8]
 8008a7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a7e:	f000 fc4d 	bl	800931c <__mcmp>
 8008a82:	462a      	mov	r2, r5
 8008a84:	9004      	str	r0, [sp, #16]
 8008a86:	4621      	mov	r1, r4
 8008a88:	4648      	mov	r0, r9
 8008a8a:	f000 fc63 	bl	8009354 <__mdiff>
 8008a8e:	68c2      	ldr	r2, [r0, #12]
 8008a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a92:	4606      	mov	r6, r0
 8008a94:	bb02      	cbnz	r2, 8008ad8 <_dtoa_r+0xa40>
 8008a96:	4601      	mov	r1, r0
 8008a98:	9802      	ldr	r0, [sp, #8]
 8008a9a:	f000 fc3f 	bl	800931c <__mcmp>
 8008a9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	4648      	mov	r0, r9
 8008aa6:	920c      	str	r2, [sp, #48]	@ 0x30
 8008aa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aaa:	f000 fa05 	bl	8008eb8 <_Bfree>
 8008aae:	9b07      	ldr	r3, [sp, #28]
 8008ab0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ab2:	9e00      	ldr	r6, [sp, #0]
 8008ab4:	ea42 0103 	orr.w	r1, r2, r3
 8008ab8:	9b06      	ldr	r3, [sp, #24]
 8008aba:	4319      	orrs	r1, r3
 8008abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008abe:	d10d      	bne.n	8008adc <_dtoa_r+0xa44>
 8008ac0:	2b39      	cmp	r3, #57	@ 0x39
 8008ac2:	d027      	beq.n	8008b14 <_dtoa_r+0xa7c>
 8008ac4:	9a04      	ldr	r2, [sp, #16]
 8008ac6:	2a00      	cmp	r2, #0
 8008ac8:	dd01      	ble.n	8008ace <_dtoa_r+0xa36>
 8008aca:	9b03      	ldr	r3, [sp, #12]
 8008acc:	3331      	adds	r3, #49	@ 0x31
 8008ace:	f88b 3000 	strb.w	r3, [fp]
 8008ad2:	e52e      	b.n	8008532 <_dtoa_r+0x49a>
 8008ad4:	4628      	mov	r0, r5
 8008ad6:	e7b9      	b.n	8008a4c <_dtoa_r+0x9b4>
 8008ad8:	2201      	movs	r2, #1
 8008ada:	e7e2      	b.n	8008aa2 <_dtoa_r+0xa0a>
 8008adc:	9904      	ldr	r1, [sp, #16]
 8008ade:	2900      	cmp	r1, #0
 8008ae0:	db04      	blt.n	8008aec <_dtoa_r+0xa54>
 8008ae2:	9807      	ldr	r0, [sp, #28]
 8008ae4:	4301      	orrs	r1, r0
 8008ae6:	9806      	ldr	r0, [sp, #24]
 8008ae8:	4301      	orrs	r1, r0
 8008aea:	d120      	bne.n	8008b2e <_dtoa_r+0xa96>
 8008aec:	2a00      	cmp	r2, #0
 8008aee:	ddee      	ble.n	8008ace <_dtoa_r+0xa36>
 8008af0:	9902      	ldr	r1, [sp, #8]
 8008af2:	9300      	str	r3, [sp, #0]
 8008af4:	2201      	movs	r2, #1
 8008af6:	4648      	mov	r0, r9
 8008af8:	f000 fba4 	bl	8009244 <__lshift>
 8008afc:	4621      	mov	r1, r4
 8008afe:	9002      	str	r0, [sp, #8]
 8008b00:	f000 fc0c 	bl	800931c <__mcmp>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	9b00      	ldr	r3, [sp, #0]
 8008b08:	dc02      	bgt.n	8008b10 <_dtoa_r+0xa78>
 8008b0a:	d1e0      	bne.n	8008ace <_dtoa_r+0xa36>
 8008b0c:	07da      	lsls	r2, r3, #31
 8008b0e:	d5de      	bpl.n	8008ace <_dtoa_r+0xa36>
 8008b10:	2b39      	cmp	r3, #57	@ 0x39
 8008b12:	d1da      	bne.n	8008aca <_dtoa_r+0xa32>
 8008b14:	2339      	movs	r3, #57	@ 0x39
 8008b16:	f88b 3000 	strb.w	r3, [fp]
 8008b1a:	4633      	mov	r3, r6
 8008b1c:	461e      	mov	r6, r3
 8008b1e:	3b01      	subs	r3, #1
 8008b20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008b24:	2a39      	cmp	r2, #57	@ 0x39
 8008b26:	d04e      	beq.n	8008bc6 <_dtoa_r+0xb2e>
 8008b28:	3201      	adds	r2, #1
 8008b2a:	701a      	strb	r2, [r3, #0]
 8008b2c:	e501      	b.n	8008532 <_dtoa_r+0x49a>
 8008b2e:	2a00      	cmp	r2, #0
 8008b30:	dd03      	ble.n	8008b3a <_dtoa_r+0xaa2>
 8008b32:	2b39      	cmp	r3, #57	@ 0x39
 8008b34:	d0ee      	beq.n	8008b14 <_dtoa_r+0xa7c>
 8008b36:	3301      	adds	r3, #1
 8008b38:	e7c9      	b.n	8008ace <_dtoa_r+0xa36>
 8008b3a:	9a00      	ldr	r2, [sp, #0]
 8008b3c:	9908      	ldr	r1, [sp, #32]
 8008b3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008b42:	428a      	cmp	r2, r1
 8008b44:	d028      	beq.n	8008b98 <_dtoa_r+0xb00>
 8008b46:	9902      	ldr	r1, [sp, #8]
 8008b48:	2300      	movs	r3, #0
 8008b4a:	220a      	movs	r2, #10
 8008b4c:	4648      	mov	r0, r9
 8008b4e:	f000 f9d5 	bl	8008efc <__multadd>
 8008b52:	42af      	cmp	r7, r5
 8008b54:	9002      	str	r0, [sp, #8]
 8008b56:	f04f 0300 	mov.w	r3, #0
 8008b5a:	f04f 020a 	mov.w	r2, #10
 8008b5e:	4639      	mov	r1, r7
 8008b60:	4648      	mov	r0, r9
 8008b62:	d107      	bne.n	8008b74 <_dtoa_r+0xadc>
 8008b64:	f000 f9ca 	bl	8008efc <__multadd>
 8008b68:	4607      	mov	r7, r0
 8008b6a:	4605      	mov	r5, r0
 8008b6c:	9b00      	ldr	r3, [sp, #0]
 8008b6e:	3301      	adds	r3, #1
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	e777      	b.n	8008a64 <_dtoa_r+0x9cc>
 8008b74:	f000 f9c2 	bl	8008efc <__multadd>
 8008b78:	4629      	mov	r1, r5
 8008b7a:	4607      	mov	r7, r0
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	220a      	movs	r2, #10
 8008b80:	4648      	mov	r0, r9
 8008b82:	f000 f9bb 	bl	8008efc <__multadd>
 8008b86:	4605      	mov	r5, r0
 8008b88:	e7f0      	b.n	8008b6c <_dtoa_r+0xad4>
 8008b8a:	f1bb 0f00 	cmp.w	fp, #0
 8008b8e:	bfcc      	ite	gt
 8008b90:	465e      	movgt	r6, fp
 8008b92:	2601      	movle	r6, #1
 8008b94:	4456      	add	r6, sl
 8008b96:	2700      	movs	r7, #0
 8008b98:	9902      	ldr	r1, [sp, #8]
 8008b9a:	9300      	str	r3, [sp, #0]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	4648      	mov	r0, r9
 8008ba0:	f000 fb50 	bl	8009244 <__lshift>
 8008ba4:	4621      	mov	r1, r4
 8008ba6:	9002      	str	r0, [sp, #8]
 8008ba8:	f000 fbb8 	bl	800931c <__mcmp>
 8008bac:	2800      	cmp	r0, #0
 8008bae:	dcb4      	bgt.n	8008b1a <_dtoa_r+0xa82>
 8008bb0:	d102      	bne.n	8008bb8 <_dtoa_r+0xb20>
 8008bb2:	9b00      	ldr	r3, [sp, #0]
 8008bb4:	07db      	lsls	r3, r3, #31
 8008bb6:	d4b0      	bmi.n	8008b1a <_dtoa_r+0xa82>
 8008bb8:	4633      	mov	r3, r6
 8008bba:	461e      	mov	r6, r3
 8008bbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bc0:	2a30      	cmp	r2, #48	@ 0x30
 8008bc2:	d0fa      	beq.n	8008bba <_dtoa_r+0xb22>
 8008bc4:	e4b5      	b.n	8008532 <_dtoa_r+0x49a>
 8008bc6:	459a      	cmp	sl, r3
 8008bc8:	d1a8      	bne.n	8008b1c <_dtoa_r+0xa84>
 8008bca:	2331      	movs	r3, #49	@ 0x31
 8008bcc:	f108 0801 	add.w	r8, r8, #1
 8008bd0:	f88a 3000 	strb.w	r3, [sl]
 8008bd4:	e4ad      	b.n	8008532 <_dtoa_r+0x49a>
 8008bd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bd8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008c34 <_dtoa_r+0xb9c>
 8008bdc:	b11b      	cbz	r3, 8008be6 <_dtoa_r+0xb4e>
 8008bde:	f10a 0308 	add.w	r3, sl, #8
 8008be2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008be4:	6013      	str	r3, [r2, #0]
 8008be6:	4650      	mov	r0, sl
 8008be8:	b017      	add	sp, #92	@ 0x5c
 8008bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bee:	9b07      	ldr	r3, [sp, #28]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	f77f ae2e 	ble.w	8008852 <_dtoa_r+0x7ba>
 8008bf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bf8:	9308      	str	r3, [sp, #32]
 8008bfa:	2001      	movs	r0, #1
 8008bfc:	e64d      	b.n	800889a <_dtoa_r+0x802>
 8008bfe:	f1bb 0f00 	cmp.w	fp, #0
 8008c02:	f77f aed9 	ble.w	80089b8 <_dtoa_r+0x920>
 8008c06:	4656      	mov	r6, sl
 8008c08:	9802      	ldr	r0, [sp, #8]
 8008c0a:	4621      	mov	r1, r4
 8008c0c:	f7ff f9b9 	bl	8007f82 <quorem>
 8008c10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008c14:	f806 3b01 	strb.w	r3, [r6], #1
 8008c18:	eba6 020a 	sub.w	r2, r6, sl
 8008c1c:	4593      	cmp	fp, r2
 8008c1e:	ddb4      	ble.n	8008b8a <_dtoa_r+0xaf2>
 8008c20:	9902      	ldr	r1, [sp, #8]
 8008c22:	2300      	movs	r3, #0
 8008c24:	220a      	movs	r2, #10
 8008c26:	4648      	mov	r0, r9
 8008c28:	f000 f968 	bl	8008efc <__multadd>
 8008c2c:	9002      	str	r0, [sp, #8]
 8008c2e:	e7eb      	b.n	8008c08 <_dtoa_r+0xb70>
 8008c30:	0800ab42 	.word	0x0800ab42
 8008c34:	0800aac6 	.word	0x0800aac6

08008c38 <_free_r>:
 8008c38:	b538      	push	{r3, r4, r5, lr}
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	2900      	cmp	r1, #0
 8008c3e:	d041      	beq.n	8008cc4 <_free_r+0x8c>
 8008c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c44:	1f0c      	subs	r4, r1, #4
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	bfb8      	it	lt
 8008c4a:	18e4      	addlt	r4, r4, r3
 8008c4c:	f000 f8e8 	bl	8008e20 <__malloc_lock>
 8008c50:	4a1d      	ldr	r2, [pc, #116]	@ (8008cc8 <_free_r+0x90>)
 8008c52:	6813      	ldr	r3, [r2, #0]
 8008c54:	b933      	cbnz	r3, 8008c64 <_free_r+0x2c>
 8008c56:	6063      	str	r3, [r4, #4]
 8008c58:	6014      	str	r4, [r2, #0]
 8008c5a:	4628      	mov	r0, r5
 8008c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c60:	f000 b8e4 	b.w	8008e2c <__malloc_unlock>
 8008c64:	42a3      	cmp	r3, r4
 8008c66:	d908      	bls.n	8008c7a <_free_r+0x42>
 8008c68:	6820      	ldr	r0, [r4, #0]
 8008c6a:	1821      	adds	r1, r4, r0
 8008c6c:	428b      	cmp	r3, r1
 8008c6e:	bf01      	itttt	eq
 8008c70:	6819      	ldreq	r1, [r3, #0]
 8008c72:	685b      	ldreq	r3, [r3, #4]
 8008c74:	1809      	addeq	r1, r1, r0
 8008c76:	6021      	streq	r1, [r4, #0]
 8008c78:	e7ed      	b.n	8008c56 <_free_r+0x1e>
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	b10b      	cbz	r3, 8008c84 <_free_r+0x4c>
 8008c80:	42a3      	cmp	r3, r4
 8008c82:	d9fa      	bls.n	8008c7a <_free_r+0x42>
 8008c84:	6811      	ldr	r1, [r2, #0]
 8008c86:	1850      	adds	r0, r2, r1
 8008c88:	42a0      	cmp	r0, r4
 8008c8a:	d10b      	bne.n	8008ca4 <_free_r+0x6c>
 8008c8c:	6820      	ldr	r0, [r4, #0]
 8008c8e:	4401      	add	r1, r0
 8008c90:	1850      	adds	r0, r2, r1
 8008c92:	4283      	cmp	r3, r0
 8008c94:	6011      	str	r1, [r2, #0]
 8008c96:	d1e0      	bne.n	8008c5a <_free_r+0x22>
 8008c98:	6818      	ldr	r0, [r3, #0]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	6053      	str	r3, [r2, #4]
 8008c9e:	4408      	add	r0, r1
 8008ca0:	6010      	str	r0, [r2, #0]
 8008ca2:	e7da      	b.n	8008c5a <_free_r+0x22>
 8008ca4:	d902      	bls.n	8008cac <_free_r+0x74>
 8008ca6:	230c      	movs	r3, #12
 8008ca8:	602b      	str	r3, [r5, #0]
 8008caa:	e7d6      	b.n	8008c5a <_free_r+0x22>
 8008cac:	6820      	ldr	r0, [r4, #0]
 8008cae:	1821      	adds	r1, r4, r0
 8008cb0:	428b      	cmp	r3, r1
 8008cb2:	bf04      	itt	eq
 8008cb4:	6819      	ldreq	r1, [r3, #0]
 8008cb6:	685b      	ldreq	r3, [r3, #4]
 8008cb8:	6063      	str	r3, [r4, #4]
 8008cba:	bf04      	itt	eq
 8008cbc:	1809      	addeq	r1, r1, r0
 8008cbe:	6021      	streq	r1, [r4, #0]
 8008cc0:	6054      	str	r4, [r2, #4]
 8008cc2:	e7ca      	b.n	8008c5a <_free_r+0x22>
 8008cc4:	bd38      	pop	{r3, r4, r5, pc}
 8008cc6:	bf00      	nop
 8008cc8:	20000af0 	.word	0x20000af0

08008ccc <malloc>:
 8008ccc:	4b02      	ldr	r3, [pc, #8]	@ (8008cd8 <malloc+0xc>)
 8008cce:	4601      	mov	r1, r0
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	f000 b825 	b.w	8008d20 <_malloc_r>
 8008cd6:	bf00      	nop
 8008cd8:	20000030 	.word	0x20000030

08008cdc <sbrk_aligned>:
 8008cdc:	b570      	push	{r4, r5, r6, lr}
 8008cde:	4e0f      	ldr	r6, [pc, #60]	@ (8008d1c <sbrk_aligned+0x40>)
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	6831      	ldr	r1, [r6, #0]
 8008ce4:	4605      	mov	r5, r0
 8008ce6:	b911      	cbnz	r1, 8008cee <sbrk_aligned+0x12>
 8008ce8:	f001 f9d0 	bl	800a08c <_sbrk_r>
 8008cec:	6030      	str	r0, [r6, #0]
 8008cee:	4621      	mov	r1, r4
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	f001 f9cb 	bl	800a08c <_sbrk_r>
 8008cf6:	1c43      	adds	r3, r0, #1
 8008cf8:	d103      	bne.n	8008d02 <sbrk_aligned+0x26>
 8008cfa:	f04f 34ff 	mov.w	r4, #4294967295
 8008cfe:	4620      	mov	r0, r4
 8008d00:	bd70      	pop	{r4, r5, r6, pc}
 8008d02:	1cc4      	adds	r4, r0, #3
 8008d04:	f024 0403 	bic.w	r4, r4, #3
 8008d08:	42a0      	cmp	r0, r4
 8008d0a:	d0f8      	beq.n	8008cfe <sbrk_aligned+0x22>
 8008d0c:	1a21      	subs	r1, r4, r0
 8008d0e:	4628      	mov	r0, r5
 8008d10:	f001 f9bc 	bl	800a08c <_sbrk_r>
 8008d14:	3001      	adds	r0, #1
 8008d16:	d1f2      	bne.n	8008cfe <sbrk_aligned+0x22>
 8008d18:	e7ef      	b.n	8008cfa <sbrk_aligned+0x1e>
 8008d1a:	bf00      	nop
 8008d1c:	20000aec 	.word	0x20000aec

08008d20 <_malloc_r>:
 8008d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d24:	1ccd      	adds	r5, r1, #3
 8008d26:	f025 0503 	bic.w	r5, r5, #3
 8008d2a:	3508      	adds	r5, #8
 8008d2c:	2d0c      	cmp	r5, #12
 8008d2e:	bf38      	it	cc
 8008d30:	250c      	movcc	r5, #12
 8008d32:	2d00      	cmp	r5, #0
 8008d34:	4606      	mov	r6, r0
 8008d36:	db01      	blt.n	8008d3c <_malloc_r+0x1c>
 8008d38:	42a9      	cmp	r1, r5
 8008d3a:	d904      	bls.n	8008d46 <_malloc_r+0x26>
 8008d3c:	230c      	movs	r3, #12
 8008d3e:	6033      	str	r3, [r6, #0]
 8008d40:	2000      	movs	r0, #0
 8008d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e1c <_malloc_r+0xfc>
 8008d4a:	f000 f869 	bl	8008e20 <__malloc_lock>
 8008d4e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d52:	461c      	mov	r4, r3
 8008d54:	bb44      	cbnz	r4, 8008da8 <_malloc_r+0x88>
 8008d56:	4629      	mov	r1, r5
 8008d58:	4630      	mov	r0, r6
 8008d5a:	f7ff ffbf 	bl	8008cdc <sbrk_aligned>
 8008d5e:	1c43      	adds	r3, r0, #1
 8008d60:	4604      	mov	r4, r0
 8008d62:	d158      	bne.n	8008e16 <_malloc_r+0xf6>
 8008d64:	f8d8 4000 	ldr.w	r4, [r8]
 8008d68:	4627      	mov	r7, r4
 8008d6a:	2f00      	cmp	r7, #0
 8008d6c:	d143      	bne.n	8008df6 <_malloc_r+0xd6>
 8008d6e:	2c00      	cmp	r4, #0
 8008d70:	d04b      	beq.n	8008e0a <_malloc_r+0xea>
 8008d72:	6823      	ldr	r3, [r4, #0]
 8008d74:	4639      	mov	r1, r7
 8008d76:	4630      	mov	r0, r6
 8008d78:	eb04 0903 	add.w	r9, r4, r3
 8008d7c:	f001 f986 	bl	800a08c <_sbrk_r>
 8008d80:	4581      	cmp	r9, r0
 8008d82:	d142      	bne.n	8008e0a <_malloc_r+0xea>
 8008d84:	6821      	ldr	r1, [r4, #0]
 8008d86:	1a6d      	subs	r5, r5, r1
 8008d88:	4629      	mov	r1, r5
 8008d8a:	4630      	mov	r0, r6
 8008d8c:	f7ff ffa6 	bl	8008cdc <sbrk_aligned>
 8008d90:	3001      	adds	r0, #1
 8008d92:	d03a      	beq.n	8008e0a <_malloc_r+0xea>
 8008d94:	6823      	ldr	r3, [r4, #0]
 8008d96:	442b      	add	r3, r5
 8008d98:	6023      	str	r3, [r4, #0]
 8008d9a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d9e:	685a      	ldr	r2, [r3, #4]
 8008da0:	bb62      	cbnz	r2, 8008dfc <_malloc_r+0xdc>
 8008da2:	f8c8 7000 	str.w	r7, [r8]
 8008da6:	e00f      	b.n	8008dc8 <_malloc_r+0xa8>
 8008da8:	6822      	ldr	r2, [r4, #0]
 8008daa:	1b52      	subs	r2, r2, r5
 8008dac:	d420      	bmi.n	8008df0 <_malloc_r+0xd0>
 8008dae:	2a0b      	cmp	r2, #11
 8008db0:	d917      	bls.n	8008de2 <_malloc_r+0xc2>
 8008db2:	1961      	adds	r1, r4, r5
 8008db4:	42a3      	cmp	r3, r4
 8008db6:	6025      	str	r5, [r4, #0]
 8008db8:	bf18      	it	ne
 8008dba:	6059      	strne	r1, [r3, #4]
 8008dbc:	6863      	ldr	r3, [r4, #4]
 8008dbe:	bf08      	it	eq
 8008dc0:	f8c8 1000 	streq.w	r1, [r8]
 8008dc4:	5162      	str	r2, [r4, r5]
 8008dc6:	604b      	str	r3, [r1, #4]
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f000 f82f 	bl	8008e2c <__malloc_unlock>
 8008dce:	f104 000b 	add.w	r0, r4, #11
 8008dd2:	1d23      	adds	r3, r4, #4
 8008dd4:	f020 0007 	bic.w	r0, r0, #7
 8008dd8:	1ac2      	subs	r2, r0, r3
 8008dda:	bf1c      	itt	ne
 8008ddc:	1a1b      	subne	r3, r3, r0
 8008dde:	50a3      	strne	r3, [r4, r2]
 8008de0:	e7af      	b.n	8008d42 <_malloc_r+0x22>
 8008de2:	6862      	ldr	r2, [r4, #4]
 8008de4:	42a3      	cmp	r3, r4
 8008de6:	bf0c      	ite	eq
 8008de8:	f8c8 2000 	streq.w	r2, [r8]
 8008dec:	605a      	strne	r2, [r3, #4]
 8008dee:	e7eb      	b.n	8008dc8 <_malloc_r+0xa8>
 8008df0:	4623      	mov	r3, r4
 8008df2:	6864      	ldr	r4, [r4, #4]
 8008df4:	e7ae      	b.n	8008d54 <_malloc_r+0x34>
 8008df6:	463c      	mov	r4, r7
 8008df8:	687f      	ldr	r7, [r7, #4]
 8008dfa:	e7b6      	b.n	8008d6a <_malloc_r+0x4a>
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	d1fb      	bne.n	8008dfc <_malloc_r+0xdc>
 8008e04:	2300      	movs	r3, #0
 8008e06:	6053      	str	r3, [r2, #4]
 8008e08:	e7de      	b.n	8008dc8 <_malloc_r+0xa8>
 8008e0a:	230c      	movs	r3, #12
 8008e0c:	6033      	str	r3, [r6, #0]
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f000 f80c 	bl	8008e2c <__malloc_unlock>
 8008e14:	e794      	b.n	8008d40 <_malloc_r+0x20>
 8008e16:	6005      	str	r5, [r0, #0]
 8008e18:	e7d6      	b.n	8008dc8 <_malloc_r+0xa8>
 8008e1a:	bf00      	nop
 8008e1c:	20000af0 	.word	0x20000af0

08008e20 <__malloc_lock>:
 8008e20:	4801      	ldr	r0, [pc, #4]	@ (8008e28 <__malloc_lock+0x8>)
 8008e22:	f7ff b8ac 	b.w	8007f7e <__retarget_lock_acquire_recursive>
 8008e26:	bf00      	nop
 8008e28:	20000ae8 	.word	0x20000ae8

08008e2c <__malloc_unlock>:
 8008e2c:	4801      	ldr	r0, [pc, #4]	@ (8008e34 <__malloc_unlock+0x8>)
 8008e2e:	f7ff b8a7 	b.w	8007f80 <__retarget_lock_release_recursive>
 8008e32:	bf00      	nop
 8008e34:	20000ae8 	.word	0x20000ae8

08008e38 <_Balloc>:
 8008e38:	b570      	push	{r4, r5, r6, lr}
 8008e3a:	69c6      	ldr	r6, [r0, #28]
 8008e3c:	4604      	mov	r4, r0
 8008e3e:	460d      	mov	r5, r1
 8008e40:	b976      	cbnz	r6, 8008e60 <_Balloc+0x28>
 8008e42:	2010      	movs	r0, #16
 8008e44:	f7ff ff42 	bl	8008ccc <malloc>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	61e0      	str	r0, [r4, #28]
 8008e4c:	b920      	cbnz	r0, 8008e58 <_Balloc+0x20>
 8008e4e:	4b18      	ldr	r3, [pc, #96]	@ (8008eb0 <_Balloc+0x78>)
 8008e50:	4818      	ldr	r0, [pc, #96]	@ (8008eb4 <_Balloc+0x7c>)
 8008e52:	216b      	movs	r1, #107	@ 0x6b
 8008e54:	f001 f938 	bl	800a0c8 <__assert_func>
 8008e58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e5c:	6006      	str	r6, [r0, #0]
 8008e5e:	60c6      	str	r6, [r0, #12]
 8008e60:	69e6      	ldr	r6, [r4, #28]
 8008e62:	68f3      	ldr	r3, [r6, #12]
 8008e64:	b183      	cbz	r3, 8008e88 <_Balloc+0x50>
 8008e66:	69e3      	ldr	r3, [r4, #28]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e6e:	b9b8      	cbnz	r0, 8008ea0 <_Balloc+0x68>
 8008e70:	2101      	movs	r1, #1
 8008e72:	fa01 f605 	lsl.w	r6, r1, r5
 8008e76:	1d72      	adds	r2, r6, #5
 8008e78:	0092      	lsls	r2, r2, #2
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	f001 f942 	bl	800a104 <_calloc_r>
 8008e80:	b160      	cbz	r0, 8008e9c <_Balloc+0x64>
 8008e82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e86:	e00e      	b.n	8008ea6 <_Balloc+0x6e>
 8008e88:	2221      	movs	r2, #33	@ 0x21
 8008e8a:	2104      	movs	r1, #4
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	f001 f939 	bl	800a104 <_calloc_r>
 8008e92:	69e3      	ldr	r3, [r4, #28]
 8008e94:	60f0      	str	r0, [r6, #12]
 8008e96:	68db      	ldr	r3, [r3, #12]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d1e4      	bne.n	8008e66 <_Balloc+0x2e>
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ea0:	6802      	ldr	r2, [r0, #0]
 8008ea2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008eac:	e7f7      	b.n	8008e9e <_Balloc+0x66>
 8008eae:	bf00      	nop
 8008eb0:	0800aad3 	.word	0x0800aad3
 8008eb4:	0800ab53 	.word	0x0800ab53

08008eb8 <_Bfree>:
 8008eb8:	b570      	push	{r4, r5, r6, lr}
 8008eba:	69c6      	ldr	r6, [r0, #28]
 8008ebc:	4605      	mov	r5, r0
 8008ebe:	460c      	mov	r4, r1
 8008ec0:	b976      	cbnz	r6, 8008ee0 <_Bfree+0x28>
 8008ec2:	2010      	movs	r0, #16
 8008ec4:	f7ff ff02 	bl	8008ccc <malloc>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	61e8      	str	r0, [r5, #28]
 8008ecc:	b920      	cbnz	r0, 8008ed8 <_Bfree+0x20>
 8008ece:	4b09      	ldr	r3, [pc, #36]	@ (8008ef4 <_Bfree+0x3c>)
 8008ed0:	4809      	ldr	r0, [pc, #36]	@ (8008ef8 <_Bfree+0x40>)
 8008ed2:	218f      	movs	r1, #143	@ 0x8f
 8008ed4:	f001 f8f8 	bl	800a0c8 <__assert_func>
 8008ed8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008edc:	6006      	str	r6, [r0, #0]
 8008ede:	60c6      	str	r6, [r0, #12]
 8008ee0:	b13c      	cbz	r4, 8008ef2 <_Bfree+0x3a>
 8008ee2:	69eb      	ldr	r3, [r5, #28]
 8008ee4:	6862      	ldr	r2, [r4, #4]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008eec:	6021      	str	r1, [r4, #0]
 8008eee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ef2:	bd70      	pop	{r4, r5, r6, pc}
 8008ef4:	0800aad3 	.word	0x0800aad3
 8008ef8:	0800ab53 	.word	0x0800ab53

08008efc <__multadd>:
 8008efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f00:	690d      	ldr	r5, [r1, #16]
 8008f02:	4607      	mov	r7, r0
 8008f04:	460c      	mov	r4, r1
 8008f06:	461e      	mov	r6, r3
 8008f08:	f101 0c14 	add.w	ip, r1, #20
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	f8dc 3000 	ldr.w	r3, [ip]
 8008f12:	b299      	uxth	r1, r3
 8008f14:	fb02 6101 	mla	r1, r2, r1, r6
 8008f18:	0c1e      	lsrs	r6, r3, #16
 8008f1a:	0c0b      	lsrs	r3, r1, #16
 8008f1c:	fb02 3306 	mla	r3, r2, r6, r3
 8008f20:	b289      	uxth	r1, r1
 8008f22:	3001      	adds	r0, #1
 8008f24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f28:	4285      	cmp	r5, r0
 8008f2a:	f84c 1b04 	str.w	r1, [ip], #4
 8008f2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f32:	dcec      	bgt.n	8008f0e <__multadd+0x12>
 8008f34:	b30e      	cbz	r6, 8008f7a <__multadd+0x7e>
 8008f36:	68a3      	ldr	r3, [r4, #8]
 8008f38:	42ab      	cmp	r3, r5
 8008f3a:	dc19      	bgt.n	8008f70 <__multadd+0x74>
 8008f3c:	6861      	ldr	r1, [r4, #4]
 8008f3e:	4638      	mov	r0, r7
 8008f40:	3101      	adds	r1, #1
 8008f42:	f7ff ff79 	bl	8008e38 <_Balloc>
 8008f46:	4680      	mov	r8, r0
 8008f48:	b928      	cbnz	r0, 8008f56 <__multadd+0x5a>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008f80 <__multadd+0x84>)
 8008f4e:	480d      	ldr	r0, [pc, #52]	@ (8008f84 <__multadd+0x88>)
 8008f50:	21ba      	movs	r1, #186	@ 0xba
 8008f52:	f001 f8b9 	bl	800a0c8 <__assert_func>
 8008f56:	6922      	ldr	r2, [r4, #16]
 8008f58:	3202      	adds	r2, #2
 8008f5a:	f104 010c 	add.w	r1, r4, #12
 8008f5e:	0092      	lsls	r2, r2, #2
 8008f60:	300c      	adds	r0, #12
 8008f62:	f001 f8a3 	bl	800a0ac <memcpy>
 8008f66:	4621      	mov	r1, r4
 8008f68:	4638      	mov	r0, r7
 8008f6a:	f7ff ffa5 	bl	8008eb8 <_Bfree>
 8008f6e:	4644      	mov	r4, r8
 8008f70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f74:	3501      	adds	r5, #1
 8008f76:	615e      	str	r6, [r3, #20]
 8008f78:	6125      	str	r5, [r4, #16]
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f80:	0800ab42 	.word	0x0800ab42
 8008f84:	0800ab53 	.word	0x0800ab53

08008f88 <__hi0bits>:
 8008f88:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	bf36      	itet	cc
 8008f90:	0403      	lslcc	r3, r0, #16
 8008f92:	2000      	movcs	r0, #0
 8008f94:	2010      	movcc	r0, #16
 8008f96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f9a:	bf3c      	itt	cc
 8008f9c:	021b      	lslcc	r3, r3, #8
 8008f9e:	3008      	addcc	r0, #8
 8008fa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008fa4:	bf3c      	itt	cc
 8008fa6:	011b      	lslcc	r3, r3, #4
 8008fa8:	3004      	addcc	r0, #4
 8008faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fae:	bf3c      	itt	cc
 8008fb0:	009b      	lslcc	r3, r3, #2
 8008fb2:	3002      	addcc	r0, #2
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	db05      	blt.n	8008fc4 <__hi0bits+0x3c>
 8008fb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008fbc:	f100 0001 	add.w	r0, r0, #1
 8008fc0:	bf08      	it	eq
 8008fc2:	2020      	moveq	r0, #32
 8008fc4:	4770      	bx	lr

08008fc6 <__lo0bits>:
 8008fc6:	6803      	ldr	r3, [r0, #0]
 8008fc8:	4602      	mov	r2, r0
 8008fca:	f013 0007 	ands.w	r0, r3, #7
 8008fce:	d00b      	beq.n	8008fe8 <__lo0bits+0x22>
 8008fd0:	07d9      	lsls	r1, r3, #31
 8008fd2:	d421      	bmi.n	8009018 <__lo0bits+0x52>
 8008fd4:	0798      	lsls	r0, r3, #30
 8008fd6:	bf49      	itett	mi
 8008fd8:	085b      	lsrmi	r3, r3, #1
 8008fda:	089b      	lsrpl	r3, r3, #2
 8008fdc:	2001      	movmi	r0, #1
 8008fde:	6013      	strmi	r3, [r2, #0]
 8008fe0:	bf5c      	itt	pl
 8008fe2:	6013      	strpl	r3, [r2, #0]
 8008fe4:	2002      	movpl	r0, #2
 8008fe6:	4770      	bx	lr
 8008fe8:	b299      	uxth	r1, r3
 8008fea:	b909      	cbnz	r1, 8008ff0 <__lo0bits+0x2a>
 8008fec:	0c1b      	lsrs	r3, r3, #16
 8008fee:	2010      	movs	r0, #16
 8008ff0:	b2d9      	uxtb	r1, r3
 8008ff2:	b909      	cbnz	r1, 8008ff8 <__lo0bits+0x32>
 8008ff4:	3008      	adds	r0, #8
 8008ff6:	0a1b      	lsrs	r3, r3, #8
 8008ff8:	0719      	lsls	r1, r3, #28
 8008ffa:	bf04      	itt	eq
 8008ffc:	091b      	lsreq	r3, r3, #4
 8008ffe:	3004      	addeq	r0, #4
 8009000:	0799      	lsls	r1, r3, #30
 8009002:	bf04      	itt	eq
 8009004:	089b      	lsreq	r3, r3, #2
 8009006:	3002      	addeq	r0, #2
 8009008:	07d9      	lsls	r1, r3, #31
 800900a:	d403      	bmi.n	8009014 <__lo0bits+0x4e>
 800900c:	085b      	lsrs	r3, r3, #1
 800900e:	f100 0001 	add.w	r0, r0, #1
 8009012:	d003      	beq.n	800901c <__lo0bits+0x56>
 8009014:	6013      	str	r3, [r2, #0]
 8009016:	4770      	bx	lr
 8009018:	2000      	movs	r0, #0
 800901a:	4770      	bx	lr
 800901c:	2020      	movs	r0, #32
 800901e:	4770      	bx	lr

08009020 <__i2b>:
 8009020:	b510      	push	{r4, lr}
 8009022:	460c      	mov	r4, r1
 8009024:	2101      	movs	r1, #1
 8009026:	f7ff ff07 	bl	8008e38 <_Balloc>
 800902a:	4602      	mov	r2, r0
 800902c:	b928      	cbnz	r0, 800903a <__i2b+0x1a>
 800902e:	4b05      	ldr	r3, [pc, #20]	@ (8009044 <__i2b+0x24>)
 8009030:	4805      	ldr	r0, [pc, #20]	@ (8009048 <__i2b+0x28>)
 8009032:	f240 1145 	movw	r1, #325	@ 0x145
 8009036:	f001 f847 	bl	800a0c8 <__assert_func>
 800903a:	2301      	movs	r3, #1
 800903c:	6144      	str	r4, [r0, #20]
 800903e:	6103      	str	r3, [r0, #16]
 8009040:	bd10      	pop	{r4, pc}
 8009042:	bf00      	nop
 8009044:	0800ab42 	.word	0x0800ab42
 8009048:	0800ab53 	.word	0x0800ab53

0800904c <__multiply>:
 800904c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009050:	4617      	mov	r7, r2
 8009052:	690a      	ldr	r2, [r1, #16]
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	429a      	cmp	r2, r3
 8009058:	bfa8      	it	ge
 800905a:	463b      	movge	r3, r7
 800905c:	4689      	mov	r9, r1
 800905e:	bfa4      	itt	ge
 8009060:	460f      	movge	r7, r1
 8009062:	4699      	movge	r9, r3
 8009064:	693d      	ldr	r5, [r7, #16]
 8009066:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	6879      	ldr	r1, [r7, #4]
 800906e:	eb05 060a 	add.w	r6, r5, sl
 8009072:	42b3      	cmp	r3, r6
 8009074:	b085      	sub	sp, #20
 8009076:	bfb8      	it	lt
 8009078:	3101      	addlt	r1, #1
 800907a:	f7ff fedd 	bl	8008e38 <_Balloc>
 800907e:	b930      	cbnz	r0, 800908e <__multiply+0x42>
 8009080:	4602      	mov	r2, r0
 8009082:	4b41      	ldr	r3, [pc, #260]	@ (8009188 <__multiply+0x13c>)
 8009084:	4841      	ldr	r0, [pc, #260]	@ (800918c <__multiply+0x140>)
 8009086:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800908a:	f001 f81d 	bl	800a0c8 <__assert_func>
 800908e:	f100 0414 	add.w	r4, r0, #20
 8009092:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009096:	4623      	mov	r3, r4
 8009098:	2200      	movs	r2, #0
 800909a:	4573      	cmp	r3, lr
 800909c:	d320      	bcc.n	80090e0 <__multiply+0x94>
 800909e:	f107 0814 	add.w	r8, r7, #20
 80090a2:	f109 0114 	add.w	r1, r9, #20
 80090a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80090aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80090ae:	9302      	str	r3, [sp, #8]
 80090b0:	1beb      	subs	r3, r5, r7
 80090b2:	3b15      	subs	r3, #21
 80090b4:	f023 0303 	bic.w	r3, r3, #3
 80090b8:	3304      	adds	r3, #4
 80090ba:	3715      	adds	r7, #21
 80090bc:	42bd      	cmp	r5, r7
 80090be:	bf38      	it	cc
 80090c0:	2304      	movcc	r3, #4
 80090c2:	9301      	str	r3, [sp, #4]
 80090c4:	9b02      	ldr	r3, [sp, #8]
 80090c6:	9103      	str	r1, [sp, #12]
 80090c8:	428b      	cmp	r3, r1
 80090ca:	d80c      	bhi.n	80090e6 <__multiply+0x9a>
 80090cc:	2e00      	cmp	r6, #0
 80090ce:	dd03      	ble.n	80090d8 <__multiply+0x8c>
 80090d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d055      	beq.n	8009184 <__multiply+0x138>
 80090d8:	6106      	str	r6, [r0, #16]
 80090da:	b005      	add	sp, #20
 80090dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e0:	f843 2b04 	str.w	r2, [r3], #4
 80090e4:	e7d9      	b.n	800909a <__multiply+0x4e>
 80090e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80090ea:	f1ba 0f00 	cmp.w	sl, #0
 80090ee:	d01f      	beq.n	8009130 <__multiply+0xe4>
 80090f0:	46c4      	mov	ip, r8
 80090f2:	46a1      	mov	r9, r4
 80090f4:	2700      	movs	r7, #0
 80090f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80090fa:	f8d9 3000 	ldr.w	r3, [r9]
 80090fe:	fa1f fb82 	uxth.w	fp, r2
 8009102:	b29b      	uxth	r3, r3
 8009104:	fb0a 330b 	mla	r3, sl, fp, r3
 8009108:	443b      	add	r3, r7
 800910a:	f8d9 7000 	ldr.w	r7, [r9]
 800910e:	0c12      	lsrs	r2, r2, #16
 8009110:	0c3f      	lsrs	r7, r7, #16
 8009112:	fb0a 7202 	mla	r2, sl, r2, r7
 8009116:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800911a:	b29b      	uxth	r3, r3
 800911c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009120:	4565      	cmp	r5, ip
 8009122:	f849 3b04 	str.w	r3, [r9], #4
 8009126:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800912a:	d8e4      	bhi.n	80090f6 <__multiply+0xaa>
 800912c:	9b01      	ldr	r3, [sp, #4]
 800912e:	50e7      	str	r7, [r4, r3]
 8009130:	9b03      	ldr	r3, [sp, #12]
 8009132:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009136:	3104      	adds	r1, #4
 8009138:	f1b9 0f00 	cmp.w	r9, #0
 800913c:	d020      	beq.n	8009180 <__multiply+0x134>
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	4647      	mov	r7, r8
 8009142:	46a4      	mov	ip, r4
 8009144:	f04f 0a00 	mov.w	sl, #0
 8009148:	f8b7 b000 	ldrh.w	fp, [r7]
 800914c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009150:	fb09 220b 	mla	r2, r9, fp, r2
 8009154:	4452      	add	r2, sl
 8009156:	b29b      	uxth	r3, r3
 8009158:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800915c:	f84c 3b04 	str.w	r3, [ip], #4
 8009160:	f857 3b04 	ldr.w	r3, [r7], #4
 8009164:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009168:	f8bc 3000 	ldrh.w	r3, [ip]
 800916c:	fb09 330a 	mla	r3, r9, sl, r3
 8009170:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009174:	42bd      	cmp	r5, r7
 8009176:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800917a:	d8e5      	bhi.n	8009148 <__multiply+0xfc>
 800917c:	9a01      	ldr	r2, [sp, #4]
 800917e:	50a3      	str	r3, [r4, r2]
 8009180:	3404      	adds	r4, #4
 8009182:	e79f      	b.n	80090c4 <__multiply+0x78>
 8009184:	3e01      	subs	r6, #1
 8009186:	e7a1      	b.n	80090cc <__multiply+0x80>
 8009188:	0800ab42 	.word	0x0800ab42
 800918c:	0800ab53 	.word	0x0800ab53

08009190 <__pow5mult>:
 8009190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009194:	4615      	mov	r5, r2
 8009196:	f012 0203 	ands.w	r2, r2, #3
 800919a:	4607      	mov	r7, r0
 800919c:	460e      	mov	r6, r1
 800919e:	d007      	beq.n	80091b0 <__pow5mult+0x20>
 80091a0:	4c25      	ldr	r4, [pc, #148]	@ (8009238 <__pow5mult+0xa8>)
 80091a2:	3a01      	subs	r2, #1
 80091a4:	2300      	movs	r3, #0
 80091a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091aa:	f7ff fea7 	bl	8008efc <__multadd>
 80091ae:	4606      	mov	r6, r0
 80091b0:	10ad      	asrs	r5, r5, #2
 80091b2:	d03d      	beq.n	8009230 <__pow5mult+0xa0>
 80091b4:	69fc      	ldr	r4, [r7, #28]
 80091b6:	b97c      	cbnz	r4, 80091d8 <__pow5mult+0x48>
 80091b8:	2010      	movs	r0, #16
 80091ba:	f7ff fd87 	bl	8008ccc <malloc>
 80091be:	4602      	mov	r2, r0
 80091c0:	61f8      	str	r0, [r7, #28]
 80091c2:	b928      	cbnz	r0, 80091d0 <__pow5mult+0x40>
 80091c4:	4b1d      	ldr	r3, [pc, #116]	@ (800923c <__pow5mult+0xac>)
 80091c6:	481e      	ldr	r0, [pc, #120]	@ (8009240 <__pow5mult+0xb0>)
 80091c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80091cc:	f000 ff7c 	bl	800a0c8 <__assert_func>
 80091d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091d4:	6004      	str	r4, [r0, #0]
 80091d6:	60c4      	str	r4, [r0, #12]
 80091d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80091dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091e0:	b94c      	cbnz	r4, 80091f6 <__pow5mult+0x66>
 80091e2:	f240 2171 	movw	r1, #625	@ 0x271
 80091e6:	4638      	mov	r0, r7
 80091e8:	f7ff ff1a 	bl	8009020 <__i2b>
 80091ec:	2300      	movs	r3, #0
 80091ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80091f2:	4604      	mov	r4, r0
 80091f4:	6003      	str	r3, [r0, #0]
 80091f6:	f04f 0900 	mov.w	r9, #0
 80091fa:	07eb      	lsls	r3, r5, #31
 80091fc:	d50a      	bpl.n	8009214 <__pow5mult+0x84>
 80091fe:	4631      	mov	r1, r6
 8009200:	4622      	mov	r2, r4
 8009202:	4638      	mov	r0, r7
 8009204:	f7ff ff22 	bl	800904c <__multiply>
 8009208:	4631      	mov	r1, r6
 800920a:	4680      	mov	r8, r0
 800920c:	4638      	mov	r0, r7
 800920e:	f7ff fe53 	bl	8008eb8 <_Bfree>
 8009212:	4646      	mov	r6, r8
 8009214:	106d      	asrs	r5, r5, #1
 8009216:	d00b      	beq.n	8009230 <__pow5mult+0xa0>
 8009218:	6820      	ldr	r0, [r4, #0]
 800921a:	b938      	cbnz	r0, 800922c <__pow5mult+0x9c>
 800921c:	4622      	mov	r2, r4
 800921e:	4621      	mov	r1, r4
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff ff13 	bl	800904c <__multiply>
 8009226:	6020      	str	r0, [r4, #0]
 8009228:	f8c0 9000 	str.w	r9, [r0]
 800922c:	4604      	mov	r4, r0
 800922e:	e7e4      	b.n	80091fa <__pow5mult+0x6a>
 8009230:	4630      	mov	r0, r6
 8009232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009236:	bf00      	nop
 8009238:	0800ac20 	.word	0x0800ac20
 800923c:	0800aad3 	.word	0x0800aad3
 8009240:	0800ab53 	.word	0x0800ab53

08009244 <__lshift>:
 8009244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009248:	460c      	mov	r4, r1
 800924a:	6849      	ldr	r1, [r1, #4]
 800924c:	6923      	ldr	r3, [r4, #16]
 800924e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009252:	68a3      	ldr	r3, [r4, #8]
 8009254:	4607      	mov	r7, r0
 8009256:	4691      	mov	r9, r2
 8009258:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800925c:	f108 0601 	add.w	r6, r8, #1
 8009260:	42b3      	cmp	r3, r6
 8009262:	db0b      	blt.n	800927c <__lshift+0x38>
 8009264:	4638      	mov	r0, r7
 8009266:	f7ff fde7 	bl	8008e38 <_Balloc>
 800926a:	4605      	mov	r5, r0
 800926c:	b948      	cbnz	r0, 8009282 <__lshift+0x3e>
 800926e:	4602      	mov	r2, r0
 8009270:	4b28      	ldr	r3, [pc, #160]	@ (8009314 <__lshift+0xd0>)
 8009272:	4829      	ldr	r0, [pc, #164]	@ (8009318 <__lshift+0xd4>)
 8009274:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009278:	f000 ff26 	bl	800a0c8 <__assert_func>
 800927c:	3101      	adds	r1, #1
 800927e:	005b      	lsls	r3, r3, #1
 8009280:	e7ee      	b.n	8009260 <__lshift+0x1c>
 8009282:	2300      	movs	r3, #0
 8009284:	f100 0114 	add.w	r1, r0, #20
 8009288:	f100 0210 	add.w	r2, r0, #16
 800928c:	4618      	mov	r0, r3
 800928e:	4553      	cmp	r3, sl
 8009290:	db33      	blt.n	80092fa <__lshift+0xb6>
 8009292:	6920      	ldr	r0, [r4, #16]
 8009294:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009298:	f104 0314 	add.w	r3, r4, #20
 800929c:	f019 091f 	ands.w	r9, r9, #31
 80092a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092a8:	d02b      	beq.n	8009302 <__lshift+0xbe>
 80092aa:	f1c9 0e20 	rsb	lr, r9, #32
 80092ae:	468a      	mov	sl, r1
 80092b0:	2200      	movs	r2, #0
 80092b2:	6818      	ldr	r0, [r3, #0]
 80092b4:	fa00 f009 	lsl.w	r0, r0, r9
 80092b8:	4310      	orrs	r0, r2
 80092ba:	f84a 0b04 	str.w	r0, [sl], #4
 80092be:	f853 2b04 	ldr.w	r2, [r3], #4
 80092c2:	459c      	cmp	ip, r3
 80092c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80092c8:	d8f3      	bhi.n	80092b2 <__lshift+0x6e>
 80092ca:	ebac 0304 	sub.w	r3, ip, r4
 80092ce:	3b15      	subs	r3, #21
 80092d0:	f023 0303 	bic.w	r3, r3, #3
 80092d4:	3304      	adds	r3, #4
 80092d6:	f104 0015 	add.w	r0, r4, #21
 80092da:	4560      	cmp	r0, ip
 80092dc:	bf88      	it	hi
 80092de:	2304      	movhi	r3, #4
 80092e0:	50ca      	str	r2, [r1, r3]
 80092e2:	b10a      	cbz	r2, 80092e8 <__lshift+0xa4>
 80092e4:	f108 0602 	add.w	r6, r8, #2
 80092e8:	3e01      	subs	r6, #1
 80092ea:	4638      	mov	r0, r7
 80092ec:	612e      	str	r6, [r5, #16]
 80092ee:	4621      	mov	r1, r4
 80092f0:	f7ff fde2 	bl	8008eb8 <_Bfree>
 80092f4:	4628      	mov	r0, r5
 80092f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80092fe:	3301      	adds	r3, #1
 8009300:	e7c5      	b.n	800928e <__lshift+0x4a>
 8009302:	3904      	subs	r1, #4
 8009304:	f853 2b04 	ldr.w	r2, [r3], #4
 8009308:	f841 2f04 	str.w	r2, [r1, #4]!
 800930c:	459c      	cmp	ip, r3
 800930e:	d8f9      	bhi.n	8009304 <__lshift+0xc0>
 8009310:	e7ea      	b.n	80092e8 <__lshift+0xa4>
 8009312:	bf00      	nop
 8009314:	0800ab42 	.word	0x0800ab42
 8009318:	0800ab53 	.word	0x0800ab53

0800931c <__mcmp>:
 800931c:	690a      	ldr	r2, [r1, #16]
 800931e:	4603      	mov	r3, r0
 8009320:	6900      	ldr	r0, [r0, #16]
 8009322:	1a80      	subs	r0, r0, r2
 8009324:	b530      	push	{r4, r5, lr}
 8009326:	d10e      	bne.n	8009346 <__mcmp+0x2a>
 8009328:	3314      	adds	r3, #20
 800932a:	3114      	adds	r1, #20
 800932c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009330:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009334:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009338:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800933c:	4295      	cmp	r5, r2
 800933e:	d003      	beq.n	8009348 <__mcmp+0x2c>
 8009340:	d205      	bcs.n	800934e <__mcmp+0x32>
 8009342:	f04f 30ff 	mov.w	r0, #4294967295
 8009346:	bd30      	pop	{r4, r5, pc}
 8009348:	42a3      	cmp	r3, r4
 800934a:	d3f3      	bcc.n	8009334 <__mcmp+0x18>
 800934c:	e7fb      	b.n	8009346 <__mcmp+0x2a>
 800934e:	2001      	movs	r0, #1
 8009350:	e7f9      	b.n	8009346 <__mcmp+0x2a>
	...

08009354 <__mdiff>:
 8009354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009358:	4689      	mov	r9, r1
 800935a:	4606      	mov	r6, r0
 800935c:	4611      	mov	r1, r2
 800935e:	4648      	mov	r0, r9
 8009360:	4614      	mov	r4, r2
 8009362:	f7ff ffdb 	bl	800931c <__mcmp>
 8009366:	1e05      	subs	r5, r0, #0
 8009368:	d112      	bne.n	8009390 <__mdiff+0x3c>
 800936a:	4629      	mov	r1, r5
 800936c:	4630      	mov	r0, r6
 800936e:	f7ff fd63 	bl	8008e38 <_Balloc>
 8009372:	4602      	mov	r2, r0
 8009374:	b928      	cbnz	r0, 8009382 <__mdiff+0x2e>
 8009376:	4b3f      	ldr	r3, [pc, #252]	@ (8009474 <__mdiff+0x120>)
 8009378:	f240 2137 	movw	r1, #567	@ 0x237
 800937c:	483e      	ldr	r0, [pc, #248]	@ (8009478 <__mdiff+0x124>)
 800937e:	f000 fea3 	bl	800a0c8 <__assert_func>
 8009382:	2301      	movs	r3, #1
 8009384:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009388:	4610      	mov	r0, r2
 800938a:	b003      	add	sp, #12
 800938c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009390:	bfbc      	itt	lt
 8009392:	464b      	movlt	r3, r9
 8009394:	46a1      	movlt	r9, r4
 8009396:	4630      	mov	r0, r6
 8009398:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800939c:	bfba      	itte	lt
 800939e:	461c      	movlt	r4, r3
 80093a0:	2501      	movlt	r5, #1
 80093a2:	2500      	movge	r5, #0
 80093a4:	f7ff fd48 	bl	8008e38 <_Balloc>
 80093a8:	4602      	mov	r2, r0
 80093aa:	b918      	cbnz	r0, 80093b4 <__mdiff+0x60>
 80093ac:	4b31      	ldr	r3, [pc, #196]	@ (8009474 <__mdiff+0x120>)
 80093ae:	f240 2145 	movw	r1, #581	@ 0x245
 80093b2:	e7e3      	b.n	800937c <__mdiff+0x28>
 80093b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80093b8:	6926      	ldr	r6, [r4, #16]
 80093ba:	60c5      	str	r5, [r0, #12]
 80093bc:	f109 0310 	add.w	r3, r9, #16
 80093c0:	f109 0514 	add.w	r5, r9, #20
 80093c4:	f104 0e14 	add.w	lr, r4, #20
 80093c8:	f100 0b14 	add.w	fp, r0, #20
 80093cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80093d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	46d9      	mov	r9, fp
 80093d8:	f04f 0c00 	mov.w	ip, #0
 80093dc:	9b01      	ldr	r3, [sp, #4]
 80093de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80093e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80093e6:	9301      	str	r3, [sp, #4]
 80093e8:	fa1f f38a 	uxth.w	r3, sl
 80093ec:	4619      	mov	r1, r3
 80093ee:	b283      	uxth	r3, r0
 80093f0:	1acb      	subs	r3, r1, r3
 80093f2:	0c00      	lsrs	r0, r0, #16
 80093f4:	4463      	add	r3, ip
 80093f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80093fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80093fe:	b29b      	uxth	r3, r3
 8009400:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009404:	4576      	cmp	r6, lr
 8009406:	f849 3b04 	str.w	r3, [r9], #4
 800940a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800940e:	d8e5      	bhi.n	80093dc <__mdiff+0x88>
 8009410:	1b33      	subs	r3, r6, r4
 8009412:	3b15      	subs	r3, #21
 8009414:	f023 0303 	bic.w	r3, r3, #3
 8009418:	3415      	adds	r4, #21
 800941a:	3304      	adds	r3, #4
 800941c:	42a6      	cmp	r6, r4
 800941e:	bf38      	it	cc
 8009420:	2304      	movcc	r3, #4
 8009422:	441d      	add	r5, r3
 8009424:	445b      	add	r3, fp
 8009426:	461e      	mov	r6, r3
 8009428:	462c      	mov	r4, r5
 800942a:	4544      	cmp	r4, r8
 800942c:	d30e      	bcc.n	800944c <__mdiff+0xf8>
 800942e:	f108 0103 	add.w	r1, r8, #3
 8009432:	1b49      	subs	r1, r1, r5
 8009434:	f021 0103 	bic.w	r1, r1, #3
 8009438:	3d03      	subs	r5, #3
 800943a:	45a8      	cmp	r8, r5
 800943c:	bf38      	it	cc
 800943e:	2100      	movcc	r1, #0
 8009440:	440b      	add	r3, r1
 8009442:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009446:	b191      	cbz	r1, 800946e <__mdiff+0x11a>
 8009448:	6117      	str	r7, [r2, #16]
 800944a:	e79d      	b.n	8009388 <__mdiff+0x34>
 800944c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009450:	46e6      	mov	lr, ip
 8009452:	0c08      	lsrs	r0, r1, #16
 8009454:	fa1c fc81 	uxtah	ip, ip, r1
 8009458:	4471      	add	r1, lr
 800945a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800945e:	b289      	uxth	r1, r1
 8009460:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009464:	f846 1b04 	str.w	r1, [r6], #4
 8009468:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800946c:	e7dd      	b.n	800942a <__mdiff+0xd6>
 800946e:	3f01      	subs	r7, #1
 8009470:	e7e7      	b.n	8009442 <__mdiff+0xee>
 8009472:	bf00      	nop
 8009474:	0800ab42 	.word	0x0800ab42
 8009478:	0800ab53 	.word	0x0800ab53

0800947c <__d2b>:
 800947c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009480:	460f      	mov	r7, r1
 8009482:	2101      	movs	r1, #1
 8009484:	ec59 8b10 	vmov	r8, r9, d0
 8009488:	4616      	mov	r6, r2
 800948a:	f7ff fcd5 	bl	8008e38 <_Balloc>
 800948e:	4604      	mov	r4, r0
 8009490:	b930      	cbnz	r0, 80094a0 <__d2b+0x24>
 8009492:	4602      	mov	r2, r0
 8009494:	4b23      	ldr	r3, [pc, #140]	@ (8009524 <__d2b+0xa8>)
 8009496:	4824      	ldr	r0, [pc, #144]	@ (8009528 <__d2b+0xac>)
 8009498:	f240 310f 	movw	r1, #783	@ 0x30f
 800949c:	f000 fe14 	bl	800a0c8 <__assert_func>
 80094a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094a8:	b10d      	cbz	r5, 80094ae <__d2b+0x32>
 80094aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094ae:	9301      	str	r3, [sp, #4]
 80094b0:	f1b8 0300 	subs.w	r3, r8, #0
 80094b4:	d023      	beq.n	80094fe <__d2b+0x82>
 80094b6:	4668      	mov	r0, sp
 80094b8:	9300      	str	r3, [sp, #0]
 80094ba:	f7ff fd84 	bl	8008fc6 <__lo0bits>
 80094be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094c2:	b1d0      	cbz	r0, 80094fa <__d2b+0x7e>
 80094c4:	f1c0 0320 	rsb	r3, r0, #32
 80094c8:	fa02 f303 	lsl.w	r3, r2, r3
 80094cc:	430b      	orrs	r3, r1
 80094ce:	40c2      	lsrs	r2, r0
 80094d0:	6163      	str	r3, [r4, #20]
 80094d2:	9201      	str	r2, [sp, #4]
 80094d4:	9b01      	ldr	r3, [sp, #4]
 80094d6:	61a3      	str	r3, [r4, #24]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	bf0c      	ite	eq
 80094dc:	2201      	moveq	r2, #1
 80094de:	2202      	movne	r2, #2
 80094e0:	6122      	str	r2, [r4, #16]
 80094e2:	b1a5      	cbz	r5, 800950e <__d2b+0x92>
 80094e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80094e8:	4405      	add	r5, r0
 80094ea:	603d      	str	r5, [r7, #0]
 80094ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80094f0:	6030      	str	r0, [r6, #0]
 80094f2:	4620      	mov	r0, r4
 80094f4:	b003      	add	sp, #12
 80094f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094fa:	6161      	str	r1, [r4, #20]
 80094fc:	e7ea      	b.n	80094d4 <__d2b+0x58>
 80094fe:	a801      	add	r0, sp, #4
 8009500:	f7ff fd61 	bl	8008fc6 <__lo0bits>
 8009504:	9b01      	ldr	r3, [sp, #4]
 8009506:	6163      	str	r3, [r4, #20]
 8009508:	3020      	adds	r0, #32
 800950a:	2201      	movs	r2, #1
 800950c:	e7e8      	b.n	80094e0 <__d2b+0x64>
 800950e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009512:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009516:	6038      	str	r0, [r7, #0]
 8009518:	6918      	ldr	r0, [r3, #16]
 800951a:	f7ff fd35 	bl	8008f88 <__hi0bits>
 800951e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009522:	e7e5      	b.n	80094f0 <__d2b+0x74>
 8009524:	0800ab42 	.word	0x0800ab42
 8009528:	0800ab53 	.word	0x0800ab53

0800952c <__ssputs_r>:
 800952c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009530:	688e      	ldr	r6, [r1, #8]
 8009532:	461f      	mov	r7, r3
 8009534:	42be      	cmp	r6, r7
 8009536:	680b      	ldr	r3, [r1, #0]
 8009538:	4682      	mov	sl, r0
 800953a:	460c      	mov	r4, r1
 800953c:	4690      	mov	r8, r2
 800953e:	d82d      	bhi.n	800959c <__ssputs_r+0x70>
 8009540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009544:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009548:	d026      	beq.n	8009598 <__ssputs_r+0x6c>
 800954a:	6965      	ldr	r5, [r4, #20]
 800954c:	6909      	ldr	r1, [r1, #16]
 800954e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009552:	eba3 0901 	sub.w	r9, r3, r1
 8009556:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800955a:	1c7b      	adds	r3, r7, #1
 800955c:	444b      	add	r3, r9
 800955e:	106d      	asrs	r5, r5, #1
 8009560:	429d      	cmp	r5, r3
 8009562:	bf38      	it	cc
 8009564:	461d      	movcc	r5, r3
 8009566:	0553      	lsls	r3, r2, #21
 8009568:	d527      	bpl.n	80095ba <__ssputs_r+0x8e>
 800956a:	4629      	mov	r1, r5
 800956c:	f7ff fbd8 	bl	8008d20 <_malloc_r>
 8009570:	4606      	mov	r6, r0
 8009572:	b360      	cbz	r0, 80095ce <__ssputs_r+0xa2>
 8009574:	6921      	ldr	r1, [r4, #16]
 8009576:	464a      	mov	r2, r9
 8009578:	f000 fd98 	bl	800a0ac <memcpy>
 800957c:	89a3      	ldrh	r3, [r4, #12]
 800957e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009582:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009586:	81a3      	strh	r3, [r4, #12]
 8009588:	6126      	str	r6, [r4, #16]
 800958a:	6165      	str	r5, [r4, #20]
 800958c:	444e      	add	r6, r9
 800958e:	eba5 0509 	sub.w	r5, r5, r9
 8009592:	6026      	str	r6, [r4, #0]
 8009594:	60a5      	str	r5, [r4, #8]
 8009596:	463e      	mov	r6, r7
 8009598:	42be      	cmp	r6, r7
 800959a:	d900      	bls.n	800959e <__ssputs_r+0x72>
 800959c:	463e      	mov	r6, r7
 800959e:	6820      	ldr	r0, [r4, #0]
 80095a0:	4632      	mov	r2, r6
 80095a2:	4641      	mov	r1, r8
 80095a4:	f000 fd57 	bl	800a056 <memmove>
 80095a8:	68a3      	ldr	r3, [r4, #8]
 80095aa:	1b9b      	subs	r3, r3, r6
 80095ac:	60a3      	str	r3, [r4, #8]
 80095ae:	6823      	ldr	r3, [r4, #0]
 80095b0:	4433      	add	r3, r6
 80095b2:	6023      	str	r3, [r4, #0]
 80095b4:	2000      	movs	r0, #0
 80095b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ba:	462a      	mov	r2, r5
 80095bc:	f000 fdc8 	bl	800a150 <_realloc_r>
 80095c0:	4606      	mov	r6, r0
 80095c2:	2800      	cmp	r0, #0
 80095c4:	d1e0      	bne.n	8009588 <__ssputs_r+0x5c>
 80095c6:	6921      	ldr	r1, [r4, #16]
 80095c8:	4650      	mov	r0, sl
 80095ca:	f7ff fb35 	bl	8008c38 <_free_r>
 80095ce:	230c      	movs	r3, #12
 80095d0:	f8ca 3000 	str.w	r3, [sl]
 80095d4:	89a3      	ldrh	r3, [r4, #12]
 80095d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095da:	81a3      	strh	r3, [r4, #12]
 80095dc:	f04f 30ff 	mov.w	r0, #4294967295
 80095e0:	e7e9      	b.n	80095b6 <__ssputs_r+0x8a>
	...

080095e4 <_svfiprintf_r>:
 80095e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e8:	4698      	mov	r8, r3
 80095ea:	898b      	ldrh	r3, [r1, #12]
 80095ec:	061b      	lsls	r3, r3, #24
 80095ee:	b09d      	sub	sp, #116	@ 0x74
 80095f0:	4607      	mov	r7, r0
 80095f2:	460d      	mov	r5, r1
 80095f4:	4614      	mov	r4, r2
 80095f6:	d510      	bpl.n	800961a <_svfiprintf_r+0x36>
 80095f8:	690b      	ldr	r3, [r1, #16]
 80095fa:	b973      	cbnz	r3, 800961a <_svfiprintf_r+0x36>
 80095fc:	2140      	movs	r1, #64	@ 0x40
 80095fe:	f7ff fb8f 	bl	8008d20 <_malloc_r>
 8009602:	6028      	str	r0, [r5, #0]
 8009604:	6128      	str	r0, [r5, #16]
 8009606:	b930      	cbnz	r0, 8009616 <_svfiprintf_r+0x32>
 8009608:	230c      	movs	r3, #12
 800960a:	603b      	str	r3, [r7, #0]
 800960c:	f04f 30ff 	mov.w	r0, #4294967295
 8009610:	b01d      	add	sp, #116	@ 0x74
 8009612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009616:	2340      	movs	r3, #64	@ 0x40
 8009618:	616b      	str	r3, [r5, #20]
 800961a:	2300      	movs	r3, #0
 800961c:	9309      	str	r3, [sp, #36]	@ 0x24
 800961e:	2320      	movs	r3, #32
 8009620:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009624:	f8cd 800c 	str.w	r8, [sp, #12]
 8009628:	2330      	movs	r3, #48	@ 0x30
 800962a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097c8 <_svfiprintf_r+0x1e4>
 800962e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009632:	f04f 0901 	mov.w	r9, #1
 8009636:	4623      	mov	r3, r4
 8009638:	469a      	mov	sl, r3
 800963a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800963e:	b10a      	cbz	r2, 8009644 <_svfiprintf_r+0x60>
 8009640:	2a25      	cmp	r2, #37	@ 0x25
 8009642:	d1f9      	bne.n	8009638 <_svfiprintf_r+0x54>
 8009644:	ebba 0b04 	subs.w	fp, sl, r4
 8009648:	d00b      	beq.n	8009662 <_svfiprintf_r+0x7e>
 800964a:	465b      	mov	r3, fp
 800964c:	4622      	mov	r2, r4
 800964e:	4629      	mov	r1, r5
 8009650:	4638      	mov	r0, r7
 8009652:	f7ff ff6b 	bl	800952c <__ssputs_r>
 8009656:	3001      	adds	r0, #1
 8009658:	f000 80a7 	beq.w	80097aa <_svfiprintf_r+0x1c6>
 800965c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800965e:	445a      	add	r2, fp
 8009660:	9209      	str	r2, [sp, #36]	@ 0x24
 8009662:	f89a 3000 	ldrb.w	r3, [sl]
 8009666:	2b00      	cmp	r3, #0
 8009668:	f000 809f 	beq.w	80097aa <_svfiprintf_r+0x1c6>
 800966c:	2300      	movs	r3, #0
 800966e:	f04f 32ff 	mov.w	r2, #4294967295
 8009672:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009676:	f10a 0a01 	add.w	sl, sl, #1
 800967a:	9304      	str	r3, [sp, #16]
 800967c:	9307      	str	r3, [sp, #28]
 800967e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009682:	931a      	str	r3, [sp, #104]	@ 0x68
 8009684:	4654      	mov	r4, sl
 8009686:	2205      	movs	r2, #5
 8009688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800968c:	484e      	ldr	r0, [pc, #312]	@ (80097c8 <_svfiprintf_r+0x1e4>)
 800968e:	f7f6 fdc7 	bl	8000220 <memchr>
 8009692:	9a04      	ldr	r2, [sp, #16]
 8009694:	b9d8      	cbnz	r0, 80096ce <_svfiprintf_r+0xea>
 8009696:	06d0      	lsls	r0, r2, #27
 8009698:	bf44      	itt	mi
 800969a:	2320      	movmi	r3, #32
 800969c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096a0:	0711      	lsls	r1, r2, #28
 80096a2:	bf44      	itt	mi
 80096a4:	232b      	movmi	r3, #43	@ 0x2b
 80096a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096aa:	f89a 3000 	ldrb.w	r3, [sl]
 80096ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80096b0:	d015      	beq.n	80096de <_svfiprintf_r+0xfa>
 80096b2:	9a07      	ldr	r2, [sp, #28]
 80096b4:	4654      	mov	r4, sl
 80096b6:	2000      	movs	r0, #0
 80096b8:	f04f 0c0a 	mov.w	ip, #10
 80096bc:	4621      	mov	r1, r4
 80096be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096c2:	3b30      	subs	r3, #48	@ 0x30
 80096c4:	2b09      	cmp	r3, #9
 80096c6:	d94b      	bls.n	8009760 <_svfiprintf_r+0x17c>
 80096c8:	b1b0      	cbz	r0, 80096f8 <_svfiprintf_r+0x114>
 80096ca:	9207      	str	r2, [sp, #28]
 80096cc:	e014      	b.n	80096f8 <_svfiprintf_r+0x114>
 80096ce:	eba0 0308 	sub.w	r3, r0, r8
 80096d2:	fa09 f303 	lsl.w	r3, r9, r3
 80096d6:	4313      	orrs	r3, r2
 80096d8:	9304      	str	r3, [sp, #16]
 80096da:	46a2      	mov	sl, r4
 80096dc:	e7d2      	b.n	8009684 <_svfiprintf_r+0xa0>
 80096de:	9b03      	ldr	r3, [sp, #12]
 80096e0:	1d19      	adds	r1, r3, #4
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	9103      	str	r1, [sp, #12]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	bfbb      	ittet	lt
 80096ea:	425b      	neglt	r3, r3
 80096ec:	f042 0202 	orrlt.w	r2, r2, #2
 80096f0:	9307      	strge	r3, [sp, #28]
 80096f2:	9307      	strlt	r3, [sp, #28]
 80096f4:	bfb8      	it	lt
 80096f6:	9204      	strlt	r2, [sp, #16]
 80096f8:	7823      	ldrb	r3, [r4, #0]
 80096fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80096fc:	d10a      	bne.n	8009714 <_svfiprintf_r+0x130>
 80096fe:	7863      	ldrb	r3, [r4, #1]
 8009700:	2b2a      	cmp	r3, #42	@ 0x2a
 8009702:	d132      	bne.n	800976a <_svfiprintf_r+0x186>
 8009704:	9b03      	ldr	r3, [sp, #12]
 8009706:	1d1a      	adds	r2, r3, #4
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	9203      	str	r2, [sp, #12]
 800970c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009710:	3402      	adds	r4, #2
 8009712:	9305      	str	r3, [sp, #20]
 8009714:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80097d8 <_svfiprintf_r+0x1f4>
 8009718:	7821      	ldrb	r1, [r4, #0]
 800971a:	2203      	movs	r2, #3
 800971c:	4650      	mov	r0, sl
 800971e:	f7f6 fd7f 	bl	8000220 <memchr>
 8009722:	b138      	cbz	r0, 8009734 <_svfiprintf_r+0x150>
 8009724:	9b04      	ldr	r3, [sp, #16]
 8009726:	eba0 000a 	sub.w	r0, r0, sl
 800972a:	2240      	movs	r2, #64	@ 0x40
 800972c:	4082      	lsls	r2, r0
 800972e:	4313      	orrs	r3, r2
 8009730:	3401      	adds	r4, #1
 8009732:	9304      	str	r3, [sp, #16]
 8009734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009738:	4824      	ldr	r0, [pc, #144]	@ (80097cc <_svfiprintf_r+0x1e8>)
 800973a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800973e:	2206      	movs	r2, #6
 8009740:	f7f6 fd6e 	bl	8000220 <memchr>
 8009744:	2800      	cmp	r0, #0
 8009746:	d036      	beq.n	80097b6 <_svfiprintf_r+0x1d2>
 8009748:	4b21      	ldr	r3, [pc, #132]	@ (80097d0 <_svfiprintf_r+0x1ec>)
 800974a:	bb1b      	cbnz	r3, 8009794 <_svfiprintf_r+0x1b0>
 800974c:	9b03      	ldr	r3, [sp, #12]
 800974e:	3307      	adds	r3, #7
 8009750:	f023 0307 	bic.w	r3, r3, #7
 8009754:	3308      	adds	r3, #8
 8009756:	9303      	str	r3, [sp, #12]
 8009758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800975a:	4433      	add	r3, r6
 800975c:	9309      	str	r3, [sp, #36]	@ 0x24
 800975e:	e76a      	b.n	8009636 <_svfiprintf_r+0x52>
 8009760:	fb0c 3202 	mla	r2, ip, r2, r3
 8009764:	460c      	mov	r4, r1
 8009766:	2001      	movs	r0, #1
 8009768:	e7a8      	b.n	80096bc <_svfiprintf_r+0xd8>
 800976a:	2300      	movs	r3, #0
 800976c:	3401      	adds	r4, #1
 800976e:	9305      	str	r3, [sp, #20]
 8009770:	4619      	mov	r1, r3
 8009772:	f04f 0c0a 	mov.w	ip, #10
 8009776:	4620      	mov	r0, r4
 8009778:	f810 2b01 	ldrb.w	r2, [r0], #1
 800977c:	3a30      	subs	r2, #48	@ 0x30
 800977e:	2a09      	cmp	r2, #9
 8009780:	d903      	bls.n	800978a <_svfiprintf_r+0x1a6>
 8009782:	2b00      	cmp	r3, #0
 8009784:	d0c6      	beq.n	8009714 <_svfiprintf_r+0x130>
 8009786:	9105      	str	r1, [sp, #20]
 8009788:	e7c4      	b.n	8009714 <_svfiprintf_r+0x130>
 800978a:	fb0c 2101 	mla	r1, ip, r1, r2
 800978e:	4604      	mov	r4, r0
 8009790:	2301      	movs	r3, #1
 8009792:	e7f0      	b.n	8009776 <_svfiprintf_r+0x192>
 8009794:	ab03      	add	r3, sp, #12
 8009796:	9300      	str	r3, [sp, #0]
 8009798:	462a      	mov	r2, r5
 800979a:	4b0e      	ldr	r3, [pc, #56]	@ (80097d4 <_svfiprintf_r+0x1f0>)
 800979c:	a904      	add	r1, sp, #16
 800979e:	4638      	mov	r0, r7
 80097a0:	f7fd fe16 	bl	80073d0 <_printf_float>
 80097a4:	1c42      	adds	r2, r0, #1
 80097a6:	4606      	mov	r6, r0
 80097a8:	d1d6      	bne.n	8009758 <_svfiprintf_r+0x174>
 80097aa:	89ab      	ldrh	r3, [r5, #12]
 80097ac:	065b      	lsls	r3, r3, #25
 80097ae:	f53f af2d 	bmi.w	800960c <_svfiprintf_r+0x28>
 80097b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097b4:	e72c      	b.n	8009610 <_svfiprintf_r+0x2c>
 80097b6:	ab03      	add	r3, sp, #12
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	462a      	mov	r2, r5
 80097bc:	4b05      	ldr	r3, [pc, #20]	@ (80097d4 <_svfiprintf_r+0x1f0>)
 80097be:	a904      	add	r1, sp, #16
 80097c0:	4638      	mov	r0, r7
 80097c2:	f7fe f89d 	bl	8007900 <_printf_i>
 80097c6:	e7ed      	b.n	80097a4 <_svfiprintf_r+0x1c0>
 80097c8:	0800abac 	.word	0x0800abac
 80097cc:	0800abb6 	.word	0x0800abb6
 80097d0:	080073d1 	.word	0x080073d1
 80097d4:	0800952d 	.word	0x0800952d
 80097d8:	0800abb2 	.word	0x0800abb2

080097dc <_sungetc_r>:
 80097dc:	b538      	push	{r3, r4, r5, lr}
 80097de:	1c4b      	adds	r3, r1, #1
 80097e0:	4614      	mov	r4, r2
 80097e2:	d103      	bne.n	80097ec <_sungetc_r+0x10>
 80097e4:	f04f 35ff 	mov.w	r5, #4294967295
 80097e8:	4628      	mov	r0, r5
 80097ea:	bd38      	pop	{r3, r4, r5, pc}
 80097ec:	8993      	ldrh	r3, [r2, #12]
 80097ee:	f023 0320 	bic.w	r3, r3, #32
 80097f2:	8193      	strh	r3, [r2, #12]
 80097f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097f6:	6852      	ldr	r2, [r2, #4]
 80097f8:	b2cd      	uxtb	r5, r1
 80097fa:	b18b      	cbz	r3, 8009820 <_sungetc_r+0x44>
 80097fc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80097fe:	4293      	cmp	r3, r2
 8009800:	dd08      	ble.n	8009814 <_sungetc_r+0x38>
 8009802:	6823      	ldr	r3, [r4, #0]
 8009804:	1e5a      	subs	r2, r3, #1
 8009806:	6022      	str	r2, [r4, #0]
 8009808:	f803 5c01 	strb.w	r5, [r3, #-1]
 800980c:	6863      	ldr	r3, [r4, #4]
 800980e:	3301      	adds	r3, #1
 8009810:	6063      	str	r3, [r4, #4]
 8009812:	e7e9      	b.n	80097e8 <_sungetc_r+0xc>
 8009814:	4621      	mov	r1, r4
 8009816:	f000 fbe4 	bl	8009fe2 <__submore>
 800981a:	2800      	cmp	r0, #0
 800981c:	d0f1      	beq.n	8009802 <_sungetc_r+0x26>
 800981e:	e7e1      	b.n	80097e4 <_sungetc_r+0x8>
 8009820:	6921      	ldr	r1, [r4, #16]
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	b151      	cbz	r1, 800983c <_sungetc_r+0x60>
 8009826:	4299      	cmp	r1, r3
 8009828:	d208      	bcs.n	800983c <_sungetc_r+0x60>
 800982a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800982e:	42a9      	cmp	r1, r5
 8009830:	d104      	bne.n	800983c <_sungetc_r+0x60>
 8009832:	3b01      	subs	r3, #1
 8009834:	3201      	adds	r2, #1
 8009836:	6023      	str	r3, [r4, #0]
 8009838:	6062      	str	r2, [r4, #4]
 800983a:	e7d5      	b.n	80097e8 <_sungetc_r+0xc>
 800983c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8009840:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009844:	6363      	str	r3, [r4, #52]	@ 0x34
 8009846:	2303      	movs	r3, #3
 8009848:	63a3      	str	r3, [r4, #56]	@ 0x38
 800984a:	4623      	mov	r3, r4
 800984c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009850:	6023      	str	r3, [r4, #0]
 8009852:	2301      	movs	r3, #1
 8009854:	e7dc      	b.n	8009810 <_sungetc_r+0x34>

08009856 <__ssrefill_r>:
 8009856:	b510      	push	{r4, lr}
 8009858:	460c      	mov	r4, r1
 800985a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800985c:	b169      	cbz	r1, 800987a <__ssrefill_r+0x24>
 800985e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009862:	4299      	cmp	r1, r3
 8009864:	d001      	beq.n	800986a <__ssrefill_r+0x14>
 8009866:	f7ff f9e7 	bl	8008c38 <_free_r>
 800986a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800986c:	6063      	str	r3, [r4, #4]
 800986e:	2000      	movs	r0, #0
 8009870:	6360      	str	r0, [r4, #52]	@ 0x34
 8009872:	b113      	cbz	r3, 800987a <__ssrefill_r+0x24>
 8009874:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009876:	6023      	str	r3, [r4, #0]
 8009878:	bd10      	pop	{r4, pc}
 800987a:	6923      	ldr	r3, [r4, #16]
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	2300      	movs	r3, #0
 8009880:	6063      	str	r3, [r4, #4]
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	f043 0320 	orr.w	r3, r3, #32
 8009888:	81a3      	strh	r3, [r4, #12]
 800988a:	f04f 30ff 	mov.w	r0, #4294967295
 800988e:	e7f3      	b.n	8009878 <__ssrefill_r+0x22>

08009890 <__ssvfiscanf_r>:
 8009890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	460c      	mov	r4, r1
 8009896:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800989a:	2100      	movs	r1, #0
 800989c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80098a0:	49a6      	ldr	r1, [pc, #664]	@ (8009b3c <__ssvfiscanf_r+0x2ac>)
 80098a2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80098a4:	f10d 0804 	add.w	r8, sp, #4
 80098a8:	49a5      	ldr	r1, [pc, #660]	@ (8009b40 <__ssvfiscanf_r+0x2b0>)
 80098aa:	4fa6      	ldr	r7, [pc, #664]	@ (8009b44 <__ssvfiscanf_r+0x2b4>)
 80098ac:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80098b0:	4606      	mov	r6, r0
 80098b2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	f892 9000 	ldrb.w	r9, [r2]
 80098ba:	f1b9 0f00 	cmp.w	r9, #0
 80098be:	f000 8158 	beq.w	8009b72 <__ssvfiscanf_r+0x2e2>
 80098c2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80098c6:	f013 0308 	ands.w	r3, r3, #8
 80098ca:	f102 0501 	add.w	r5, r2, #1
 80098ce:	d019      	beq.n	8009904 <__ssvfiscanf_r+0x74>
 80098d0:	6863      	ldr	r3, [r4, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	dd0f      	ble.n	80098f6 <__ssvfiscanf_r+0x66>
 80098d6:	6823      	ldr	r3, [r4, #0]
 80098d8:	781a      	ldrb	r2, [r3, #0]
 80098da:	5cba      	ldrb	r2, [r7, r2]
 80098dc:	0712      	lsls	r2, r2, #28
 80098de:	d401      	bmi.n	80098e4 <__ssvfiscanf_r+0x54>
 80098e0:	462a      	mov	r2, r5
 80098e2:	e7e8      	b.n	80098b6 <__ssvfiscanf_r+0x26>
 80098e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80098e6:	3201      	adds	r2, #1
 80098e8:	9245      	str	r2, [sp, #276]	@ 0x114
 80098ea:	6862      	ldr	r2, [r4, #4]
 80098ec:	3301      	adds	r3, #1
 80098ee:	3a01      	subs	r2, #1
 80098f0:	6062      	str	r2, [r4, #4]
 80098f2:	6023      	str	r3, [r4, #0]
 80098f4:	e7ec      	b.n	80098d0 <__ssvfiscanf_r+0x40>
 80098f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80098f8:	4621      	mov	r1, r4
 80098fa:	4630      	mov	r0, r6
 80098fc:	4798      	blx	r3
 80098fe:	2800      	cmp	r0, #0
 8009900:	d0e9      	beq.n	80098d6 <__ssvfiscanf_r+0x46>
 8009902:	e7ed      	b.n	80098e0 <__ssvfiscanf_r+0x50>
 8009904:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8009908:	f040 8085 	bne.w	8009a16 <__ssvfiscanf_r+0x186>
 800990c:	9341      	str	r3, [sp, #260]	@ 0x104
 800990e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8009910:	7853      	ldrb	r3, [r2, #1]
 8009912:	2b2a      	cmp	r3, #42	@ 0x2a
 8009914:	bf02      	ittt	eq
 8009916:	2310      	moveq	r3, #16
 8009918:	1c95      	addeq	r5, r2, #2
 800991a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800991c:	220a      	movs	r2, #10
 800991e:	46aa      	mov	sl, r5
 8009920:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009924:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8009928:	2b09      	cmp	r3, #9
 800992a:	d91e      	bls.n	800996a <__ssvfiscanf_r+0xda>
 800992c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8009b48 <__ssvfiscanf_r+0x2b8>
 8009930:	2203      	movs	r2, #3
 8009932:	4658      	mov	r0, fp
 8009934:	f7f6 fc74 	bl	8000220 <memchr>
 8009938:	b138      	cbz	r0, 800994a <__ssvfiscanf_r+0xba>
 800993a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800993c:	eba0 000b 	sub.w	r0, r0, fp
 8009940:	2301      	movs	r3, #1
 8009942:	4083      	lsls	r3, r0
 8009944:	4313      	orrs	r3, r2
 8009946:	9341      	str	r3, [sp, #260]	@ 0x104
 8009948:	4655      	mov	r5, sl
 800994a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800994e:	2b78      	cmp	r3, #120	@ 0x78
 8009950:	d806      	bhi.n	8009960 <__ssvfiscanf_r+0xd0>
 8009952:	2b57      	cmp	r3, #87	@ 0x57
 8009954:	d810      	bhi.n	8009978 <__ssvfiscanf_r+0xe8>
 8009956:	2b25      	cmp	r3, #37	@ 0x25
 8009958:	d05d      	beq.n	8009a16 <__ssvfiscanf_r+0x186>
 800995a:	d857      	bhi.n	8009a0c <__ssvfiscanf_r+0x17c>
 800995c:	2b00      	cmp	r3, #0
 800995e:	d075      	beq.n	8009a4c <__ssvfiscanf_r+0x1bc>
 8009960:	2303      	movs	r3, #3
 8009962:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009964:	230a      	movs	r3, #10
 8009966:	9342      	str	r3, [sp, #264]	@ 0x108
 8009968:	e088      	b.n	8009a7c <__ssvfiscanf_r+0x1ec>
 800996a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800996c:	fb02 1103 	mla	r1, r2, r3, r1
 8009970:	3930      	subs	r1, #48	@ 0x30
 8009972:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009974:	4655      	mov	r5, sl
 8009976:	e7d2      	b.n	800991e <__ssvfiscanf_r+0x8e>
 8009978:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800997c:	2a20      	cmp	r2, #32
 800997e:	d8ef      	bhi.n	8009960 <__ssvfiscanf_r+0xd0>
 8009980:	a101      	add	r1, pc, #4	@ (adr r1, 8009988 <__ssvfiscanf_r+0xf8>)
 8009982:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009986:	bf00      	nop
 8009988:	08009a5b 	.word	0x08009a5b
 800998c:	08009961 	.word	0x08009961
 8009990:	08009961 	.word	0x08009961
 8009994:	08009ab5 	.word	0x08009ab5
 8009998:	08009961 	.word	0x08009961
 800999c:	08009961 	.word	0x08009961
 80099a0:	08009961 	.word	0x08009961
 80099a4:	08009961 	.word	0x08009961
 80099a8:	08009961 	.word	0x08009961
 80099ac:	08009961 	.word	0x08009961
 80099b0:	08009961 	.word	0x08009961
 80099b4:	08009acb 	.word	0x08009acb
 80099b8:	08009ab1 	.word	0x08009ab1
 80099bc:	08009a13 	.word	0x08009a13
 80099c0:	08009a13 	.word	0x08009a13
 80099c4:	08009a13 	.word	0x08009a13
 80099c8:	08009961 	.word	0x08009961
 80099cc:	08009a6d 	.word	0x08009a6d
 80099d0:	08009961 	.word	0x08009961
 80099d4:	08009961 	.word	0x08009961
 80099d8:	08009961 	.word	0x08009961
 80099dc:	08009961 	.word	0x08009961
 80099e0:	08009adb 	.word	0x08009adb
 80099e4:	08009a75 	.word	0x08009a75
 80099e8:	08009a53 	.word	0x08009a53
 80099ec:	08009961 	.word	0x08009961
 80099f0:	08009961 	.word	0x08009961
 80099f4:	08009ad7 	.word	0x08009ad7
 80099f8:	08009961 	.word	0x08009961
 80099fc:	08009ab1 	.word	0x08009ab1
 8009a00:	08009961 	.word	0x08009961
 8009a04:	08009961 	.word	0x08009961
 8009a08:	08009a5b 	.word	0x08009a5b
 8009a0c:	3b45      	subs	r3, #69	@ 0x45
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d8a6      	bhi.n	8009960 <__ssvfiscanf_r+0xd0>
 8009a12:	2305      	movs	r3, #5
 8009a14:	e031      	b.n	8009a7a <__ssvfiscanf_r+0x1ea>
 8009a16:	6863      	ldr	r3, [r4, #4]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	dd0d      	ble.n	8009a38 <__ssvfiscanf_r+0x1a8>
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	781a      	ldrb	r2, [r3, #0]
 8009a20:	454a      	cmp	r2, r9
 8009a22:	f040 80a6 	bne.w	8009b72 <__ssvfiscanf_r+0x2e2>
 8009a26:	3301      	adds	r3, #1
 8009a28:	6862      	ldr	r2, [r4, #4]
 8009a2a:	6023      	str	r3, [r4, #0]
 8009a2c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8009a2e:	3a01      	subs	r2, #1
 8009a30:	3301      	adds	r3, #1
 8009a32:	6062      	str	r2, [r4, #4]
 8009a34:	9345      	str	r3, [sp, #276]	@ 0x114
 8009a36:	e753      	b.n	80098e0 <__ssvfiscanf_r+0x50>
 8009a38:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009a3a:	4621      	mov	r1, r4
 8009a3c:	4630      	mov	r0, r6
 8009a3e:	4798      	blx	r3
 8009a40:	2800      	cmp	r0, #0
 8009a42:	d0eb      	beq.n	8009a1c <__ssvfiscanf_r+0x18c>
 8009a44:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009a46:	2800      	cmp	r0, #0
 8009a48:	f040 808b 	bne.w	8009b62 <__ssvfiscanf_r+0x2d2>
 8009a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a50:	e08b      	b.n	8009b6a <__ssvfiscanf_r+0x2da>
 8009a52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009a54:	f042 0220 	orr.w	r2, r2, #32
 8009a58:	9241      	str	r2, [sp, #260]	@ 0x104
 8009a5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009a60:	9241      	str	r2, [sp, #260]	@ 0x104
 8009a62:	2210      	movs	r2, #16
 8009a64:	2b6e      	cmp	r3, #110	@ 0x6e
 8009a66:	9242      	str	r2, [sp, #264]	@ 0x108
 8009a68:	d902      	bls.n	8009a70 <__ssvfiscanf_r+0x1e0>
 8009a6a:	e005      	b.n	8009a78 <__ssvfiscanf_r+0x1e8>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9342      	str	r3, [sp, #264]	@ 0x108
 8009a70:	2303      	movs	r3, #3
 8009a72:	e002      	b.n	8009a7a <__ssvfiscanf_r+0x1ea>
 8009a74:	2308      	movs	r3, #8
 8009a76:	9342      	str	r3, [sp, #264]	@ 0x108
 8009a78:	2304      	movs	r3, #4
 8009a7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009a7c:	6863      	ldr	r3, [r4, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	dd39      	ble.n	8009af6 <__ssvfiscanf_r+0x266>
 8009a82:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009a84:	0659      	lsls	r1, r3, #25
 8009a86:	d404      	bmi.n	8009a92 <__ssvfiscanf_r+0x202>
 8009a88:	6823      	ldr	r3, [r4, #0]
 8009a8a:	781a      	ldrb	r2, [r3, #0]
 8009a8c:	5cba      	ldrb	r2, [r7, r2]
 8009a8e:	0712      	lsls	r2, r2, #28
 8009a90:	d438      	bmi.n	8009b04 <__ssvfiscanf_r+0x274>
 8009a92:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	dc47      	bgt.n	8009b28 <__ssvfiscanf_r+0x298>
 8009a98:	466b      	mov	r3, sp
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	a941      	add	r1, sp, #260	@ 0x104
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f000 f86c 	bl	8009b7c <_scanf_chars>
 8009aa4:	2801      	cmp	r0, #1
 8009aa6:	d064      	beq.n	8009b72 <__ssvfiscanf_r+0x2e2>
 8009aa8:	2802      	cmp	r0, #2
 8009aaa:	f47f af19 	bne.w	80098e0 <__ssvfiscanf_r+0x50>
 8009aae:	e7c9      	b.n	8009a44 <__ssvfiscanf_r+0x1b4>
 8009ab0:	220a      	movs	r2, #10
 8009ab2:	e7d7      	b.n	8009a64 <__ssvfiscanf_r+0x1d4>
 8009ab4:	4629      	mov	r1, r5
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	f000 fa5a 	bl	8009f70 <__sccl>
 8009abc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ac2:	9341      	str	r3, [sp, #260]	@ 0x104
 8009ac4:	4605      	mov	r5, r0
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e7d7      	b.n	8009a7a <__ssvfiscanf_r+0x1ea>
 8009aca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8009acc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ad0:	9341      	str	r3, [sp, #260]	@ 0x104
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	e7d1      	b.n	8009a7a <__ssvfiscanf_r+0x1ea>
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	e7cf      	b.n	8009a7a <__ssvfiscanf_r+0x1ea>
 8009ada:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8009adc:	06c3      	lsls	r3, r0, #27
 8009ade:	f53f aeff 	bmi.w	80098e0 <__ssvfiscanf_r+0x50>
 8009ae2:	9b00      	ldr	r3, [sp, #0]
 8009ae4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009ae6:	1d19      	adds	r1, r3, #4
 8009ae8:	9100      	str	r1, [sp, #0]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	07c0      	lsls	r0, r0, #31
 8009aee:	bf4c      	ite	mi
 8009af0:	801a      	strhmi	r2, [r3, #0]
 8009af2:	601a      	strpl	r2, [r3, #0]
 8009af4:	e6f4      	b.n	80098e0 <__ssvfiscanf_r+0x50>
 8009af6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009af8:	4621      	mov	r1, r4
 8009afa:	4630      	mov	r0, r6
 8009afc:	4798      	blx	r3
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d0bf      	beq.n	8009a82 <__ssvfiscanf_r+0x1f2>
 8009b02:	e79f      	b.n	8009a44 <__ssvfiscanf_r+0x1b4>
 8009b04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009b06:	3201      	adds	r2, #1
 8009b08:	9245      	str	r2, [sp, #276]	@ 0x114
 8009b0a:	6862      	ldr	r2, [r4, #4]
 8009b0c:	3a01      	subs	r2, #1
 8009b0e:	2a00      	cmp	r2, #0
 8009b10:	6062      	str	r2, [r4, #4]
 8009b12:	dd02      	ble.n	8009b1a <__ssvfiscanf_r+0x28a>
 8009b14:	3301      	adds	r3, #1
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	e7b6      	b.n	8009a88 <__ssvfiscanf_r+0x1f8>
 8009b1a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	4630      	mov	r0, r6
 8009b20:	4798      	blx	r3
 8009b22:	2800      	cmp	r0, #0
 8009b24:	d0b0      	beq.n	8009a88 <__ssvfiscanf_r+0x1f8>
 8009b26:	e78d      	b.n	8009a44 <__ssvfiscanf_r+0x1b4>
 8009b28:	2b04      	cmp	r3, #4
 8009b2a:	dc0f      	bgt.n	8009b4c <__ssvfiscanf_r+0x2bc>
 8009b2c:	466b      	mov	r3, sp
 8009b2e:	4622      	mov	r2, r4
 8009b30:	a941      	add	r1, sp, #260	@ 0x104
 8009b32:	4630      	mov	r0, r6
 8009b34:	f000 f87c 	bl	8009c30 <_scanf_i>
 8009b38:	e7b4      	b.n	8009aa4 <__ssvfiscanf_r+0x214>
 8009b3a:	bf00      	nop
 8009b3c:	080097dd 	.word	0x080097dd
 8009b40:	08009857 	.word	0x08009857
 8009b44:	0800ad21 	.word	0x0800ad21
 8009b48:	0800abb2 	.word	0x0800abb2
 8009b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b78 <__ssvfiscanf_r+0x2e8>)
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f43f aec6 	beq.w	80098e0 <__ssvfiscanf_r+0x50>
 8009b54:	466b      	mov	r3, sp
 8009b56:	4622      	mov	r2, r4
 8009b58:	a941      	add	r1, sp, #260	@ 0x104
 8009b5a:	4630      	mov	r0, r6
 8009b5c:	f3af 8000 	nop.w
 8009b60:	e7a0      	b.n	8009aa4 <__ssvfiscanf_r+0x214>
 8009b62:	89a3      	ldrh	r3, [r4, #12]
 8009b64:	065b      	lsls	r3, r3, #25
 8009b66:	f53f af71 	bmi.w	8009a4c <__ssvfiscanf_r+0x1bc>
 8009b6a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8009b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b72:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8009b74:	e7f9      	b.n	8009b6a <__ssvfiscanf_r+0x2da>
 8009b76:	bf00      	nop
 8009b78:	00000000 	.word	0x00000000

08009b7c <_scanf_chars>:
 8009b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b80:	4615      	mov	r5, r2
 8009b82:	688a      	ldr	r2, [r1, #8]
 8009b84:	4680      	mov	r8, r0
 8009b86:	460c      	mov	r4, r1
 8009b88:	b932      	cbnz	r2, 8009b98 <_scanf_chars+0x1c>
 8009b8a:	698a      	ldr	r2, [r1, #24]
 8009b8c:	2a00      	cmp	r2, #0
 8009b8e:	bf14      	ite	ne
 8009b90:	f04f 32ff 	movne.w	r2, #4294967295
 8009b94:	2201      	moveq	r2, #1
 8009b96:	608a      	str	r2, [r1, #8]
 8009b98:	6822      	ldr	r2, [r4, #0]
 8009b9a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8009c2c <_scanf_chars+0xb0>
 8009b9e:	06d1      	lsls	r1, r2, #27
 8009ba0:	bf5f      	itttt	pl
 8009ba2:	681a      	ldrpl	r2, [r3, #0]
 8009ba4:	1d11      	addpl	r1, r2, #4
 8009ba6:	6019      	strpl	r1, [r3, #0]
 8009ba8:	6816      	ldrpl	r6, [r2, #0]
 8009baa:	2700      	movs	r7, #0
 8009bac:	69a0      	ldr	r0, [r4, #24]
 8009bae:	b188      	cbz	r0, 8009bd4 <_scanf_chars+0x58>
 8009bb0:	2801      	cmp	r0, #1
 8009bb2:	d107      	bne.n	8009bc4 <_scanf_chars+0x48>
 8009bb4:	682b      	ldr	r3, [r5, #0]
 8009bb6:	781a      	ldrb	r2, [r3, #0]
 8009bb8:	6963      	ldr	r3, [r4, #20]
 8009bba:	5c9b      	ldrb	r3, [r3, r2]
 8009bbc:	b953      	cbnz	r3, 8009bd4 <_scanf_chars+0x58>
 8009bbe:	2f00      	cmp	r7, #0
 8009bc0:	d031      	beq.n	8009c26 <_scanf_chars+0xaa>
 8009bc2:	e022      	b.n	8009c0a <_scanf_chars+0x8e>
 8009bc4:	2802      	cmp	r0, #2
 8009bc6:	d120      	bne.n	8009c0a <_scanf_chars+0x8e>
 8009bc8:	682b      	ldr	r3, [r5, #0]
 8009bca:	781b      	ldrb	r3, [r3, #0]
 8009bcc:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009bd0:	071b      	lsls	r3, r3, #28
 8009bd2:	d41a      	bmi.n	8009c0a <_scanf_chars+0x8e>
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	06da      	lsls	r2, r3, #27
 8009bd8:	bf5e      	ittt	pl
 8009bda:	682b      	ldrpl	r3, [r5, #0]
 8009bdc:	781b      	ldrbpl	r3, [r3, #0]
 8009bde:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009be2:	682a      	ldr	r2, [r5, #0]
 8009be4:	686b      	ldr	r3, [r5, #4]
 8009be6:	3201      	adds	r2, #1
 8009be8:	602a      	str	r2, [r5, #0]
 8009bea:	68a2      	ldr	r2, [r4, #8]
 8009bec:	3b01      	subs	r3, #1
 8009bee:	3a01      	subs	r2, #1
 8009bf0:	606b      	str	r3, [r5, #4]
 8009bf2:	3701      	adds	r7, #1
 8009bf4:	60a2      	str	r2, [r4, #8]
 8009bf6:	b142      	cbz	r2, 8009c0a <_scanf_chars+0x8e>
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	dcd7      	bgt.n	8009bac <_scanf_chars+0x30>
 8009bfc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009c00:	4629      	mov	r1, r5
 8009c02:	4640      	mov	r0, r8
 8009c04:	4798      	blx	r3
 8009c06:	2800      	cmp	r0, #0
 8009c08:	d0d0      	beq.n	8009bac <_scanf_chars+0x30>
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	f013 0310 	ands.w	r3, r3, #16
 8009c10:	d105      	bne.n	8009c1e <_scanf_chars+0xa2>
 8009c12:	68e2      	ldr	r2, [r4, #12]
 8009c14:	3201      	adds	r2, #1
 8009c16:	60e2      	str	r2, [r4, #12]
 8009c18:	69a2      	ldr	r2, [r4, #24]
 8009c1a:	b102      	cbz	r2, 8009c1e <_scanf_chars+0xa2>
 8009c1c:	7033      	strb	r3, [r6, #0]
 8009c1e:	6923      	ldr	r3, [r4, #16]
 8009c20:	443b      	add	r3, r7
 8009c22:	6123      	str	r3, [r4, #16]
 8009c24:	2000      	movs	r0, #0
 8009c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c2a:	bf00      	nop
 8009c2c:	0800ad21 	.word	0x0800ad21

08009c30 <_scanf_i>:
 8009c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	4698      	mov	r8, r3
 8009c36:	4b74      	ldr	r3, [pc, #464]	@ (8009e08 <_scanf_i+0x1d8>)
 8009c38:	460c      	mov	r4, r1
 8009c3a:	4682      	mov	sl, r0
 8009c3c:	4616      	mov	r6, r2
 8009c3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009c42:	b087      	sub	sp, #28
 8009c44:	ab03      	add	r3, sp, #12
 8009c46:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009c4a:	4b70      	ldr	r3, [pc, #448]	@ (8009e0c <_scanf_i+0x1dc>)
 8009c4c:	69a1      	ldr	r1, [r4, #24]
 8009c4e:	4a70      	ldr	r2, [pc, #448]	@ (8009e10 <_scanf_i+0x1e0>)
 8009c50:	2903      	cmp	r1, #3
 8009c52:	bf08      	it	eq
 8009c54:	461a      	moveq	r2, r3
 8009c56:	68a3      	ldr	r3, [r4, #8]
 8009c58:	9201      	str	r2, [sp, #4]
 8009c5a:	1e5a      	subs	r2, r3, #1
 8009c5c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009c60:	bf88      	it	hi
 8009c62:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009c66:	4627      	mov	r7, r4
 8009c68:	bf82      	ittt	hi
 8009c6a:	eb03 0905 	addhi.w	r9, r3, r5
 8009c6e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009c72:	60a3      	strhi	r3, [r4, #8]
 8009c74:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009c78:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8009c7c:	bf98      	it	ls
 8009c7e:	f04f 0900 	movls.w	r9, #0
 8009c82:	6023      	str	r3, [r4, #0]
 8009c84:	463d      	mov	r5, r7
 8009c86:	f04f 0b00 	mov.w	fp, #0
 8009c8a:	6831      	ldr	r1, [r6, #0]
 8009c8c:	ab03      	add	r3, sp, #12
 8009c8e:	7809      	ldrb	r1, [r1, #0]
 8009c90:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009c94:	2202      	movs	r2, #2
 8009c96:	f7f6 fac3 	bl	8000220 <memchr>
 8009c9a:	b328      	cbz	r0, 8009ce8 <_scanf_i+0xb8>
 8009c9c:	f1bb 0f01 	cmp.w	fp, #1
 8009ca0:	d159      	bne.n	8009d56 <_scanf_i+0x126>
 8009ca2:	6862      	ldr	r2, [r4, #4]
 8009ca4:	b92a      	cbnz	r2, 8009cb2 <_scanf_i+0x82>
 8009ca6:	6822      	ldr	r2, [r4, #0]
 8009ca8:	2108      	movs	r1, #8
 8009caa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009cae:	6061      	str	r1, [r4, #4]
 8009cb0:	6022      	str	r2, [r4, #0]
 8009cb2:	6822      	ldr	r2, [r4, #0]
 8009cb4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8009cb8:	6022      	str	r2, [r4, #0]
 8009cba:	68a2      	ldr	r2, [r4, #8]
 8009cbc:	1e51      	subs	r1, r2, #1
 8009cbe:	60a1      	str	r1, [r4, #8]
 8009cc0:	b192      	cbz	r2, 8009ce8 <_scanf_i+0xb8>
 8009cc2:	6832      	ldr	r2, [r6, #0]
 8009cc4:	1c51      	adds	r1, r2, #1
 8009cc6:	6031      	str	r1, [r6, #0]
 8009cc8:	7812      	ldrb	r2, [r2, #0]
 8009cca:	f805 2b01 	strb.w	r2, [r5], #1
 8009cce:	6872      	ldr	r2, [r6, #4]
 8009cd0:	3a01      	subs	r2, #1
 8009cd2:	2a00      	cmp	r2, #0
 8009cd4:	6072      	str	r2, [r6, #4]
 8009cd6:	dc07      	bgt.n	8009ce8 <_scanf_i+0xb8>
 8009cd8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8009cdc:	4631      	mov	r1, r6
 8009cde:	4650      	mov	r0, sl
 8009ce0:	4790      	blx	r2
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	f040 8085 	bne.w	8009df2 <_scanf_i+0x1c2>
 8009ce8:	f10b 0b01 	add.w	fp, fp, #1
 8009cec:	f1bb 0f03 	cmp.w	fp, #3
 8009cf0:	d1cb      	bne.n	8009c8a <_scanf_i+0x5a>
 8009cf2:	6863      	ldr	r3, [r4, #4]
 8009cf4:	b90b      	cbnz	r3, 8009cfa <_scanf_i+0xca>
 8009cf6:	230a      	movs	r3, #10
 8009cf8:	6063      	str	r3, [r4, #4]
 8009cfa:	6863      	ldr	r3, [r4, #4]
 8009cfc:	4945      	ldr	r1, [pc, #276]	@ (8009e14 <_scanf_i+0x1e4>)
 8009cfe:	6960      	ldr	r0, [r4, #20]
 8009d00:	1ac9      	subs	r1, r1, r3
 8009d02:	f000 f935 	bl	8009f70 <__sccl>
 8009d06:	f04f 0b00 	mov.w	fp, #0
 8009d0a:	68a3      	ldr	r3, [r4, #8]
 8009d0c:	6822      	ldr	r2, [r4, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d03d      	beq.n	8009d8e <_scanf_i+0x15e>
 8009d12:	6831      	ldr	r1, [r6, #0]
 8009d14:	6960      	ldr	r0, [r4, #20]
 8009d16:	f891 c000 	ldrb.w	ip, [r1]
 8009d1a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	d035      	beq.n	8009d8e <_scanf_i+0x15e>
 8009d22:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009d26:	d124      	bne.n	8009d72 <_scanf_i+0x142>
 8009d28:	0510      	lsls	r0, r2, #20
 8009d2a:	d522      	bpl.n	8009d72 <_scanf_i+0x142>
 8009d2c:	f10b 0b01 	add.w	fp, fp, #1
 8009d30:	f1b9 0f00 	cmp.w	r9, #0
 8009d34:	d003      	beq.n	8009d3e <_scanf_i+0x10e>
 8009d36:	3301      	adds	r3, #1
 8009d38:	f109 39ff 	add.w	r9, r9, #4294967295
 8009d3c:	60a3      	str	r3, [r4, #8]
 8009d3e:	6873      	ldr	r3, [r6, #4]
 8009d40:	3b01      	subs	r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	6073      	str	r3, [r6, #4]
 8009d46:	dd1b      	ble.n	8009d80 <_scanf_i+0x150>
 8009d48:	6833      	ldr	r3, [r6, #0]
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	6033      	str	r3, [r6, #0]
 8009d4e:	68a3      	ldr	r3, [r4, #8]
 8009d50:	3b01      	subs	r3, #1
 8009d52:	60a3      	str	r3, [r4, #8]
 8009d54:	e7d9      	b.n	8009d0a <_scanf_i+0xda>
 8009d56:	f1bb 0f02 	cmp.w	fp, #2
 8009d5a:	d1ae      	bne.n	8009cba <_scanf_i+0x8a>
 8009d5c:	6822      	ldr	r2, [r4, #0]
 8009d5e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8009d62:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009d66:	d1c4      	bne.n	8009cf2 <_scanf_i+0xc2>
 8009d68:	2110      	movs	r1, #16
 8009d6a:	6061      	str	r1, [r4, #4]
 8009d6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d70:	e7a2      	b.n	8009cb8 <_scanf_i+0x88>
 8009d72:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8009d76:	6022      	str	r2, [r4, #0]
 8009d78:	780b      	ldrb	r3, [r1, #0]
 8009d7a:	f805 3b01 	strb.w	r3, [r5], #1
 8009d7e:	e7de      	b.n	8009d3e <_scanf_i+0x10e>
 8009d80:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009d84:	4631      	mov	r1, r6
 8009d86:	4650      	mov	r0, sl
 8009d88:	4798      	blx	r3
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	d0df      	beq.n	8009d4e <_scanf_i+0x11e>
 8009d8e:	6823      	ldr	r3, [r4, #0]
 8009d90:	05d9      	lsls	r1, r3, #23
 8009d92:	d50d      	bpl.n	8009db0 <_scanf_i+0x180>
 8009d94:	42bd      	cmp	r5, r7
 8009d96:	d909      	bls.n	8009dac <_scanf_i+0x17c>
 8009d98:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009d9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009da0:	4632      	mov	r2, r6
 8009da2:	4650      	mov	r0, sl
 8009da4:	4798      	blx	r3
 8009da6:	f105 39ff 	add.w	r9, r5, #4294967295
 8009daa:	464d      	mov	r5, r9
 8009dac:	42bd      	cmp	r5, r7
 8009dae:	d028      	beq.n	8009e02 <_scanf_i+0x1d2>
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	f012 0210 	ands.w	r2, r2, #16
 8009db6:	d113      	bne.n	8009de0 <_scanf_i+0x1b0>
 8009db8:	702a      	strb	r2, [r5, #0]
 8009dba:	6863      	ldr	r3, [r4, #4]
 8009dbc:	9e01      	ldr	r6, [sp, #4]
 8009dbe:	4639      	mov	r1, r7
 8009dc0:	4650      	mov	r0, sl
 8009dc2:	47b0      	blx	r6
 8009dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8009dc8:	6821      	ldr	r1, [r4, #0]
 8009dca:	1d1a      	adds	r2, r3, #4
 8009dcc:	f8c8 2000 	str.w	r2, [r8]
 8009dd0:	f011 0f20 	tst.w	r1, #32
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	d00f      	beq.n	8009df8 <_scanf_i+0x1c8>
 8009dd8:	6018      	str	r0, [r3, #0]
 8009dda:	68e3      	ldr	r3, [r4, #12]
 8009ddc:	3301      	adds	r3, #1
 8009dde:	60e3      	str	r3, [r4, #12]
 8009de0:	6923      	ldr	r3, [r4, #16]
 8009de2:	1bed      	subs	r5, r5, r7
 8009de4:	445d      	add	r5, fp
 8009de6:	442b      	add	r3, r5
 8009de8:	6123      	str	r3, [r4, #16]
 8009dea:	2000      	movs	r0, #0
 8009dec:	b007      	add	sp, #28
 8009dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df2:	f04f 0b00 	mov.w	fp, #0
 8009df6:	e7ca      	b.n	8009d8e <_scanf_i+0x15e>
 8009df8:	07ca      	lsls	r2, r1, #31
 8009dfa:	bf4c      	ite	mi
 8009dfc:	8018      	strhmi	r0, [r3, #0]
 8009dfe:	6018      	strpl	r0, [r3, #0]
 8009e00:	e7eb      	b.n	8009dda <_scanf_i+0x1aa>
 8009e02:	2001      	movs	r0, #1
 8009e04:	e7f2      	b.n	8009dec <_scanf_i+0x1bc>
 8009e06:	bf00      	nop
 8009e08:	0800aa48 	.word	0x0800aa48
 8009e0c:	0800a2a1 	.word	0x0800a2a1
 8009e10:	0800a381 	.word	0x0800a381
 8009e14:	0800abcd 	.word	0x0800abcd

08009e18 <__sflush_r>:
 8009e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e20:	0716      	lsls	r6, r2, #28
 8009e22:	4605      	mov	r5, r0
 8009e24:	460c      	mov	r4, r1
 8009e26:	d454      	bmi.n	8009ed2 <__sflush_r+0xba>
 8009e28:	684b      	ldr	r3, [r1, #4]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	dc02      	bgt.n	8009e34 <__sflush_r+0x1c>
 8009e2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	dd48      	ble.n	8009ec6 <__sflush_r+0xae>
 8009e34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e36:	2e00      	cmp	r6, #0
 8009e38:	d045      	beq.n	8009ec6 <__sflush_r+0xae>
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e40:	682f      	ldr	r7, [r5, #0]
 8009e42:	6a21      	ldr	r1, [r4, #32]
 8009e44:	602b      	str	r3, [r5, #0]
 8009e46:	d030      	beq.n	8009eaa <__sflush_r+0x92>
 8009e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e4a:	89a3      	ldrh	r3, [r4, #12]
 8009e4c:	0759      	lsls	r1, r3, #29
 8009e4e:	d505      	bpl.n	8009e5c <__sflush_r+0x44>
 8009e50:	6863      	ldr	r3, [r4, #4]
 8009e52:	1ad2      	subs	r2, r2, r3
 8009e54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e56:	b10b      	cbz	r3, 8009e5c <__sflush_r+0x44>
 8009e58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e5a:	1ad2      	subs	r2, r2, r3
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e60:	6a21      	ldr	r1, [r4, #32]
 8009e62:	4628      	mov	r0, r5
 8009e64:	47b0      	blx	r6
 8009e66:	1c43      	adds	r3, r0, #1
 8009e68:	89a3      	ldrh	r3, [r4, #12]
 8009e6a:	d106      	bne.n	8009e7a <__sflush_r+0x62>
 8009e6c:	6829      	ldr	r1, [r5, #0]
 8009e6e:	291d      	cmp	r1, #29
 8009e70:	d82b      	bhi.n	8009eca <__sflush_r+0xb2>
 8009e72:	4a2a      	ldr	r2, [pc, #168]	@ (8009f1c <__sflush_r+0x104>)
 8009e74:	40ca      	lsrs	r2, r1
 8009e76:	07d6      	lsls	r6, r2, #31
 8009e78:	d527      	bpl.n	8009eca <__sflush_r+0xb2>
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	6062      	str	r2, [r4, #4]
 8009e7e:	04d9      	lsls	r1, r3, #19
 8009e80:	6922      	ldr	r2, [r4, #16]
 8009e82:	6022      	str	r2, [r4, #0]
 8009e84:	d504      	bpl.n	8009e90 <__sflush_r+0x78>
 8009e86:	1c42      	adds	r2, r0, #1
 8009e88:	d101      	bne.n	8009e8e <__sflush_r+0x76>
 8009e8a:	682b      	ldr	r3, [r5, #0]
 8009e8c:	b903      	cbnz	r3, 8009e90 <__sflush_r+0x78>
 8009e8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e92:	602f      	str	r7, [r5, #0]
 8009e94:	b1b9      	cbz	r1, 8009ec6 <__sflush_r+0xae>
 8009e96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e9a:	4299      	cmp	r1, r3
 8009e9c:	d002      	beq.n	8009ea4 <__sflush_r+0x8c>
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	f7fe feca 	bl	8008c38 <_free_r>
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ea8:	e00d      	b.n	8009ec6 <__sflush_r+0xae>
 8009eaa:	2301      	movs	r3, #1
 8009eac:	4628      	mov	r0, r5
 8009eae:	47b0      	blx	r6
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	1c50      	adds	r0, r2, #1
 8009eb4:	d1c9      	bne.n	8009e4a <__sflush_r+0x32>
 8009eb6:	682b      	ldr	r3, [r5, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0c6      	beq.n	8009e4a <__sflush_r+0x32>
 8009ebc:	2b1d      	cmp	r3, #29
 8009ebe:	d001      	beq.n	8009ec4 <__sflush_r+0xac>
 8009ec0:	2b16      	cmp	r3, #22
 8009ec2:	d11e      	bne.n	8009f02 <__sflush_r+0xea>
 8009ec4:	602f      	str	r7, [r5, #0]
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	e022      	b.n	8009f10 <__sflush_r+0xf8>
 8009eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ece:	b21b      	sxth	r3, r3
 8009ed0:	e01b      	b.n	8009f0a <__sflush_r+0xf2>
 8009ed2:	690f      	ldr	r7, [r1, #16]
 8009ed4:	2f00      	cmp	r7, #0
 8009ed6:	d0f6      	beq.n	8009ec6 <__sflush_r+0xae>
 8009ed8:	0793      	lsls	r3, r2, #30
 8009eda:	680e      	ldr	r6, [r1, #0]
 8009edc:	bf08      	it	eq
 8009ede:	694b      	ldreq	r3, [r1, #20]
 8009ee0:	600f      	str	r7, [r1, #0]
 8009ee2:	bf18      	it	ne
 8009ee4:	2300      	movne	r3, #0
 8009ee6:	eba6 0807 	sub.w	r8, r6, r7
 8009eea:	608b      	str	r3, [r1, #8]
 8009eec:	f1b8 0f00 	cmp.w	r8, #0
 8009ef0:	dde9      	ble.n	8009ec6 <__sflush_r+0xae>
 8009ef2:	6a21      	ldr	r1, [r4, #32]
 8009ef4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ef6:	4643      	mov	r3, r8
 8009ef8:	463a      	mov	r2, r7
 8009efa:	4628      	mov	r0, r5
 8009efc:	47b0      	blx	r6
 8009efe:	2800      	cmp	r0, #0
 8009f00:	dc08      	bgt.n	8009f14 <__sflush_r+0xfc>
 8009f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f0a:	81a3      	strh	r3, [r4, #12]
 8009f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f14:	4407      	add	r7, r0
 8009f16:	eba8 0800 	sub.w	r8, r8, r0
 8009f1a:	e7e7      	b.n	8009eec <__sflush_r+0xd4>
 8009f1c:	20400001 	.word	0x20400001

08009f20 <_fflush_r>:
 8009f20:	b538      	push	{r3, r4, r5, lr}
 8009f22:	690b      	ldr	r3, [r1, #16]
 8009f24:	4605      	mov	r5, r0
 8009f26:	460c      	mov	r4, r1
 8009f28:	b913      	cbnz	r3, 8009f30 <_fflush_r+0x10>
 8009f2a:	2500      	movs	r5, #0
 8009f2c:	4628      	mov	r0, r5
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	b118      	cbz	r0, 8009f3a <_fflush_r+0x1a>
 8009f32:	6a03      	ldr	r3, [r0, #32]
 8009f34:	b90b      	cbnz	r3, 8009f3a <_fflush_r+0x1a>
 8009f36:	f7fd fe8d 	bl	8007c54 <__sinit>
 8009f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0f3      	beq.n	8009f2a <_fflush_r+0xa>
 8009f42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f44:	07d0      	lsls	r0, r2, #31
 8009f46:	d404      	bmi.n	8009f52 <_fflush_r+0x32>
 8009f48:	0599      	lsls	r1, r3, #22
 8009f4a:	d402      	bmi.n	8009f52 <_fflush_r+0x32>
 8009f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f4e:	f7fe f816 	bl	8007f7e <__retarget_lock_acquire_recursive>
 8009f52:	4628      	mov	r0, r5
 8009f54:	4621      	mov	r1, r4
 8009f56:	f7ff ff5f 	bl	8009e18 <__sflush_r>
 8009f5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f5c:	07da      	lsls	r2, r3, #31
 8009f5e:	4605      	mov	r5, r0
 8009f60:	d4e4      	bmi.n	8009f2c <_fflush_r+0xc>
 8009f62:	89a3      	ldrh	r3, [r4, #12]
 8009f64:	059b      	lsls	r3, r3, #22
 8009f66:	d4e1      	bmi.n	8009f2c <_fflush_r+0xc>
 8009f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f6a:	f7fe f809 	bl	8007f80 <__retarget_lock_release_recursive>
 8009f6e:	e7dd      	b.n	8009f2c <_fflush_r+0xc>

08009f70 <__sccl>:
 8009f70:	b570      	push	{r4, r5, r6, lr}
 8009f72:	780b      	ldrb	r3, [r1, #0]
 8009f74:	4604      	mov	r4, r0
 8009f76:	2b5e      	cmp	r3, #94	@ 0x5e
 8009f78:	bf0b      	itete	eq
 8009f7a:	784b      	ldrbeq	r3, [r1, #1]
 8009f7c:	1c4a      	addne	r2, r1, #1
 8009f7e:	1c8a      	addeq	r2, r1, #2
 8009f80:	2100      	movne	r1, #0
 8009f82:	bf08      	it	eq
 8009f84:	2101      	moveq	r1, #1
 8009f86:	3801      	subs	r0, #1
 8009f88:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8009f8c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8009f90:	42a8      	cmp	r0, r5
 8009f92:	d1fb      	bne.n	8009f8c <__sccl+0x1c>
 8009f94:	b90b      	cbnz	r3, 8009f9a <__sccl+0x2a>
 8009f96:	1e50      	subs	r0, r2, #1
 8009f98:	bd70      	pop	{r4, r5, r6, pc}
 8009f9a:	f081 0101 	eor.w	r1, r1, #1
 8009f9e:	54e1      	strb	r1, [r4, r3]
 8009fa0:	4610      	mov	r0, r2
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009fa8:	2d2d      	cmp	r5, #45	@ 0x2d
 8009faa:	d005      	beq.n	8009fb8 <__sccl+0x48>
 8009fac:	2d5d      	cmp	r5, #93	@ 0x5d
 8009fae:	d016      	beq.n	8009fde <__sccl+0x6e>
 8009fb0:	2d00      	cmp	r5, #0
 8009fb2:	d0f1      	beq.n	8009f98 <__sccl+0x28>
 8009fb4:	462b      	mov	r3, r5
 8009fb6:	e7f2      	b.n	8009f9e <__sccl+0x2e>
 8009fb8:	7846      	ldrb	r6, [r0, #1]
 8009fba:	2e5d      	cmp	r6, #93	@ 0x5d
 8009fbc:	d0fa      	beq.n	8009fb4 <__sccl+0x44>
 8009fbe:	42b3      	cmp	r3, r6
 8009fc0:	dcf8      	bgt.n	8009fb4 <__sccl+0x44>
 8009fc2:	3002      	adds	r0, #2
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	3201      	adds	r2, #1
 8009fc8:	4296      	cmp	r6, r2
 8009fca:	54a1      	strb	r1, [r4, r2]
 8009fcc:	dcfb      	bgt.n	8009fc6 <__sccl+0x56>
 8009fce:	1af2      	subs	r2, r6, r3
 8009fd0:	3a01      	subs	r2, #1
 8009fd2:	1c5d      	adds	r5, r3, #1
 8009fd4:	42b3      	cmp	r3, r6
 8009fd6:	bfa8      	it	ge
 8009fd8:	2200      	movge	r2, #0
 8009fda:	18ab      	adds	r3, r5, r2
 8009fdc:	e7e1      	b.n	8009fa2 <__sccl+0x32>
 8009fde:	4610      	mov	r0, r2
 8009fe0:	e7da      	b.n	8009f98 <__sccl+0x28>

08009fe2 <__submore>:
 8009fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009fea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fee:	4299      	cmp	r1, r3
 8009ff0:	d11d      	bne.n	800a02e <__submore+0x4c>
 8009ff2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009ff6:	f7fe fe93 	bl	8008d20 <_malloc_r>
 8009ffa:	b918      	cbnz	r0, 800a004 <__submore+0x22>
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295
 800a000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a004:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a008:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a00a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a00e:	6360      	str	r0, [r4, #52]	@ 0x34
 800a010:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a014:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a018:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800a01c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a020:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800a024:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a028:	6020      	str	r0, [r4, #0]
 800a02a:	2000      	movs	r0, #0
 800a02c:	e7e8      	b.n	800a000 <__submore+0x1e>
 800a02e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a030:	0077      	lsls	r7, r6, #1
 800a032:	463a      	mov	r2, r7
 800a034:	f000 f88c 	bl	800a150 <_realloc_r>
 800a038:	4605      	mov	r5, r0
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d0de      	beq.n	8009ffc <__submore+0x1a>
 800a03e:	eb00 0806 	add.w	r8, r0, r6
 800a042:	4601      	mov	r1, r0
 800a044:	4632      	mov	r2, r6
 800a046:	4640      	mov	r0, r8
 800a048:	f000 f830 	bl	800a0ac <memcpy>
 800a04c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a050:	f8c4 8000 	str.w	r8, [r4]
 800a054:	e7e9      	b.n	800a02a <__submore+0x48>

0800a056 <memmove>:
 800a056:	4288      	cmp	r0, r1
 800a058:	b510      	push	{r4, lr}
 800a05a:	eb01 0402 	add.w	r4, r1, r2
 800a05e:	d902      	bls.n	800a066 <memmove+0x10>
 800a060:	4284      	cmp	r4, r0
 800a062:	4623      	mov	r3, r4
 800a064:	d807      	bhi.n	800a076 <memmove+0x20>
 800a066:	1e43      	subs	r3, r0, #1
 800a068:	42a1      	cmp	r1, r4
 800a06a:	d008      	beq.n	800a07e <memmove+0x28>
 800a06c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a070:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a074:	e7f8      	b.n	800a068 <memmove+0x12>
 800a076:	4402      	add	r2, r0
 800a078:	4601      	mov	r1, r0
 800a07a:	428a      	cmp	r2, r1
 800a07c:	d100      	bne.n	800a080 <memmove+0x2a>
 800a07e:	bd10      	pop	{r4, pc}
 800a080:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a084:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a088:	e7f7      	b.n	800a07a <memmove+0x24>
	...

0800a08c <_sbrk_r>:
 800a08c:	b538      	push	{r3, r4, r5, lr}
 800a08e:	4d06      	ldr	r5, [pc, #24]	@ (800a0a8 <_sbrk_r+0x1c>)
 800a090:	2300      	movs	r3, #0
 800a092:	4604      	mov	r4, r0
 800a094:	4608      	mov	r0, r1
 800a096:	602b      	str	r3, [r5, #0]
 800a098:	f7f7 fda2 	bl	8001be0 <_sbrk>
 800a09c:	1c43      	adds	r3, r0, #1
 800a09e:	d102      	bne.n	800a0a6 <_sbrk_r+0x1a>
 800a0a0:	682b      	ldr	r3, [r5, #0]
 800a0a2:	b103      	cbz	r3, 800a0a6 <_sbrk_r+0x1a>
 800a0a4:	6023      	str	r3, [r4, #0]
 800a0a6:	bd38      	pop	{r3, r4, r5, pc}
 800a0a8:	20000ae4 	.word	0x20000ae4

0800a0ac <memcpy>:
 800a0ac:	440a      	add	r2, r1
 800a0ae:	4291      	cmp	r1, r2
 800a0b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0b4:	d100      	bne.n	800a0b8 <memcpy+0xc>
 800a0b6:	4770      	bx	lr
 800a0b8:	b510      	push	{r4, lr}
 800a0ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0c2:	4291      	cmp	r1, r2
 800a0c4:	d1f9      	bne.n	800a0ba <memcpy+0xe>
 800a0c6:	bd10      	pop	{r4, pc}

0800a0c8 <__assert_func>:
 800a0c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a0ca:	4614      	mov	r4, r2
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	4b09      	ldr	r3, [pc, #36]	@ (800a0f4 <__assert_func+0x2c>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	68d8      	ldr	r0, [r3, #12]
 800a0d6:	b14c      	cbz	r4, 800a0ec <__assert_func+0x24>
 800a0d8:	4b07      	ldr	r3, [pc, #28]	@ (800a0f8 <__assert_func+0x30>)
 800a0da:	9100      	str	r1, [sp, #0]
 800a0dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0e0:	4906      	ldr	r1, [pc, #24]	@ (800a0fc <__assert_func+0x34>)
 800a0e2:	462b      	mov	r3, r5
 800a0e4:	f000 f95c 	bl	800a3a0 <fiprintf>
 800a0e8:	f000 f96c 	bl	800a3c4 <abort>
 800a0ec:	4b04      	ldr	r3, [pc, #16]	@ (800a100 <__assert_func+0x38>)
 800a0ee:	461c      	mov	r4, r3
 800a0f0:	e7f3      	b.n	800a0da <__assert_func+0x12>
 800a0f2:	bf00      	nop
 800a0f4:	20000030 	.word	0x20000030
 800a0f8:	0800abe2 	.word	0x0800abe2
 800a0fc:	0800abef 	.word	0x0800abef
 800a100:	0800ac1d 	.word	0x0800ac1d

0800a104 <_calloc_r>:
 800a104:	b570      	push	{r4, r5, r6, lr}
 800a106:	fba1 5402 	umull	r5, r4, r1, r2
 800a10a:	b934      	cbnz	r4, 800a11a <_calloc_r+0x16>
 800a10c:	4629      	mov	r1, r5
 800a10e:	f7fe fe07 	bl	8008d20 <_malloc_r>
 800a112:	4606      	mov	r6, r0
 800a114:	b928      	cbnz	r0, 800a122 <_calloc_r+0x1e>
 800a116:	4630      	mov	r0, r6
 800a118:	bd70      	pop	{r4, r5, r6, pc}
 800a11a:	220c      	movs	r2, #12
 800a11c:	6002      	str	r2, [r0, #0]
 800a11e:	2600      	movs	r6, #0
 800a120:	e7f9      	b.n	800a116 <_calloc_r+0x12>
 800a122:	462a      	mov	r2, r5
 800a124:	4621      	mov	r1, r4
 800a126:	f7fd fe9b 	bl	8007e60 <memset>
 800a12a:	e7f4      	b.n	800a116 <_calloc_r+0x12>

0800a12c <__ascii_mbtowc>:
 800a12c:	b082      	sub	sp, #8
 800a12e:	b901      	cbnz	r1, 800a132 <__ascii_mbtowc+0x6>
 800a130:	a901      	add	r1, sp, #4
 800a132:	b142      	cbz	r2, 800a146 <__ascii_mbtowc+0x1a>
 800a134:	b14b      	cbz	r3, 800a14a <__ascii_mbtowc+0x1e>
 800a136:	7813      	ldrb	r3, [r2, #0]
 800a138:	600b      	str	r3, [r1, #0]
 800a13a:	7812      	ldrb	r2, [r2, #0]
 800a13c:	1e10      	subs	r0, r2, #0
 800a13e:	bf18      	it	ne
 800a140:	2001      	movne	r0, #1
 800a142:	b002      	add	sp, #8
 800a144:	4770      	bx	lr
 800a146:	4610      	mov	r0, r2
 800a148:	e7fb      	b.n	800a142 <__ascii_mbtowc+0x16>
 800a14a:	f06f 0001 	mvn.w	r0, #1
 800a14e:	e7f8      	b.n	800a142 <__ascii_mbtowc+0x16>

0800a150 <_realloc_r>:
 800a150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a154:	4607      	mov	r7, r0
 800a156:	4614      	mov	r4, r2
 800a158:	460d      	mov	r5, r1
 800a15a:	b921      	cbnz	r1, 800a166 <_realloc_r+0x16>
 800a15c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a160:	4611      	mov	r1, r2
 800a162:	f7fe bddd 	b.w	8008d20 <_malloc_r>
 800a166:	b92a      	cbnz	r2, 800a174 <_realloc_r+0x24>
 800a168:	f7fe fd66 	bl	8008c38 <_free_r>
 800a16c:	4625      	mov	r5, r4
 800a16e:	4628      	mov	r0, r5
 800a170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a174:	f000 f92d 	bl	800a3d2 <_malloc_usable_size_r>
 800a178:	4284      	cmp	r4, r0
 800a17a:	4606      	mov	r6, r0
 800a17c:	d802      	bhi.n	800a184 <_realloc_r+0x34>
 800a17e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a182:	d8f4      	bhi.n	800a16e <_realloc_r+0x1e>
 800a184:	4621      	mov	r1, r4
 800a186:	4638      	mov	r0, r7
 800a188:	f7fe fdca 	bl	8008d20 <_malloc_r>
 800a18c:	4680      	mov	r8, r0
 800a18e:	b908      	cbnz	r0, 800a194 <_realloc_r+0x44>
 800a190:	4645      	mov	r5, r8
 800a192:	e7ec      	b.n	800a16e <_realloc_r+0x1e>
 800a194:	42b4      	cmp	r4, r6
 800a196:	4622      	mov	r2, r4
 800a198:	4629      	mov	r1, r5
 800a19a:	bf28      	it	cs
 800a19c:	4632      	movcs	r2, r6
 800a19e:	f7ff ff85 	bl	800a0ac <memcpy>
 800a1a2:	4629      	mov	r1, r5
 800a1a4:	4638      	mov	r0, r7
 800a1a6:	f7fe fd47 	bl	8008c38 <_free_r>
 800a1aa:	e7f1      	b.n	800a190 <_realloc_r+0x40>

0800a1ac <_strtol_l.isra.0>:
 800a1ac:	2b24      	cmp	r3, #36	@ 0x24
 800a1ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b2:	4686      	mov	lr, r0
 800a1b4:	4690      	mov	r8, r2
 800a1b6:	d801      	bhi.n	800a1bc <_strtol_l.isra.0+0x10>
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d106      	bne.n	800a1ca <_strtol_l.isra.0+0x1e>
 800a1bc:	f7fd feb4 	bl	8007f28 <__errno>
 800a1c0:	2316      	movs	r3, #22
 800a1c2:	6003      	str	r3, [r0, #0]
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ca:	4834      	ldr	r0, [pc, #208]	@ (800a29c <_strtol_l.isra.0+0xf0>)
 800a1cc:	460d      	mov	r5, r1
 800a1ce:	462a      	mov	r2, r5
 800a1d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1d4:	5d06      	ldrb	r6, [r0, r4]
 800a1d6:	f016 0608 	ands.w	r6, r6, #8
 800a1da:	d1f8      	bne.n	800a1ce <_strtol_l.isra.0+0x22>
 800a1dc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a1de:	d110      	bne.n	800a202 <_strtol_l.isra.0+0x56>
 800a1e0:	782c      	ldrb	r4, [r5, #0]
 800a1e2:	2601      	movs	r6, #1
 800a1e4:	1c95      	adds	r5, r2, #2
 800a1e6:	f033 0210 	bics.w	r2, r3, #16
 800a1ea:	d115      	bne.n	800a218 <_strtol_l.isra.0+0x6c>
 800a1ec:	2c30      	cmp	r4, #48	@ 0x30
 800a1ee:	d10d      	bne.n	800a20c <_strtol_l.isra.0+0x60>
 800a1f0:	782a      	ldrb	r2, [r5, #0]
 800a1f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a1f6:	2a58      	cmp	r2, #88	@ 0x58
 800a1f8:	d108      	bne.n	800a20c <_strtol_l.isra.0+0x60>
 800a1fa:	786c      	ldrb	r4, [r5, #1]
 800a1fc:	3502      	adds	r5, #2
 800a1fe:	2310      	movs	r3, #16
 800a200:	e00a      	b.n	800a218 <_strtol_l.isra.0+0x6c>
 800a202:	2c2b      	cmp	r4, #43	@ 0x2b
 800a204:	bf04      	itt	eq
 800a206:	782c      	ldrbeq	r4, [r5, #0]
 800a208:	1c95      	addeq	r5, r2, #2
 800a20a:	e7ec      	b.n	800a1e6 <_strtol_l.isra.0+0x3a>
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1f6      	bne.n	800a1fe <_strtol_l.isra.0+0x52>
 800a210:	2c30      	cmp	r4, #48	@ 0x30
 800a212:	bf14      	ite	ne
 800a214:	230a      	movne	r3, #10
 800a216:	2308      	moveq	r3, #8
 800a218:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a21c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a220:	2200      	movs	r2, #0
 800a222:	fbbc f9f3 	udiv	r9, ip, r3
 800a226:	4610      	mov	r0, r2
 800a228:	fb03 ca19 	mls	sl, r3, r9, ip
 800a22c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a230:	2f09      	cmp	r7, #9
 800a232:	d80f      	bhi.n	800a254 <_strtol_l.isra.0+0xa8>
 800a234:	463c      	mov	r4, r7
 800a236:	42a3      	cmp	r3, r4
 800a238:	dd1b      	ble.n	800a272 <_strtol_l.isra.0+0xc6>
 800a23a:	1c57      	adds	r7, r2, #1
 800a23c:	d007      	beq.n	800a24e <_strtol_l.isra.0+0xa2>
 800a23e:	4581      	cmp	r9, r0
 800a240:	d314      	bcc.n	800a26c <_strtol_l.isra.0+0xc0>
 800a242:	d101      	bne.n	800a248 <_strtol_l.isra.0+0x9c>
 800a244:	45a2      	cmp	sl, r4
 800a246:	db11      	blt.n	800a26c <_strtol_l.isra.0+0xc0>
 800a248:	fb00 4003 	mla	r0, r0, r3, r4
 800a24c:	2201      	movs	r2, #1
 800a24e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a252:	e7eb      	b.n	800a22c <_strtol_l.isra.0+0x80>
 800a254:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a258:	2f19      	cmp	r7, #25
 800a25a:	d801      	bhi.n	800a260 <_strtol_l.isra.0+0xb4>
 800a25c:	3c37      	subs	r4, #55	@ 0x37
 800a25e:	e7ea      	b.n	800a236 <_strtol_l.isra.0+0x8a>
 800a260:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a264:	2f19      	cmp	r7, #25
 800a266:	d804      	bhi.n	800a272 <_strtol_l.isra.0+0xc6>
 800a268:	3c57      	subs	r4, #87	@ 0x57
 800a26a:	e7e4      	b.n	800a236 <_strtol_l.isra.0+0x8a>
 800a26c:	f04f 32ff 	mov.w	r2, #4294967295
 800a270:	e7ed      	b.n	800a24e <_strtol_l.isra.0+0xa2>
 800a272:	1c53      	adds	r3, r2, #1
 800a274:	d108      	bne.n	800a288 <_strtol_l.isra.0+0xdc>
 800a276:	2322      	movs	r3, #34	@ 0x22
 800a278:	f8ce 3000 	str.w	r3, [lr]
 800a27c:	4660      	mov	r0, ip
 800a27e:	f1b8 0f00 	cmp.w	r8, #0
 800a282:	d0a0      	beq.n	800a1c6 <_strtol_l.isra.0+0x1a>
 800a284:	1e69      	subs	r1, r5, #1
 800a286:	e006      	b.n	800a296 <_strtol_l.isra.0+0xea>
 800a288:	b106      	cbz	r6, 800a28c <_strtol_l.isra.0+0xe0>
 800a28a:	4240      	negs	r0, r0
 800a28c:	f1b8 0f00 	cmp.w	r8, #0
 800a290:	d099      	beq.n	800a1c6 <_strtol_l.isra.0+0x1a>
 800a292:	2a00      	cmp	r2, #0
 800a294:	d1f6      	bne.n	800a284 <_strtol_l.isra.0+0xd8>
 800a296:	f8c8 1000 	str.w	r1, [r8]
 800a29a:	e794      	b.n	800a1c6 <_strtol_l.isra.0+0x1a>
 800a29c:	0800ad21 	.word	0x0800ad21

0800a2a0 <_strtol_r>:
 800a2a0:	f7ff bf84 	b.w	800a1ac <_strtol_l.isra.0>

0800a2a4 <_strtoul_l.isra.0>:
 800a2a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a2a8:	4e34      	ldr	r6, [pc, #208]	@ (800a37c <_strtoul_l.isra.0+0xd8>)
 800a2aa:	4686      	mov	lr, r0
 800a2ac:	460d      	mov	r5, r1
 800a2ae:	4628      	mov	r0, r5
 800a2b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2b4:	5d37      	ldrb	r7, [r6, r4]
 800a2b6:	f017 0708 	ands.w	r7, r7, #8
 800a2ba:	d1f8      	bne.n	800a2ae <_strtoul_l.isra.0+0xa>
 800a2bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a2be:	d110      	bne.n	800a2e2 <_strtoul_l.isra.0+0x3e>
 800a2c0:	782c      	ldrb	r4, [r5, #0]
 800a2c2:	2701      	movs	r7, #1
 800a2c4:	1c85      	adds	r5, r0, #2
 800a2c6:	f033 0010 	bics.w	r0, r3, #16
 800a2ca:	d115      	bne.n	800a2f8 <_strtoul_l.isra.0+0x54>
 800a2cc:	2c30      	cmp	r4, #48	@ 0x30
 800a2ce:	d10d      	bne.n	800a2ec <_strtoul_l.isra.0+0x48>
 800a2d0:	7828      	ldrb	r0, [r5, #0]
 800a2d2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800a2d6:	2858      	cmp	r0, #88	@ 0x58
 800a2d8:	d108      	bne.n	800a2ec <_strtoul_l.isra.0+0x48>
 800a2da:	786c      	ldrb	r4, [r5, #1]
 800a2dc:	3502      	adds	r5, #2
 800a2de:	2310      	movs	r3, #16
 800a2e0:	e00a      	b.n	800a2f8 <_strtoul_l.isra.0+0x54>
 800a2e2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a2e4:	bf04      	itt	eq
 800a2e6:	782c      	ldrbeq	r4, [r5, #0]
 800a2e8:	1c85      	addeq	r5, r0, #2
 800a2ea:	e7ec      	b.n	800a2c6 <_strtoul_l.isra.0+0x22>
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d1f6      	bne.n	800a2de <_strtoul_l.isra.0+0x3a>
 800a2f0:	2c30      	cmp	r4, #48	@ 0x30
 800a2f2:	bf14      	ite	ne
 800a2f4:	230a      	movne	r3, #10
 800a2f6:	2308      	moveq	r3, #8
 800a2f8:	f04f 38ff 	mov.w	r8, #4294967295
 800a2fc:	2600      	movs	r6, #0
 800a2fe:	fbb8 f8f3 	udiv	r8, r8, r3
 800a302:	fb03 f908 	mul.w	r9, r3, r8
 800a306:	ea6f 0909 	mvn.w	r9, r9
 800a30a:	4630      	mov	r0, r6
 800a30c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800a310:	f1bc 0f09 	cmp.w	ip, #9
 800a314:	d810      	bhi.n	800a338 <_strtoul_l.isra.0+0x94>
 800a316:	4664      	mov	r4, ip
 800a318:	42a3      	cmp	r3, r4
 800a31a:	dd1e      	ble.n	800a35a <_strtoul_l.isra.0+0xb6>
 800a31c:	f1b6 3fff 	cmp.w	r6, #4294967295
 800a320:	d007      	beq.n	800a332 <_strtoul_l.isra.0+0x8e>
 800a322:	4580      	cmp	r8, r0
 800a324:	d316      	bcc.n	800a354 <_strtoul_l.isra.0+0xb0>
 800a326:	d101      	bne.n	800a32c <_strtoul_l.isra.0+0x88>
 800a328:	45a1      	cmp	r9, r4
 800a32a:	db13      	blt.n	800a354 <_strtoul_l.isra.0+0xb0>
 800a32c:	fb00 4003 	mla	r0, r0, r3, r4
 800a330:	2601      	movs	r6, #1
 800a332:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a336:	e7e9      	b.n	800a30c <_strtoul_l.isra.0+0x68>
 800a338:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800a33c:	f1bc 0f19 	cmp.w	ip, #25
 800a340:	d801      	bhi.n	800a346 <_strtoul_l.isra.0+0xa2>
 800a342:	3c37      	subs	r4, #55	@ 0x37
 800a344:	e7e8      	b.n	800a318 <_strtoul_l.isra.0+0x74>
 800a346:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800a34a:	f1bc 0f19 	cmp.w	ip, #25
 800a34e:	d804      	bhi.n	800a35a <_strtoul_l.isra.0+0xb6>
 800a350:	3c57      	subs	r4, #87	@ 0x57
 800a352:	e7e1      	b.n	800a318 <_strtoul_l.isra.0+0x74>
 800a354:	f04f 36ff 	mov.w	r6, #4294967295
 800a358:	e7eb      	b.n	800a332 <_strtoul_l.isra.0+0x8e>
 800a35a:	1c73      	adds	r3, r6, #1
 800a35c:	d106      	bne.n	800a36c <_strtoul_l.isra.0+0xc8>
 800a35e:	2322      	movs	r3, #34	@ 0x22
 800a360:	f8ce 3000 	str.w	r3, [lr]
 800a364:	4630      	mov	r0, r6
 800a366:	b932      	cbnz	r2, 800a376 <_strtoul_l.isra.0+0xd2>
 800a368:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a36c:	b107      	cbz	r7, 800a370 <_strtoul_l.isra.0+0xcc>
 800a36e:	4240      	negs	r0, r0
 800a370:	2a00      	cmp	r2, #0
 800a372:	d0f9      	beq.n	800a368 <_strtoul_l.isra.0+0xc4>
 800a374:	b106      	cbz	r6, 800a378 <_strtoul_l.isra.0+0xd4>
 800a376:	1e69      	subs	r1, r5, #1
 800a378:	6011      	str	r1, [r2, #0]
 800a37a:	e7f5      	b.n	800a368 <_strtoul_l.isra.0+0xc4>
 800a37c:	0800ad21 	.word	0x0800ad21

0800a380 <_strtoul_r>:
 800a380:	f7ff bf90 	b.w	800a2a4 <_strtoul_l.isra.0>

0800a384 <__ascii_wctomb>:
 800a384:	4603      	mov	r3, r0
 800a386:	4608      	mov	r0, r1
 800a388:	b141      	cbz	r1, 800a39c <__ascii_wctomb+0x18>
 800a38a:	2aff      	cmp	r2, #255	@ 0xff
 800a38c:	d904      	bls.n	800a398 <__ascii_wctomb+0x14>
 800a38e:	228a      	movs	r2, #138	@ 0x8a
 800a390:	601a      	str	r2, [r3, #0]
 800a392:	f04f 30ff 	mov.w	r0, #4294967295
 800a396:	4770      	bx	lr
 800a398:	700a      	strb	r2, [r1, #0]
 800a39a:	2001      	movs	r0, #1
 800a39c:	4770      	bx	lr
	...

0800a3a0 <fiprintf>:
 800a3a0:	b40e      	push	{r1, r2, r3}
 800a3a2:	b503      	push	{r0, r1, lr}
 800a3a4:	4601      	mov	r1, r0
 800a3a6:	ab03      	add	r3, sp, #12
 800a3a8:	4805      	ldr	r0, [pc, #20]	@ (800a3c0 <fiprintf+0x20>)
 800a3aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3ae:	6800      	ldr	r0, [r0, #0]
 800a3b0:	9301      	str	r3, [sp, #4]
 800a3b2:	f000 f83f 	bl	800a434 <_vfiprintf_r>
 800a3b6:	b002      	add	sp, #8
 800a3b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3bc:	b003      	add	sp, #12
 800a3be:	4770      	bx	lr
 800a3c0:	20000030 	.word	0x20000030

0800a3c4 <abort>:
 800a3c4:	b508      	push	{r3, lr}
 800a3c6:	2006      	movs	r0, #6
 800a3c8:	f000 fa08 	bl	800a7dc <raise>
 800a3cc:	2001      	movs	r0, #1
 800a3ce:	f7f7 fb8f 	bl	8001af0 <_exit>

0800a3d2 <_malloc_usable_size_r>:
 800a3d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3d6:	1f18      	subs	r0, r3, #4
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	bfbc      	itt	lt
 800a3dc:	580b      	ldrlt	r3, [r1, r0]
 800a3de:	18c0      	addlt	r0, r0, r3
 800a3e0:	4770      	bx	lr

0800a3e2 <__sfputc_r>:
 800a3e2:	6893      	ldr	r3, [r2, #8]
 800a3e4:	3b01      	subs	r3, #1
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	b410      	push	{r4}
 800a3ea:	6093      	str	r3, [r2, #8]
 800a3ec:	da08      	bge.n	800a400 <__sfputc_r+0x1e>
 800a3ee:	6994      	ldr	r4, [r2, #24]
 800a3f0:	42a3      	cmp	r3, r4
 800a3f2:	db01      	blt.n	800a3f8 <__sfputc_r+0x16>
 800a3f4:	290a      	cmp	r1, #10
 800a3f6:	d103      	bne.n	800a400 <__sfputc_r+0x1e>
 800a3f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3fc:	f000 b932 	b.w	800a664 <__swbuf_r>
 800a400:	6813      	ldr	r3, [r2, #0]
 800a402:	1c58      	adds	r0, r3, #1
 800a404:	6010      	str	r0, [r2, #0]
 800a406:	7019      	strb	r1, [r3, #0]
 800a408:	4608      	mov	r0, r1
 800a40a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <__sfputs_r>:
 800a410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a412:	4606      	mov	r6, r0
 800a414:	460f      	mov	r7, r1
 800a416:	4614      	mov	r4, r2
 800a418:	18d5      	adds	r5, r2, r3
 800a41a:	42ac      	cmp	r4, r5
 800a41c:	d101      	bne.n	800a422 <__sfputs_r+0x12>
 800a41e:	2000      	movs	r0, #0
 800a420:	e007      	b.n	800a432 <__sfputs_r+0x22>
 800a422:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a426:	463a      	mov	r2, r7
 800a428:	4630      	mov	r0, r6
 800a42a:	f7ff ffda 	bl	800a3e2 <__sfputc_r>
 800a42e:	1c43      	adds	r3, r0, #1
 800a430:	d1f3      	bne.n	800a41a <__sfputs_r+0xa>
 800a432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a434 <_vfiprintf_r>:
 800a434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a438:	460d      	mov	r5, r1
 800a43a:	b09d      	sub	sp, #116	@ 0x74
 800a43c:	4614      	mov	r4, r2
 800a43e:	4698      	mov	r8, r3
 800a440:	4606      	mov	r6, r0
 800a442:	b118      	cbz	r0, 800a44c <_vfiprintf_r+0x18>
 800a444:	6a03      	ldr	r3, [r0, #32]
 800a446:	b90b      	cbnz	r3, 800a44c <_vfiprintf_r+0x18>
 800a448:	f7fd fc04 	bl	8007c54 <__sinit>
 800a44c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a44e:	07d9      	lsls	r1, r3, #31
 800a450:	d405      	bmi.n	800a45e <_vfiprintf_r+0x2a>
 800a452:	89ab      	ldrh	r3, [r5, #12]
 800a454:	059a      	lsls	r2, r3, #22
 800a456:	d402      	bmi.n	800a45e <_vfiprintf_r+0x2a>
 800a458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a45a:	f7fd fd90 	bl	8007f7e <__retarget_lock_acquire_recursive>
 800a45e:	89ab      	ldrh	r3, [r5, #12]
 800a460:	071b      	lsls	r3, r3, #28
 800a462:	d501      	bpl.n	800a468 <_vfiprintf_r+0x34>
 800a464:	692b      	ldr	r3, [r5, #16]
 800a466:	b99b      	cbnz	r3, 800a490 <_vfiprintf_r+0x5c>
 800a468:	4629      	mov	r1, r5
 800a46a:	4630      	mov	r0, r6
 800a46c:	f000 f938 	bl	800a6e0 <__swsetup_r>
 800a470:	b170      	cbz	r0, 800a490 <_vfiprintf_r+0x5c>
 800a472:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a474:	07dc      	lsls	r4, r3, #31
 800a476:	d504      	bpl.n	800a482 <_vfiprintf_r+0x4e>
 800a478:	f04f 30ff 	mov.w	r0, #4294967295
 800a47c:	b01d      	add	sp, #116	@ 0x74
 800a47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a482:	89ab      	ldrh	r3, [r5, #12]
 800a484:	0598      	lsls	r0, r3, #22
 800a486:	d4f7      	bmi.n	800a478 <_vfiprintf_r+0x44>
 800a488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a48a:	f7fd fd79 	bl	8007f80 <__retarget_lock_release_recursive>
 800a48e:	e7f3      	b.n	800a478 <_vfiprintf_r+0x44>
 800a490:	2300      	movs	r3, #0
 800a492:	9309      	str	r3, [sp, #36]	@ 0x24
 800a494:	2320      	movs	r3, #32
 800a496:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a49a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a49e:	2330      	movs	r3, #48	@ 0x30
 800a4a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a650 <_vfiprintf_r+0x21c>
 800a4a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4a8:	f04f 0901 	mov.w	r9, #1
 800a4ac:	4623      	mov	r3, r4
 800a4ae:	469a      	mov	sl, r3
 800a4b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4b4:	b10a      	cbz	r2, 800a4ba <_vfiprintf_r+0x86>
 800a4b6:	2a25      	cmp	r2, #37	@ 0x25
 800a4b8:	d1f9      	bne.n	800a4ae <_vfiprintf_r+0x7a>
 800a4ba:	ebba 0b04 	subs.w	fp, sl, r4
 800a4be:	d00b      	beq.n	800a4d8 <_vfiprintf_r+0xa4>
 800a4c0:	465b      	mov	r3, fp
 800a4c2:	4622      	mov	r2, r4
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	4630      	mov	r0, r6
 800a4c8:	f7ff ffa2 	bl	800a410 <__sfputs_r>
 800a4cc:	3001      	adds	r0, #1
 800a4ce:	f000 80a7 	beq.w	800a620 <_vfiprintf_r+0x1ec>
 800a4d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4d4:	445a      	add	r2, fp
 800a4d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f000 809f 	beq.w	800a620 <_vfiprintf_r+0x1ec>
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4ec:	f10a 0a01 	add.w	sl, sl, #1
 800a4f0:	9304      	str	r3, [sp, #16]
 800a4f2:	9307      	str	r3, [sp, #28]
 800a4f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4fa:	4654      	mov	r4, sl
 800a4fc:	2205      	movs	r2, #5
 800a4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a502:	4853      	ldr	r0, [pc, #332]	@ (800a650 <_vfiprintf_r+0x21c>)
 800a504:	f7f5 fe8c 	bl	8000220 <memchr>
 800a508:	9a04      	ldr	r2, [sp, #16]
 800a50a:	b9d8      	cbnz	r0, 800a544 <_vfiprintf_r+0x110>
 800a50c:	06d1      	lsls	r1, r2, #27
 800a50e:	bf44      	itt	mi
 800a510:	2320      	movmi	r3, #32
 800a512:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a516:	0713      	lsls	r3, r2, #28
 800a518:	bf44      	itt	mi
 800a51a:	232b      	movmi	r3, #43	@ 0x2b
 800a51c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a520:	f89a 3000 	ldrb.w	r3, [sl]
 800a524:	2b2a      	cmp	r3, #42	@ 0x2a
 800a526:	d015      	beq.n	800a554 <_vfiprintf_r+0x120>
 800a528:	9a07      	ldr	r2, [sp, #28]
 800a52a:	4654      	mov	r4, sl
 800a52c:	2000      	movs	r0, #0
 800a52e:	f04f 0c0a 	mov.w	ip, #10
 800a532:	4621      	mov	r1, r4
 800a534:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a538:	3b30      	subs	r3, #48	@ 0x30
 800a53a:	2b09      	cmp	r3, #9
 800a53c:	d94b      	bls.n	800a5d6 <_vfiprintf_r+0x1a2>
 800a53e:	b1b0      	cbz	r0, 800a56e <_vfiprintf_r+0x13a>
 800a540:	9207      	str	r2, [sp, #28]
 800a542:	e014      	b.n	800a56e <_vfiprintf_r+0x13a>
 800a544:	eba0 0308 	sub.w	r3, r0, r8
 800a548:	fa09 f303 	lsl.w	r3, r9, r3
 800a54c:	4313      	orrs	r3, r2
 800a54e:	9304      	str	r3, [sp, #16]
 800a550:	46a2      	mov	sl, r4
 800a552:	e7d2      	b.n	800a4fa <_vfiprintf_r+0xc6>
 800a554:	9b03      	ldr	r3, [sp, #12]
 800a556:	1d19      	adds	r1, r3, #4
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	9103      	str	r1, [sp, #12]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	bfbb      	ittet	lt
 800a560:	425b      	neglt	r3, r3
 800a562:	f042 0202 	orrlt.w	r2, r2, #2
 800a566:	9307      	strge	r3, [sp, #28]
 800a568:	9307      	strlt	r3, [sp, #28]
 800a56a:	bfb8      	it	lt
 800a56c:	9204      	strlt	r2, [sp, #16]
 800a56e:	7823      	ldrb	r3, [r4, #0]
 800a570:	2b2e      	cmp	r3, #46	@ 0x2e
 800a572:	d10a      	bne.n	800a58a <_vfiprintf_r+0x156>
 800a574:	7863      	ldrb	r3, [r4, #1]
 800a576:	2b2a      	cmp	r3, #42	@ 0x2a
 800a578:	d132      	bne.n	800a5e0 <_vfiprintf_r+0x1ac>
 800a57a:	9b03      	ldr	r3, [sp, #12]
 800a57c:	1d1a      	adds	r2, r3, #4
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	9203      	str	r2, [sp, #12]
 800a582:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a586:	3402      	adds	r4, #2
 800a588:	9305      	str	r3, [sp, #20]
 800a58a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a660 <_vfiprintf_r+0x22c>
 800a58e:	7821      	ldrb	r1, [r4, #0]
 800a590:	2203      	movs	r2, #3
 800a592:	4650      	mov	r0, sl
 800a594:	f7f5 fe44 	bl	8000220 <memchr>
 800a598:	b138      	cbz	r0, 800a5aa <_vfiprintf_r+0x176>
 800a59a:	9b04      	ldr	r3, [sp, #16]
 800a59c:	eba0 000a 	sub.w	r0, r0, sl
 800a5a0:	2240      	movs	r2, #64	@ 0x40
 800a5a2:	4082      	lsls	r2, r0
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	3401      	adds	r4, #1
 800a5a8:	9304      	str	r3, [sp, #16]
 800a5aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5ae:	4829      	ldr	r0, [pc, #164]	@ (800a654 <_vfiprintf_r+0x220>)
 800a5b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a5b4:	2206      	movs	r2, #6
 800a5b6:	f7f5 fe33 	bl	8000220 <memchr>
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d03f      	beq.n	800a63e <_vfiprintf_r+0x20a>
 800a5be:	4b26      	ldr	r3, [pc, #152]	@ (800a658 <_vfiprintf_r+0x224>)
 800a5c0:	bb1b      	cbnz	r3, 800a60a <_vfiprintf_r+0x1d6>
 800a5c2:	9b03      	ldr	r3, [sp, #12]
 800a5c4:	3307      	adds	r3, #7
 800a5c6:	f023 0307 	bic.w	r3, r3, #7
 800a5ca:	3308      	adds	r3, #8
 800a5cc:	9303      	str	r3, [sp, #12]
 800a5ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5d0:	443b      	add	r3, r7
 800a5d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5d4:	e76a      	b.n	800a4ac <_vfiprintf_r+0x78>
 800a5d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5da:	460c      	mov	r4, r1
 800a5dc:	2001      	movs	r0, #1
 800a5de:	e7a8      	b.n	800a532 <_vfiprintf_r+0xfe>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	3401      	adds	r4, #1
 800a5e4:	9305      	str	r3, [sp, #20]
 800a5e6:	4619      	mov	r1, r3
 800a5e8:	f04f 0c0a 	mov.w	ip, #10
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5f2:	3a30      	subs	r2, #48	@ 0x30
 800a5f4:	2a09      	cmp	r2, #9
 800a5f6:	d903      	bls.n	800a600 <_vfiprintf_r+0x1cc>
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d0c6      	beq.n	800a58a <_vfiprintf_r+0x156>
 800a5fc:	9105      	str	r1, [sp, #20]
 800a5fe:	e7c4      	b.n	800a58a <_vfiprintf_r+0x156>
 800a600:	fb0c 2101 	mla	r1, ip, r1, r2
 800a604:	4604      	mov	r4, r0
 800a606:	2301      	movs	r3, #1
 800a608:	e7f0      	b.n	800a5ec <_vfiprintf_r+0x1b8>
 800a60a:	ab03      	add	r3, sp, #12
 800a60c:	9300      	str	r3, [sp, #0]
 800a60e:	462a      	mov	r2, r5
 800a610:	4b12      	ldr	r3, [pc, #72]	@ (800a65c <_vfiprintf_r+0x228>)
 800a612:	a904      	add	r1, sp, #16
 800a614:	4630      	mov	r0, r6
 800a616:	f7fc fedb 	bl	80073d0 <_printf_float>
 800a61a:	4607      	mov	r7, r0
 800a61c:	1c78      	adds	r0, r7, #1
 800a61e:	d1d6      	bne.n	800a5ce <_vfiprintf_r+0x19a>
 800a620:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a622:	07d9      	lsls	r1, r3, #31
 800a624:	d405      	bmi.n	800a632 <_vfiprintf_r+0x1fe>
 800a626:	89ab      	ldrh	r3, [r5, #12]
 800a628:	059a      	lsls	r2, r3, #22
 800a62a:	d402      	bmi.n	800a632 <_vfiprintf_r+0x1fe>
 800a62c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a62e:	f7fd fca7 	bl	8007f80 <__retarget_lock_release_recursive>
 800a632:	89ab      	ldrh	r3, [r5, #12]
 800a634:	065b      	lsls	r3, r3, #25
 800a636:	f53f af1f 	bmi.w	800a478 <_vfiprintf_r+0x44>
 800a63a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a63c:	e71e      	b.n	800a47c <_vfiprintf_r+0x48>
 800a63e:	ab03      	add	r3, sp, #12
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	462a      	mov	r2, r5
 800a644:	4b05      	ldr	r3, [pc, #20]	@ (800a65c <_vfiprintf_r+0x228>)
 800a646:	a904      	add	r1, sp, #16
 800a648:	4630      	mov	r0, r6
 800a64a:	f7fd f959 	bl	8007900 <_printf_i>
 800a64e:	e7e4      	b.n	800a61a <_vfiprintf_r+0x1e6>
 800a650:	0800abac 	.word	0x0800abac
 800a654:	0800abb6 	.word	0x0800abb6
 800a658:	080073d1 	.word	0x080073d1
 800a65c:	0800a411 	.word	0x0800a411
 800a660:	0800abb2 	.word	0x0800abb2

0800a664 <__swbuf_r>:
 800a664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a666:	460e      	mov	r6, r1
 800a668:	4614      	mov	r4, r2
 800a66a:	4605      	mov	r5, r0
 800a66c:	b118      	cbz	r0, 800a676 <__swbuf_r+0x12>
 800a66e:	6a03      	ldr	r3, [r0, #32]
 800a670:	b90b      	cbnz	r3, 800a676 <__swbuf_r+0x12>
 800a672:	f7fd faef 	bl	8007c54 <__sinit>
 800a676:	69a3      	ldr	r3, [r4, #24]
 800a678:	60a3      	str	r3, [r4, #8]
 800a67a:	89a3      	ldrh	r3, [r4, #12]
 800a67c:	071a      	lsls	r2, r3, #28
 800a67e:	d501      	bpl.n	800a684 <__swbuf_r+0x20>
 800a680:	6923      	ldr	r3, [r4, #16]
 800a682:	b943      	cbnz	r3, 800a696 <__swbuf_r+0x32>
 800a684:	4621      	mov	r1, r4
 800a686:	4628      	mov	r0, r5
 800a688:	f000 f82a 	bl	800a6e0 <__swsetup_r>
 800a68c:	b118      	cbz	r0, 800a696 <__swbuf_r+0x32>
 800a68e:	f04f 37ff 	mov.w	r7, #4294967295
 800a692:	4638      	mov	r0, r7
 800a694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a696:	6823      	ldr	r3, [r4, #0]
 800a698:	6922      	ldr	r2, [r4, #16]
 800a69a:	1a98      	subs	r0, r3, r2
 800a69c:	6963      	ldr	r3, [r4, #20]
 800a69e:	b2f6      	uxtb	r6, r6
 800a6a0:	4283      	cmp	r3, r0
 800a6a2:	4637      	mov	r7, r6
 800a6a4:	dc05      	bgt.n	800a6b2 <__swbuf_r+0x4e>
 800a6a6:	4621      	mov	r1, r4
 800a6a8:	4628      	mov	r0, r5
 800a6aa:	f7ff fc39 	bl	8009f20 <_fflush_r>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	d1ed      	bne.n	800a68e <__swbuf_r+0x2a>
 800a6b2:	68a3      	ldr	r3, [r4, #8]
 800a6b4:	3b01      	subs	r3, #1
 800a6b6:	60a3      	str	r3, [r4, #8]
 800a6b8:	6823      	ldr	r3, [r4, #0]
 800a6ba:	1c5a      	adds	r2, r3, #1
 800a6bc:	6022      	str	r2, [r4, #0]
 800a6be:	701e      	strb	r6, [r3, #0]
 800a6c0:	6962      	ldr	r2, [r4, #20]
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d004      	beq.n	800a6d2 <__swbuf_r+0x6e>
 800a6c8:	89a3      	ldrh	r3, [r4, #12]
 800a6ca:	07db      	lsls	r3, r3, #31
 800a6cc:	d5e1      	bpl.n	800a692 <__swbuf_r+0x2e>
 800a6ce:	2e0a      	cmp	r6, #10
 800a6d0:	d1df      	bne.n	800a692 <__swbuf_r+0x2e>
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	f7ff fc23 	bl	8009f20 <_fflush_r>
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	d0d9      	beq.n	800a692 <__swbuf_r+0x2e>
 800a6de:	e7d6      	b.n	800a68e <__swbuf_r+0x2a>

0800a6e0 <__swsetup_r>:
 800a6e0:	b538      	push	{r3, r4, r5, lr}
 800a6e2:	4b29      	ldr	r3, [pc, #164]	@ (800a788 <__swsetup_r+0xa8>)
 800a6e4:	4605      	mov	r5, r0
 800a6e6:	6818      	ldr	r0, [r3, #0]
 800a6e8:	460c      	mov	r4, r1
 800a6ea:	b118      	cbz	r0, 800a6f4 <__swsetup_r+0x14>
 800a6ec:	6a03      	ldr	r3, [r0, #32]
 800a6ee:	b90b      	cbnz	r3, 800a6f4 <__swsetup_r+0x14>
 800a6f0:	f7fd fab0 	bl	8007c54 <__sinit>
 800a6f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6f8:	0719      	lsls	r1, r3, #28
 800a6fa:	d422      	bmi.n	800a742 <__swsetup_r+0x62>
 800a6fc:	06da      	lsls	r2, r3, #27
 800a6fe:	d407      	bmi.n	800a710 <__swsetup_r+0x30>
 800a700:	2209      	movs	r2, #9
 800a702:	602a      	str	r2, [r5, #0]
 800a704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a708:	81a3      	strh	r3, [r4, #12]
 800a70a:	f04f 30ff 	mov.w	r0, #4294967295
 800a70e:	e033      	b.n	800a778 <__swsetup_r+0x98>
 800a710:	0758      	lsls	r0, r3, #29
 800a712:	d512      	bpl.n	800a73a <__swsetup_r+0x5a>
 800a714:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a716:	b141      	cbz	r1, 800a72a <__swsetup_r+0x4a>
 800a718:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a71c:	4299      	cmp	r1, r3
 800a71e:	d002      	beq.n	800a726 <__swsetup_r+0x46>
 800a720:	4628      	mov	r0, r5
 800a722:	f7fe fa89 	bl	8008c38 <_free_r>
 800a726:	2300      	movs	r3, #0
 800a728:	6363      	str	r3, [r4, #52]	@ 0x34
 800a72a:	89a3      	ldrh	r3, [r4, #12]
 800a72c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a730:	81a3      	strh	r3, [r4, #12]
 800a732:	2300      	movs	r3, #0
 800a734:	6063      	str	r3, [r4, #4]
 800a736:	6923      	ldr	r3, [r4, #16]
 800a738:	6023      	str	r3, [r4, #0]
 800a73a:	89a3      	ldrh	r3, [r4, #12]
 800a73c:	f043 0308 	orr.w	r3, r3, #8
 800a740:	81a3      	strh	r3, [r4, #12]
 800a742:	6923      	ldr	r3, [r4, #16]
 800a744:	b94b      	cbnz	r3, 800a75a <__swsetup_r+0x7a>
 800a746:	89a3      	ldrh	r3, [r4, #12]
 800a748:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a74c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a750:	d003      	beq.n	800a75a <__swsetup_r+0x7a>
 800a752:	4621      	mov	r1, r4
 800a754:	4628      	mov	r0, r5
 800a756:	f000 f883 	bl	800a860 <__smakebuf_r>
 800a75a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a75e:	f013 0201 	ands.w	r2, r3, #1
 800a762:	d00a      	beq.n	800a77a <__swsetup_r+0x9a>
 800a764:	2200      	movs	r2, #0
 800a766:	60a2      	str	r2, [r4, #8]
 800a768:	6962      	ldr	r2, [r4, #20]
 800a76a:	4252      	negs	r2, r2
 800a76c:	61a2      	str	r2, [r4, #24]
 800a76e:	6922      	ldr	r2, [r4, #16]
 800a770:	b942      	cbnz	r2, 800a784 <__swsetup_r+0xa4>
 800a772:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a776:	d1c5      	bne.n	800a704 <__swsetup_r+0x24>
 800a778:	bd38      	pop	{r3, r4, r5, pc}
 800a77a:	0799      	lsls	r1, r3, #30
 800a77c:	bf58      	it	pl
 800a77e:	6962      	ldrpl	r2, [r4, #20]
 800a780:	60a2      	str	r2, [r4, #8]
 800a782:	e7f4      	b.n	800a76e <__swsetup_r+0x8e>
 800a784:	2000      	movs	r0, #0
 800a786:	e7f7      	b.n	800a778 <__swsetup_r+0x98>
 800a788:	20000030 	.word	0x20000030

0800a78c <_raise_r>:
 800a78c:	291f      	cmp	r1, #31
 800a78e:	b538      	push	{r3, r4, r5, lr}
 800a790:	4605      	mov	r5, r0
 800a792:	460c      	mov	r4, r1
 800a794:	d904      	bls.n	800a7a0 <_raise_r+0x14>
 800a796:	2316      	movs	r3, #22
 800a798:	6003      	str	r3, [r0, #0]
 800a79a:	f04f 30ff 	mov.w	r0, #4294967295
 800a79e:	bd38      	pop	{r3, r4, r5, pc}
 800a7a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a7a2:	b112      	cbz	r2, 800a7aa <_raise_r+0x1e>
 800a7a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7a8:	b94b      	cbnz	r3, 800a7be <_raise_r+0x32>
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	f000 f830 	bl	800a810 <_getpid_r>
 800a7b0:	4622      	mov	r2, r4
 800a7b2:	4601      	mov	r1, r0
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7ba:	f000 b817 	b.w	800a7ec <_kill_r>
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d00a      	beq.n	800a7d8 <_raise_r+0x4c>
 800a7c2:	1c59      	adds	r1, r3, #1
 800a7c4:	d103      	bne.n	800a7ce <_raise_r+0x42>
 800a7c6:	2316      	movs	r3, #22
 800a7c8:	6003      	str	r3, [r0, #0]
 800a7ca:	2001      	movs	r0, #1
 800a7cc:	e7e7      	b.n	800a79e <_raise_r+0x12>
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	4798      	blx	r3
 800a7d8:	2000      	movs	r0, #0
 800a7da:	e7e0      	b.n	800a79e <_raise_r+0x12>

0800a7dc <raise>:
 800a7dc:	4b02      	ldr	r3, [pc, #8]	@ (800a7e8 <raise+0xc>)
 800a7de:	4601      	mov	r1, r0
 800a7e0:	6818      	ldr	r0, [r3, #0]
 800a7e2:	f7ff bfd3 	b.w	800a78c <_raise_r>
 800a7e6:	bf00      	nop
 800a7e8:	20000030 	.word	0x20000030

0800a7ec <_kill_r>:
 800a7ec:	b538      	push	{r3, r4, r5, lr}
 800a7ee:	4d07      	ldr	r5, [pc, #28]	@ (800a80c <_kill_r+0x20>)
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	4608      	mov	r0, r1
 800a7f6:	4611      	mov	r1, r2
 800a7f8:	602b      	str	r3, [r5, #0]
 800a7fa:	f7f7 f969 	bl	8001ad0 <_kill>
 800a7fe:	1c43      	adds	r3, r0, #1
 800a800:	d102      	bne.n	800a808 <_kill_r+0x1c>
 800a802:	682b      	ldr	r3, [r5, #0]
 800a804:	b103      	cbz	r3, 800a808 <_kill_r+0x1c>
 800a806:	6023      	str	r3, [r4, #0]
 800a808:	bd38      	pop	{r3, r4, r5, pc}
 800a80a:	bf00      	nop
 800a80c:	20000ae4 	.word	0x20000ae4

0800a810 <_getpid_r>:
 800a810:	f7f7 b956 	b.w	8001ac0 <_getpid>

0800a814 <__swhatbuf_r>:
 800a814:	b570      	push	{r4, r5, r6, lr}
 800a816:	460c      	mov	r4, r1
 800a818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a81c:	2900      	cmp	r1, #0
 800a81e:	b096      	sub	sp, #88	@ 0x58
 800a820:	4615      	mov	r5, r2
 800a822:	461e      	mov	r6, r3
 800a824:	da0d      	bge.n	800a842 <__swhatbuf_r+0x2e>
 800a826:	89a3      	ldrh	r3, [r4, #12]
 800a828:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a82c:	f04f 0100 	mov.w	r1, #0
 800a830:	bf14      	ite	ne
 800a832:	2340      	movne	r3, #64	@ 0x40
 800a834:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a838:	2000      	movs	r0, #0
 800a83a:	6031      	str	r1, [r6, #0]
 800a83c:	602b      	str	r3, [r5, #0]
 800a83e:	b016      	add	sp, #88	@ 0x58
 800a840:	bd70      	pop	{r4, r5, r6, pc}
 800a842:	466a      	mov	r2, sp
 800a844:	f000 f848 	bl	800a8d8 <_fstat_r>
 800a848:	2800      	cmp	r0, #0
 800a84a:	dbec      	blt.n	800a826 <__swhatbuf_r+0x12>
 800a84c:	9901      	ldr	r1, [sp, #4]
 800a84e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a852:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a856:	4259      	negs	r1, r3
 800a858:	4159      	adcs	r1, r3
 800a85a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a85e:	e7eb      	b.n	800a838 <__swhatbuf_r+0x24>

0800a860 <__smakebuf_r>:
 800a860:	898b      	ldrh	r3, [r1, #12]
 800a862:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a864:	079d      	lsls	r5, r3, #30
 800a866:	4606      	mov	r6, r0
 800a868:	460c      	mov	r4, r1
 800a86a:	d507      	bpl.n	800a87c <__smakebuf_r+0x1c>
 800a86c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a870:	6023      	str	r3, [r4, #0]
 800a872:	6123      	str	r3, [r4, #16]
 800a874:	2301      	movs	r3, #1
 800a876:	6163      	str	r3, [r4, #20]
 800a878:	b003      	add	sp, #12
 800a87a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a87c:	ab01      	add	r3, sp, #4
 800a87e:	466a      	mov	r2, sp
 800a880:	f7ff ffc8 	bl	800a814 <__swhatbuf_r>
 800a884:	9f00      	ldr	r7, [sp, #0]
 800a886:	4605      	mov	r5, r0
 800a888:	4639      	mov	r1, r7
 800a88a:	4630      	mov	r0, r6
 800a88c:	f7fe fa48 	bl	8008d20 <_malloc_r>
 800a890:	b948      	cbnz	r0, 800a8a6 <__smakebuf_r+0x46>
 800a892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a896:	059a      	lsls	r2, r3, #22
 800a898:	d4ee      	bmi.n	800a878 <__smakebuf_r+0x18>
 800a89a:	f023 0303 	bic.w	r3, r3, #3
 800a89e:	f043 0302 	orr.w	r3, r3, #2
 800a8a2:	81a3      	strh	r3, [r4, #12]
 800a8a4:	e7e2      	b.n	800a86c <__smakebuf_r+0xc>
 800a8a6:	89a3      	ldrh	r3, [r4, #12]
 800a8a8:	6020      	str	r0, [r4, #0]
 800a8aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8ae:	81a3      	strh	r3, [r4, #12]
 800a8b0:	9b01      	ldr	r3, [sp, #4]
 800a8b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a8b6:	b15b      	cbz	r3, 800a8d0 <__smakebuf_r+0x70>
 800a8b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8bc:	4630      	mov	r0, r6
 800a8be:	f000 f81d 	bl	800a8fc <_isatty_r>
 800a8c2:	b128      	cbz	r0, 800a8d0 <__smakebuf_r+0x70>
 800a8c4:	89a3      	ldrh	r3, [r4, #12]
 800a8c6:	f023 0303 	bic.w	r3, r3, #3
 800a8ca:	f043 0301 	orr.w	r3, r3, #1
 800a8ce:	81a3      	strh	r3, [r4, #12]
 800a8d0:	89a3      	ldrh	r3, [r4, #12]
 800a8d2:	431d      	orrs	r5, r3
 800a8d4:	81a5      	strh	r5, [r4, #12]
 800a8d6:	e7cf      	b.n	800a878 <__smakebuf_r+0x18>

0800a8d8 <_fstat_r>:
 800a8d8:	b538      	push	{r3, r4, r5, lr}
 800a8da:	4d07      	ldr	r5, [pc, #28]	@ (800a8f8 <_fstat_r+0x20>)
 800a8dc:	2300      	movs	r3, #0
 800a8de:	4604      	mov	r4, r0
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	4611      	mov	r1, r2
 800a8e4:	602b      	str	r3, [r5, #0]
 800a8e6:	f7f7 f953 	bl	8001b90 <_fstat>
 800a8ea:	1c43      	adds	r3, r0, #1
 800a8ec:	d102      	bne.n	800a8f4 <_fstat_r+0x1c>
 800a8ee:	682b      	ldr	r3, [r5, #0]
 800a8f0:	b103      	cbz	r3, 800a8f4 <_fstat_r+0x1c>
 800a8f2:	6023      	str	r3, [r4, #0]
 800a8f4:	bd38      	pop	{r3, r4, r5, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20000ae4 	.word	0x20000ae4

0800a8fc <_isatty_r>:
 800a8fc:	b538      	push	{r3, r4, r5, lr}
 800a8fe:	4d06      	ldr	r5, [pc, #24]	@ (800a918 <_isatty_r+0x1c>)
 800a900:	2300      	movs	r3, #0
 800a902:	4604      	mov	r4, r0
 800a904:	4608      	mov	r0, r1
 800a906:	602b      	str	r3, [r5, #0]
 800a908:	f7f7 f952 	bl	8001bb0 <_isatty>
 800a90c:	1c43      	adds	r3, r0, #1
 800a90e:	d102      	bne.n	800a916 <_isatty_r+0x1a>
 800a910:	682b      	ldr	r3, [r5, #0]
 800a912:	b103      	cbz	r3, 800a916 <_isatty_r+0x1a>
 800a914:	6023      	str	r3, [r4, #0]
 800a916:	bd38      	pop	{r3, r4, r5, pc}
 800a918:	20000ae4 	.word	0x20000ae4

0800a91c <_init>:
 800a91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a91e:	bf00      	nop
 800a920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a922:	bc08      	pop	{r3}
 800a924:	469e      	mov	lr, r3
 800a926:	4770      	bx	lr

0800a928 <_fini>:
 800a928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92a:	bf00      	nop
 800a92c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a92e:	bc08      	pop	{r3}
 800a930:	469e      	mov	lr, r3
 800a932:	4770      	bx	lr
