// Seed: 3545162540
module module_0;
  tri1 id_1;
  assign id_2 = 'b0;
  tri1 id_4;
  wire id_5;
  for (id_6 = -1; 1 + id_6; id_2 = 1) assign id_1 = 1 || id_2;
  wire id_7 = 1, id_8, id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  id_3 :
  assert property (@(posedge 1'b0) id_2) if (1) $display(id_1 & 1, 1, -1, "", id_3 & -1'h0);
  uwire id_4 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_5;
  initial id_3 <= id_4 | 1;
endmodule
