{"airen a novel integration of on chip and off chip fpga networks": {"filter": "Header Section", "author": ["Andrew G. Schmidt", "William V. Kritikos", "Rahul R. Sharma", "Ron Sass"]}, "efficient mapping of hardware tasks on reconfigurable computers using libraries of architecture variants": {"filter": "Header Section", "author": ["Miaoqing Huang", "Vikram K. Narayana", "Tarek A. El-Ghazawi"]}, "exploiting matrix symmetry to improve fpga accelerated conjugate gradient": {"filter": "Header Section", "author": ["Jason D. Bakos", "Krishna K. Nagar"]}, "accelerating the gauss seidel power flow solver on a high performance reconfigurable computer": {"filter": "Header Section", "author": ["Jong-Ho Byun", "Arun Ravindran", "Arindam Mukherjee", "Bharat Joshi", "David Chassin"]}, "in situ fpga debug driven by on board microcontroller": {"filter": "Header Section", "author": ["Zachary K. Baker", "Joshua S. Monson"]}, "fpga floating point datapath compiler": {"filter": "Header Section", "author": ["Martin Langhammer", "Tom VanCourt"]}, "optimal placement aware trace based scheduling of hardware reconfigurations for fpga accelerators": {"filter": "Header Section", "author": ["Joon Edward Sim", "Weng-Fai Wong", "Jurgen Teich"]}, "a packet generator on the netfpga platform": {"filter": "Header Section", "author": ["G. Adam Covington", "Glen Gibb", "John W. Lockwood", "Nick McKeown"]}, "a parameterized stereo vision core for fpgas": {"filter": "Header Section", "author": ["Stephen Longfield Jr.", "Mark L. Chang"]}, "acceleration and energy efficiency of a geometric algebra computation using reconfigurable computers and gpus": {"filter": "Header Section", "author": ["Holger Lange", "Florian Stock", "Andreas Koch", "Dietmar Hildenbrand"]}, "imorc application mapping monitoring and optimization for high performance reconfigurable computing": {"filter": "Header Section", "author": ["Tobias Schumacher", "Christian Plessl", "Marco Platzner"]}, "an fpga implementation for solving least square problem": {"filter": "Header Section", "author": ["Depeng Yang", "Gregory D. Peterson", "Husheng Li", "Junqing Sun"]}, "shared memory cache organizations for reconfigurable computing systems": {"filter": "Header Section", "author": ["Philip Garcia", "Katherine Compton"]}, "employment of reduced precision redundancy for fault tolerant fpga applications": {"filter": "Header Section", "author": ["Margaret A. Sullivan", "Herschel H. Loomis Jr.", "Alan A. Ross"]}, "high end reconfigurable systems for fast windows  password cracking": {"filter": "Header Section", "author": ["Kostas Theocharoulis", "Charalampos Manifavas", "Ioannis Papaefstathiou"]}, "fpga implementation of a single precision floating point multiply accumulator with single cycle accumulation": {"filter": "Header Section", "author": ["Arun Paidimarri", "Alessandro Cevrero", "Philip Brisk", "Paolo Ienne"]}, "evaluation of static analysis techniques for fixed point precision optimization": {"filter": "Header Section", "author": ["Jason Cong", "Karthik Gururaj", "Bin Liu", "Chunyue Liu", "Zhiru Zhang", "Sheng Zhou", "Yi Zou"]}, "minimizing internal fragmentation by fine grained two dimensional module placement for runtime reconfiguralble systems": {"filter": "Header Section", "author": ["Dirk Koch", "Christian Beckhoff", "Jurgen Teich"]}, "exploiting partially reconfigurable fpgas for situation based reconfiguration in wireless sensor networks": {"filter": "Header Section", "author": ["Rafael Garcia", "Ann Gordon-Ross", "Alan D. George"]}, "design exploration for fpga based multiprocessor architecture jpeg encoding case study": {"filter": "Header Section", "author": ["Jason Wu", "John W. Williams", "Neil W. Bergmann", "Peter Sutton"]}, "application experiments mppa and fpga": {"filter": "Header Section", "author": ["Philip Top", "Maya Gokhale"]}, "fpga implementation of the interior point algorithm with applications to collision detection": {"filter": "Header Section", "author": ["Chih-Hung Wu", "Seda Ogrenci Memik", "Sanjay Mehrotra"]}}