---
info:
  name: 
  description: 
  repo: STARS-Design-Track-2024/Project_Template.git
  owner: Purdue University
  license: APACHE 2.0
  author: 
  email: 
  version: v1.0.0
  date: 07-05-2024
  category: digital
  tags:
    - team04
  bus:
    - wb
  type: soft
  status: verified
  qualification: N/A
  cell_count: N/A
  width: 0.0
  height: 0.0
  technology: N/A
  clock_freq_mhz: 10
  digital_supply_voltage: n/a
  analog_supply_voltage: n/a

ports:
  - name: en
    width: 1
    direction: input
    description: Enables or disables team design
  - name: mem_adr_start
    width: 32
    direction: input
    description: Start Address
  - name: memory_size
    width: 32
    direction: input
    description: size of memory

external_interface:
  - name: la_data_in
    port: la_data_in
    width: 32
    direction: input
    description: Inputs from the Logic Analyzer
  - name: la_data_out
    port: la_data_out
    width: 32
    direction: output
    description: Outputs from the Logic Analyzer
  - name: la_oenb
    port: la_oenb
    width: 32
    direction: input
    description: Output Enable from the Logic Analyzer
  - name: gpio_in
    port: gpio_in
    width: 34
    direction: input
    description: Inputs from GPIO
  - name: gpio_out
    port: gpio_out
    width: 34
    direction: output
    description: Outputs to GPIO
  - name: gpio_oeb
    port: gpio_oeb
    width: 34
    direction: output
    description: Output enables to GPIO
  - name: ADR_O
    port: ADR_O
    width: 32
    direction: output
    description: Address Output to WB
  - name: DAT_O
    port: DAT_O
    width: 32
    direction: output
    description: Data Output to WB
  - name: SEL_O
    port: SEL_O
    width: 4
    direction: output
    description: size selection Output to WB
  - name: WE_O
    port: WE_O
    width: 1
    direction: output
    description: Output to WB
  - name: STB_O
    port: STB_O
    width: 1
    direction: output
    description: Output to WB
  - name: CYC_O
    port: CYC_O
    width: 1
    direction: output
    description: Output to WB
  - name: DAT_I
    port: DAT_I
    width: 32
    direction: input
    description: Input to WB
  - name: ACK_I
    port: ACK_I
    width: 1
    direction: input
    description: Input to WB
    


clock:
  name: clk

reset:
  name: nrst
  level: 0

registers:
  - name: EN_VAL
    size: 1
    mode: w
    fifo: false
    offset: 0
    bit_access: false
    write_port: en
    description: Enables or disables team design
  - name: ADDR_START_VAL
    size: 32
    mode: w
    fifo: false
    offset: 4
    bit_access: false
    write_port: mem_adr_start
    description: start address value
  - name: MEM_SIZE_REG
    size: 32
    mode: w
    fifo: false
    offset: 8
    bit_access: false
    write_port: memory_size
    description: size of memory