{"Source Block": ["hdl/library/data_offload/data_offload_regmap.v@390:420@HdlStmIf", "\n  always @(posedge dst_clk) begin\n    dst_sw_resetn <= dst_sw_resetn_s;\n  end\n\n  generate if (TX_OR_RXN_PATH == 0) begin\n    sync_event #(\n      .NUM_OF_EVENTS (1),\n      .ASYNC_CLK (1))\n    i_wr_overflow_sync (\n      .in_clk (src_clk),\n      .in_event (src_overflow),\n      .out_clk (up_clk),\n      .out_event (up_src_overflow_set_s)\n    );\n    assign up_dst_underflow_set_s = 1'b0;\n  end else begin\n    sync_event #(\n      .NUM_OF_EVENTS (1),\n      .ASYNC_CLK (1))\n    i_rd_underflow_sync (\n      .in_clk (dst_clk),\n      .in_event (dst_underflow),\n      .out_clk (up_clk),\n      .out_event (up_dst_underflow_set_s)\n    );\n    assign up_src_overflow_set_s = 1'b0;\n  end\n  endgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[398, "      .ASYNC_CLK (1))\n"], [399, "    i_wr_overflow_sync (\n"], [403, "      .out_event (up_src_overflow_set_s)\n"], [404, "    );\n"], [409, "      .ASYNC_CLK (1))\n"], [410, "    i_rd_underflow_sync (\n"], [414, "      .out_event (up_dst_underflow_set_s)\n"], [415, "    );\n"]], "Add": [[399, "      .ASYNC_CLK (1)\n"], [399, "    ) i_wr_overflow_sync (\n"], [404, "      .out_event (up_src_overflow_set_s));\n"], [410, "      .ASYNC_CLK (1)\n"], [410, "    ) i_rd_underflow_sync (\n"], [415, "      .out_event (up_dst_underflow_set_s));\n"]]}}