Generated by: lqns, version 5.11
Copyright the Real-Time and Distributed Systems Group,
Department of Systems and Computer Engineering
Carleton University, Ottawa, Ontario, Canada. K1S 5B6

Invoked as: lqns --pragma=mva=schweitzer --pragma=multiserver=rolia --pragma=interlocking=none --output=/media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A18_case21/random_10_hem/delay.out /media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A18_case21/random_10_hem/delay.lqn
Input:  /media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A18_case21/random_10_hem/delay.lqn
Sun Nov  4 07:02:22 2018


Convergence test value: 9.44771e-05
Number of iterations:   15

Pragmas:
    interlocking=none
    multiserver=rolia
    mva=schweitzer

Solver: computer1 Linux 4.13.0-32-generic
    User:        0:00:00.03
    System:      0:00:00.00
    Elapsed:     0:00:00.02
    MaxRSS:     5332

    Submodels:  10
    MVA Core():          150
    MVA Step():         1286
    MVA Wait():       766447

Processor identifiers and scheduling algorithms:

Processor Name  Type    Copies  Scheduling Rate
c00             Inf       1     DELAY
delayP          Inf       1     DELAY
NF5280M4_6_576  Mult(3)   1     PS 0.676643
NF5280M4_6_577  Uni       1     PS 0.676643
NF5280M4_6_578  Mult(2)   1     PS 0.676643
NF5280M4_6_579  Mult(3)   1     PS 0.676643
NF5280M4_6_580  Mult(3)   1     PS 0.676643
NF5280M4_6_581  Mult(2)   1     PS 0.676643
NF5280M4_6_582  Mult(3)   1     PS 0.676643
NF5280M4_6_583  Mult(2)   1     PS 0.676643
NF5280M4_6_584  Uni       1     PS 0.676643
NF5280M4_6_585  Mult(3)   1     PS 0.676643
NF5280M4_6_586  Mult(2)   1     PS 0.676643
NF5280M4_6_587  Mult(3)   1     PS 0.676643
NF5280M4_6_588  Mult(3)   1     PS 0.676643
NF5280M4_6_589  Mult(2)   1     PS 0.676643
NF5280M4_6_590  Mult(3)   1     PS 0.676643
NF5280M4_6_591  Uni       1     PS 0.676643
NF5280M4_6_592  Mult(2)   1     PS 0.676643
NF5280M4_6_593  Mult(3)   1     PS 0.676643
NF5280M4_6_594  Mult(3)   1     PS 0.676643
NF5280M4_6_595  Mult(4)   1     PS 0.676643
NF5280M4_6_596  Uni       1     PS 0.676643
NF5280M4_6_597  Mult(2)   1     PS 0.676643
NF5280M4_6_598  Uni       1     PS 0.676643
NF5280M4_6_599  Mult(3)   1     PS 0.676643
NF5280M4_6_600  Mult(2)   1     PS 0.676643


Task information:

Task Name       Type    Copies  Processor Name  Pri Entry List
c00             Ref(67)   1     c00                c00             
t16_2           Mult(67)  1     NF5280M4_6_576     t16_2           
t00             Mult(67)  1     NF5280M4_6_577     t00             
t01             Mult(67)  1     NF5280M4_6_578     t01             
t16_4           Mult(67)  1     NF5280M4_6_579     t16_4           
t16_5           Mult(67)  1     NF5280M4_6_580     t16_5           
t11             Mult(67)  1     NF5280M4_6_581     t11             
t13_2           Mult(67)  1     NF5280M4_6_582     t13_2           
t09             Mult(67)  1     NF5280M4_6_583     t09             
t07             Mult(67)  1     NF5280M4_6_584     t07             
t16_7           Mult(67)  1     NF5280M4_6_585     t16_7           
t02             Mult(67)  1     NF5280M4_6_586     t02             
t10             Mult(67)  1     NF5280M4_6_587     t10             
t16_3           Mult(67)  1     NF5280M4_6_588     t16_3           
t05             Mult(67)  1     NF5280M4_6_589     t05             
t16_6           Mult(67)  1     NF5280M4_6_590     t16_6           
t04             Mult(67)  1     NF5280M4_6_591     t04             
t13_1           Mult(67)  1     NF5280M4_6_592     t13_1           
t15             Mult(67)  1     NF5280M4_6_593     t15             
t12             Mult(67)  1     NF5280M4_6_594     t12             
t17             Mult(67)  1     NF5280M4_6_595     t17             
t08             Mult(67)  1     NF5280M4_6_596     t08             
t03             Mult(67)  1     NF5280M4_6_597     t03             
t06             Mult(67)  1     NF5280M4_6_598     t06             
t16_1           Mult(67)  1     NF5280M4_6_599     t16_1           
t14             Mult(67)  1     NF5280M4_6_600     t14             
delay_c00_t16_7 Inf       1     delayP             delay_c00_t16_7 
delay_c00_t16_3 Inf       1     delayP             delay_c00_t16_3 
delay_c00_t01   Inf       1     delayP             delay_c00_t01   
delay_c00_t16_2 Inf       1     delayP             delay_c00_t16_2 
delay_c00_t16_4 Inf       1     delayP             delay_c00_t16_4 
delay_c00_t16_6 Inf       1     delayP             delay_c00_t16_6 
delay_c00_t16_1 Inf       1     delayP             delay_c00_t16_1 
delay_c00_t16_5 Inf       1     delayP             delay_c00_t16_5 
delay_c00_t00   Inf       1     delayP             delay_c00_t00   


Entry execution demands:

Task Name       Entry Name      Phase 1     
c00             c00             0           
t16_2           t16_2           2.34577     
t00             t00             0.671434    
t01             t01             1.8756      
t16_4           t16_4           2.34577     
t16_5           t16_5           2.34577     
t11             t11             1.17447     
t13_2           t13_2           1.5671      
t09             t09             1.87743     
t07             t07             0.732765    
t16_7           t16_7           2.34577     
t02             t02             1.21832     
t10             t10             1.2019      
t16_3           t16_3           2.34577     
t05             t05             1.98337     
t16_6           t16_6           2.34577     
t04             t04             0.860489    
t13_1           t13_1           1.5671      
t15             t15             1.11884     
t12             t12             1.82991     
t17             t17             3.14307     
t08             t08             0.49224     
t03             t03             1.19343     
t06             t06             0.479055    
t16_1           t16_1           2.34577     
t14             t14             0.0882419   
delay_c00_t16_7 delay_c00_t16_7 250         
delay_c00_t16_3 delay_c00_t16_3 250         
delay_c00_t01   delay_c00_t01   250         
delay_c00_t16_2 delay_c00_t16_2 250         
delay_c00_t16_4 delay_c00_t16_4 250         
delay_c00_t16_6 delay_c00_t16_6 250         
delay_c00_t16_1 delay_c00_t16_1 250         
delay_c00_t16_5 delay_c00_t16_5 250         
delay_c00_t00   delay_c00_t00   250         


Mean number of rendezvous from entry to entry:

Task Name       Source Entry    Target Entry    Phase 1     
c00             c00             delay_c00_t16_7 0.379581    
                c00             delay_c00_t16_3 0.379581    
                c00             delay_c00_t01   0.346522    
                c00             delay_c00_t16_2 0.379581    
                c00             delay_c00_t16_4 0.379581    
                c00             delay_c00_t16_6 0.379581    
                c00             delay_c00_t16_1 0.379581    
                c00             delay_c00_t16_5 0.379581    
                c00             delay_c00_t00   0.526905    
t01             t01             t02             2.23537     
                t01             t04             0.403282    
                t01             t03             1.29511     
t13_2           t13_2           t16_2           0.368563    
                t13_2           t16_4           0.368563    
                t13_2           t16_5           0.368563    
                t13_2           t16_7           0.368563    
                t13_2           t16_3           0.368563    
                t13_2           t16_6           0.368563    
                t13_2           t16_1           0.368563    
                t13_2           t14             2.36142     
t09             t09             t11             1.26187     
                t09             t10             2.81609     
t07             t07             t08             4.40968     
t10             t10             t13_2           1.09323     
                t10             t13_1           1.09323     
                t10             t12             0.509145    
t04             t04             t07             1.25491     
t13_1           t13_1           t16_2           0.368563    
                t13_1           t16_4           0.368563    
                t13_1           t16_5           0.368563    
                t13_1           t16_7           0.368563    
                t13_1           t16_3           0.368563    
                t13_1           t16_6           0.368563    
                t13_1           t16_1           0.368563    
                t13_1           t14             2.36142     
t12             t12             t15             3.55261     
                t12             t17             0.387297    
t08             t08             t09             1.5816      
t03             t03             t05             1.29795     
                t03             t06             0.15801     
delay_c00_t16_7 delay_c00_t16_7 t16_7           1           
delay_c00_t16_3 delay_c00_t16_3 t16_3           1           
delay_c00_t01   delay_c00_t01   t01             1           
delay_c00_t16_2 delay_c00_t16_2 t16_2           1           
delay_c00_t16_4 delay_c00_t16_4 t16_4           1           
delay_c00_t16_6 delay_c00_t16_6 t16_6           1           
delay_c00_t16_1 delay_c00_t16_1 t16_1           1           
delay_c00_t16_5 delay_c00_t16_5 t16_5           1           
delay_c00_t00   delay_c00_t00   t00             1           


Phase type flags:
All phases are stochastic.


Squared coefficient of variation of execution segments:
All executable segments are exponential.


Open arrival rates per entry:
All open arrival rates are 0.


Type 1 throughput bounds: 

Task Name       Entry Name      Throughput  
c00             c00             0.0659644   
t16_2           t16_2           19.3263     
t00             t00             67.5198     
t01             t01             0.188233    
t16_4           t16_4           19.3263     
t16_5           t16_5           19.3263     
t11             t11             38.6005     
t13_2           t13_2           5.79183     
t09             t09             0.697377    
t07             t07             0.0993554   
t16_7           t16_7           19.3263     
t02             t02             37.2111     
t10             t10             2.07089     
t16_3           t16_3           19.3263     
t05             t05             22.8576     
t16_6           t16_6           19.3263     
t04             t04             0.0790545   
t13_1           t13_1           5.79183     
t15             t15             40.5199     
t12             t12             6.45615     
t17             t17             14.4238     
t08             t08             0.43883     
t03             t03             11.7954     
t06             t06             94.6344     
t16_1           t16_1           19.3263     
t14             t14             513.759     
delay_c00_t16_7 delay_c00_t16_7 0.00394529  
delay_c00_t16_3 delay_c00_t16_3 0.00394529  
delay_c00_t01   delay_c00_t01   0.00165033  
delay_c00_t16_2 delay_c00_t16_2 0.00394529  
delay_c00_t16_4 delay_c00_t16_4 0.00394529  
delay_c00_t16_6 delay_c00_t16_6 0.00394529  
delay_c00_t16_1 delay_c00_t16_1 0.00394529  
delay_c00_t16_5 delay_c00_t16_5 0.00394529  
delay_c00_t00   delay_c00_t00   0.00398419  


Mean delay for a rendezvous:

Task Name       Source Entry    Target Entry    Phase 1     
c00             c00             delay_c00_t16_7 0           
                c00             delay_c00_t16_3 0           
                c00             delay_c00_t01   0.00753235  
                c00             delay_c00_t16_2 0           
                c00             delay_c00_t16_4 0           
                c00             delay_c00_t16_6 0           
                c00             delay_c00_t16_1 0           
                c00             delay_c00_t16_5 0           
                c00             delay_c00_t00   0           
t01             t01             t02             0           
                t01             t04             0           
                t01             t03             0           
t13_2           t13_2           t16_2           0           
                t13_2           t16_4           0           
                t13_2           t16_5           0           
                t13_2           t16_7           0           
                t13_2           t16_3           0           
                t13_2           t16_6           0           
                t13_2           t16_1           0           
                t13_2           t14             0           
t09             t09             t11             0           
                t09             t10             0           
t07             t07             t08             0           
t10             t10             t13_2           0           
                t10             t13_1           0           
                t10             t12             0           
t04             t04             t07             0           
t13_1           t13_1           t16_2           0           
                t13_1           t16_4           0           
                t13_1           t16_5           0           
                t13_1           t16_7           0           
                t13_1           t16_3           0           
                t13_1           t16_6           0           
                t13_1           t16_1           0           
                t13_1           t14             0           
t12             t12             t15             0           
                t12             t17             0           
t08             t08             t09             0           
t03             t03             t05             0           
                t03             t06             0           
delay_c00_t16_7 delay_c00_t16_7 t16_7           0           
delay_c00_t16_3 delay_c00_t16_3 t16_3           0           
delay_c00_t01   delay_c00_t01   t01             0           
delay_c00_t16_2 delay_c00_t16_2 t16_2           0           
delay_c00_t16_4 delay_c00_t16_4 t16_4           0           
delay_c00_t16_6 delay_c00_t16_6 t16_6           0           
delay_c00_t16_1 delay_c00_t16_1 t16_1           0           
delay_c00_t16_5 delay_c00_t16_5 t16_5           0           
delay_c00_t00   delay_c00_t00   t00             0           


Service times:

Task Name       Entry Name      Phase 1     
c00             c00             1014.98     
t16_2           t16_2           3.48538     
t00             t00             1.02723     
t01             t01             353.92      
t16_4           t16_4           3.48538     
t16_5           t16_5           3.48538     
t11             t11             1.73118     
t13_2           t13_2           11.5784     
t09             t09             95.8636     
t07             t07             671.704     
t16_7           t16_7           3.48538     
t02             t02             1.79911     
t10             t10             32.3444     
t16_3           t16_3           3.48538     
t05             t05             2.92932     
t16_6           t16_6           3.48538     
t04             t04             843.392     
t13_1           t13_1           11.6768     
t15             t15             1.65909     
t12             t12             10.3508     
t17             t17             4.62696     
t08             t08             152.225     
t03             t03             5.67262     
t06             t06             0.710307    
t16_1           t16_1           3.48538     
t14             t14             0.13001     
delay_c00_t16_7 delay_c00_t16_7 253.472     
delay_c00_t16_3 delay_c00_t16_3 253.472     
delay_c00_t01   delay_c00_t01   603.748     
delay_c00_t16_2 delay_c00_t16_2 253.472     
delay_c00_t16_4 delay_c00_t16_4 253.472     
delay_c00_t16_6 delay_c00_t16_6 253.472     
delay_c00_t16_1 delay_c00_t16_1 253.472     
delay_c00_t16_5 delay_c00_t16_5 253.472     
delay_c00_t00   delay_c00_t00   251.027     


Service time variance (per phase)
and squared coefficient of variation (over all phases):

Task Name       Entry Name      Phase 1     coeff of var **2
c00             c00             1.2916e+06  1.25377     
t16_2           t16_2           12.0189     0.989382    
t00             t00             0.985883    0.934314    
t01             t01             1.33223e+06 10.6358     
t16_4           t16_4           12.0189     0.989382    
t16_5           t16_5           12.0189     0.989382    
t11             t11             3.01276     1.00527     
t13_2           t13_2           86.7399     0.647031    
t09             t09             14427.1     1.56989     
t07             t07             819941      1.8173      
t16_7           t16_7           12.0189     0.989382    
t02             t02             3.24193     1.00159     
t10             t10             1003.44     0.959164    
t16_3           t16_3           12.0189     0.989382    
t05             t05             8.59189     1.00128     
t16_6           t16_6           12.0189     0.989382    
t04             t04             2.30536e+06 3.241       
t13_1           t13_1           87.3328     0.64052     
t15             t15             2.73413     0.993297    
t12             t12             111.971     1.0451      
t17             t17             21.5769     1.00786     
t08             t08             60496.5     2.61071     
t03             t03             52.4744     1.63073     
t06             t06             0.501252    0.993492    
t16_1           t16_1           12.0189     0.989382    
t14             t14             0.0170071   1.00618     
delay_c00_t16_7 delay_c00_t16_7 64272       1.00037     
delay_c00_t16_3 delay_c00_t16_3 64272       1.00037     
delay_c00_t01   delay_c00_t01   1.82188e+06 4.99814     
delay_c00_t16_2 delay_c00_t16_2 64272       1.00037     
delay_c00_t16_4 delay_c00_t16_4 64272       1.00037     
delay_c00_t16_6 delay_c00_t16_6 64272       1.00037     
delay_c00_t16_1 delay_c00_t16_1 64272       1.00037     
delay_c00_t16_5 delay_c00_t16_5 64272       1.00037     
delay_c00_t00   delay_c00_t00   63016.5     1.00003     


Throughputs and utilizations per phase:

Task Name       Entry Name      Throughput  Phase 1     Total       
c00             c00             0.0660115   67.0001     67.0001
t16_2           t16_2           0.208279    0.725932    0.725932
t00             t00             0.0347818   0.0357287   0.0357287
t01             t01             0.0228745   8.09574     8.09574
t16_4           t16_4           0.208279    0.725932    0.725932
t16_5           t16_5           0.208279    0.725932    0.725932
t11             t11             0.101881    0.176373    0.176373
t13_2           t13_2           0.248563    2.87796     2.87796
t09             t09             0.0807379   7.73982     7.73982
t07             t07             0.0115764   7.77592     7.77592
t16_7           t16_7           0.208279    0.725932    0.725932
t02             t02             0.051133    0.091994    0.091994
t10             t10             0.227365    7.35399     7.35399
t16_3           t16_3           0.208279    0.725932    0.725932
t05             t05             0.0384518   0.112638    0.112638
t16_6           t16_6           0.208279    0.725932    0.725932
t04             t04             0.00922488  7.78019     7.78019
t13_1           t13_1           0.248563    2.90242     2.90242
t15             t15             0.411256    0.682311    0.682311
t12             t12             0.115762    1.19823     1.19823
t17             t17             0.0448342   0.207446    0.207446
t08             t08             0.0510482   7.77081     7.77081
t03             t03             0.029625    0.168051    0.168051
t06             t06             0.00468105  0.00332498  0.00332498
t16_1           t16_1           0.208279    0.725932    0.725932
t14             t14             1.17393     0.152622    0.152622
delay_c00_t16_7 delay_c00_t16_7 0.0250568   6.35118     6.35118
delay_c00_t16_3 delay_c00_t16_3 0.0250568   6.35118     6.35118
delay_c00_t01   delay_c00_t01   0.0228744   13.8104     13.8104
delay_c00_t16_2 delay_c00_t16_2 0.0250568   6.35118     6.35118
delay_c00_t16_4 delay_c00_t16_4 0.0250568   6.35118     6.35118
delay_c00_t16_6 delay_c00_t16_6 0.0250568   6.35118     6.35118
delay_c00_t16_1 delay_c00_t16_1 0.0250568   6.35118     6.35118
delay_c00_t16_5 delay_c00_t16_5 0.0250568   6.35118     6.35118
delay_c00_t00   delay_c00_t00   0.0347818   8.73116     8.73116


Utilization and waiting per phase for processor:  c00

Task Name       Pri n   Entry Name      Utilization Phase 1     
c00             0   67  c00             0           0           


Utilization and waiting per phase for processor:  delayP

Task Name       Pri n   Entry Name      Utilization Phase 1     
delay_c00_t16_7 0   1   delay_c00_t16_7 6.26419     0           
delay_c00_t16_3 0   1   delay_c00_t16_3 6.26419     0           
delay_c00_t01   0   1   delay_c00_t01   5.71861     0           
delay_c00_t16_2 0   1   delay_c00_t16_2 6.26419     0           
delay_c00_t16_4 0   1   delay_c00_t16_4 6.26419     0           
delay_c00_t16_6 0   1   delay_c00_t16_6 6.26419     0           
delay_c00_t16_1 0   1   delay_c00_t16_1 6.26419     0           
delay_c00_t16_5 0   1   delay_c00_t16_5 6.26419     0           
delay_c00_t00   0   1   delay_c00_t00   8.69545     0           
Processor Total:                        58.2634


Utilization and waiting per phase for processor:  NF5280M4_6_576

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_2           0   67  t16_2           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_577

Task Name       Pri n   Entry Name      Utilization Phase 1     
t00             0   67  t00             0.034514    0.0349245   


Utilization and waiting per phase for processor:  NF5280M4_6_578

Task Name       Pri n   Entry Name      Utilization Phase 1     
t01             0   67  t01             0.0634063   0           


Utilization and waiting per phase for processor:  NF5280M4_6_579

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_4           0   67  t16_4           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_580

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_5           0   67  t16_5           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_581

Task Name       Pri n   Entry Name      Utilization Phase 1     
t11             0   67  t11             0.176837    0           


Utilization and waiting per phase for processor:  NF5280M4_6_582

Task Name       Pri n   Entry Name      Utilization Phase 1     
t13_2           0   67  t13_2           0.575671    0           


Utilization and waiting per phase for processor:  NF5280M4_6_583

Task Name       Pri n   Entry Name      Utilization Phase 1     
t09             0   67  t09             0.224017    0.00195411  


Utilization and waiting per phase for processor:  NF5280M4_6_584

Task Name       Pri n   Entry Name      Utilization Phase 1     
t07             0   67  t07             0.0125366   0.0135426   


Utilization and waiting per phase for processor:  NF5280M4_6_585

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_7           0   67  t16_7           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_586

Task Name       Pri n   Entry Name      Utilization Phase 1     
t02             0   67  t02             0.0920669   0           


Utilization and waiting per phase for processor:  NF5280M4_6_587

Task Name       Pri n   Entry Name      Utilization Phase 1     
t10             0   67  t10             0.403862    0           


Utilization and waiting per phase for processor:  NF5280M4_6_588

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_3           0   67  t16_3           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_589

Task Name       Pri n   Entry Name      Utilization Phase 1     
t05             0   67  t05             0.11271     0           


Utilization and waiting per phase for processor:  NF5280M4_6_590

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_6           0   67  t16_6           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_591

Task Name       Pri n   Entry Name      Utilization Phase 1     
t04             0   67  t04             0.0117313   0.0148696   


Utilization and waiting per phase for processor:  NF5280M4_6_592

Task Name       Pri n   Entry Name      Utilization Phase 1     
t13_1           0   67  t13_1           0.575671    0.0980112   


Utilization and waiting per phase for processor:  NF5280M4_6_593

Task Name       Pri n   Entry Name      Utilization Phase 1     
t15             0   67  t15             0.680017    0.00557891  


Utilization and waiting per phase for processor:  NF5280M4_6_594

Task Name       Pri n   Entry Name      Utilization Phase 1     
t12             0   67  t12             0.313066    0           


Utilization and waiting per phase for processor:  NF5280M4_6_595

Task Name       Pri n   Entry Name      Utilization Phase 1     
t17             0   67  t17             0.208259    0           


Utilization and waiting per phase for processor:  NF5280M4_6_596

Task Name       Pri n   Entry Name      Utilization Phase 1     
t08             0   67  t08             0.0371362   0.0276264   


Utilization and waiting per phase for processor:  NF5280M4_6_597

Task Name       Pri n   Entry Name      Utilization Phase 1     
t03             0   67  t03             0.0522512   0           


Utilization and waiting per phase for processor:  NF5280M4_6_598

Task Name       Pri n   Entry Name      Utilization Phase 1     
t06             0   67  t06             0.00331413  0.00231891  


Utilization and waiting per phase for processor:  NF5280M4_6_599

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_1           0   67  t16_1           0.722058    0.0186032   


Utilization and waiting per phase for processor:  NF5280M4_6_600

Task Name       Pri n   Entry Name      Utilization Phase 1     
t14             0   67  t14             0.153093    0           
