#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 23 11:55:31 2023
# Process ID: 22148
# Current directory: /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/vivado.log
# Journal file: /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Wrote  : </home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=250000000.0 
Wrote  : </home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.020 ; gain = 0.113 ; free physical = 4543 ; free virtual = 7538
[Fri Jun 23 11:55:58 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Jun 23 11:55:58 2023] Launched synth_1...
Run output will be captured here: /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Jun 23 11:55:58 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7k160tfbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22613 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.227 ; gain = 201.715 ; free physical = 5964 ; free virtual = 8956
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-22594-dynamatic-VirtualBox/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-22594-dynamatic-VirtualBox/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2049.945 ; gain = 266.434 ; free physical = 5998 ; free virtual = 8990
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2049.945 ; gain = 266.434 ; free physical = 5995 ; free virtual = 8987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2049.945 ; gain = 266.434 ; free physical = 5995 ; free virtual = 8987
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.945 ; gain = 0.000 ; free physical = 5988 ; free virtual = 8980
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Finished Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.762 ; gain = 0.000 ; free physical = 5889 ; free virtual = 8892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2076.762 ; gain = 0.000 ; free physical = 5890 ; free virtual = 8892
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2076.762 ; gain = 293.250 ; free physical = 5952 ; free virtual = 8955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2076.762 ; gain = 293.250 ; free physical = 5952 ; free virtual = 8955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2076.762 ; gain = 293.250 ; free physical = 5952 ; free virtual = 8955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2076.762 ; gain = 293.250 ; free physical = 5953 ; free virtual = 8957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 2076.762 ; gain = 293.250 ; free physical = 5941 ; free virtual = 8947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 2098.762 ; gain = 315.250 ; free physical = 5822 ; free virtual = 8828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 2098.762 ; gain = 315.250 ; free physical = 5822 ; free virtual = 8828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2107.777 ; gain = 324.266 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   117|
|2     |  bd_0_i |bd_0   |   117|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.652 ; gain = 339.141 ; free physical = 5821 ; free virtual = 8827
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 2122.652 ; gain = 312.324 ; free physical = 5875 ; free virtual = 8881
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2122.660 ; gain = 339.141 ; free physical = 5876 ; free virtual = 8882
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.660 ; gain = 0.000 ; free physical = 5869 ; free virtual = 8876
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.559 ; gain = 0.000 ; free physical = 5886 ; free virtual = 8893
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:04 . Memory (MB): peak = 2132.559 ; gain = 597.988 ; free physical = 6010 ; free virtual = 9016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.559 ; gain = 0.000 ; free physical = 6010 ; free virtual = 9016
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 11:58:32 2023...
[Fri Jun 23 11:58:36 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:53 ; elapsed = 00:02:37 . Memory (MB): peak = 1729.020 ; gain = 0.000 ; free physical = 6798 ; free virtual = 9800
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.000 ; gain = 0.000 ; free physical = 6653 ; free virtual = 9655
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Finished Parsing XDC File [/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1982.562 ; gain = 0.000 ; free physical = 6553 ; free virtual = 9556
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1982.562 ; gain = 253.543 ; free physical = 6553 ; free virtual = 9556
Running report: report_utilization -file ./report/loop_imperfect_utilization_synth.rpt
Contents of report file './report/loop_imperfect_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:58:49 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/loop_imperfect_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160tfbg484-1
| Design State : Synthesized
----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   39 |     0 |    101400 |  0.04 |
|   LUT as Logic          |   39 |     0 |    101400 |  0.04 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |  114 |     0 |    202800 |  0.06 |
|   Register as Flip Flop |  114 |     0 |    202800 |  0.06 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 113   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  113 |        Flop & Latch |
| LUT4     |   26 |                 LUT |
| LUT5     |    7 |                 LUT |
| LUT6     |    6 |                 LUT |
| LUT2     |    6 |                 LUT |
| LUT3     |    3 |                 LUT |
| LUT1     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2492.453 ; gain = 509.891 ; free physical = 6157 ; free virtual = 9159
Contents of report file './report/loop_imperfect_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:59:07 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 88 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 115 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.855        0.000                      0                  144        0.201        0.000                      0                  144        1.650        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.855        0.000                      0                  144        0.201        0.000                      0                  144        1.650        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v1_reg_173_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.540ns (25.412%)  route 1.585ns (74.588%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v1_reg_173_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  bd_0_i/hls_inst/inst/v1_reg_173_reg[0]/Q
                         net (fo=2, unplaced)         0.543     1.496    bd_0_i/hls_inst/inst/vertices_d1[0]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.649 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_3/O
                         net (fo=1, unplaced)         0.521     2.170    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_3_n_1
                         LUT4 (Prop_lut4_I1_O)        0.053     2.223 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_2/O
                         net (fo=1, unplaced)         0.521     2.744    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.053     2.797 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.797    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.168ns (58.997%)  route 0.117ns (41.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.387 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/Q
                         net (fo=7, unplaced)         0.117     0.504    bd_0_i/hls_inst/inst/edges_address1[2]
                         LUT3 (Prop_lut3_I2_O)        0.064     0.568 r  bd_0_i/hls_inst/inst/i_reg_148[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.568    bd_0_i/hls_inst/inst/i_fu_95_p2[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[2]/C
                         clock pessimism              0.000     0.298    
                         FDRE (Hold_fdre_C_D)         0.069     0.367    bd_0_i/hls_inst/inst/i_reg_148_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            0.700         4.000       3.300                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.350         2.000       1.650                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/loop_imperfect_timing_paths_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:59:07 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v1_reg_173_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.540ns (25.412%)  route 1.585ns (74.588%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/v1_reg_173_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  bd_0_i/hls_inst/inst/v1_reg_173_reg[0]/Q
                         net (fo=2, unplaced)         0.543     1.496    bd_0_i/hls_inst/inst/vertices_d1[0]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.649 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_3/O
                         net (fo=1, unplaced)         0.521     2.170    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_3_n_1
                         LUT4 (Prop_lut4_I1_O)        0.053     2.223 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_2/O
                         net (fo=1, unplaced)         0.521     2.744    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.053     2.797 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.797    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.434ns (26.561%)  route 1.200ns (73.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.306    bd_0_i/hls_inst/inst/i_0_reg_78
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  1.931    





Running report: report_design_analysis -file ./report/loop_imperfect_design_analysis_synth.rpt
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Implflow 30-839]  
Contents of report file './report/loop_imperfect_design_analysis_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:59:07 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------+
|      Characteristics      |           Path #1           |
+---------------------------+-----------------------------+
| Requirement               |                       4.000 |
| Path Delay                |                       2.125 |
| Logic Delay               | 0.540(26%)                  |
| Net Delay                 | 1.585(74%)                  |
| Clock Skew                |                      -0.034 |
| Slack                     |                       1.855 |
| Clock Relationship        | Safely Timed                |
| Logic Levels              |                           3 |
| Routes                    |                           0 |
| Logical Path              | FDRE LUT4 LUT4 LUT6 FDRE    |
| Start Point Clock         | ap_clk                      |
| End Point Clock           | ap_clk                      |
| DSP Block                 | None                        |
| BRAM                      | None                        |
| IO Crossings              |                           0 |
| Config Crossings          |                           0 |
| SLR Crossings             |                           0 |
| PBlocks                   |                           0 |
| High Fanout               |                           3 |
| Dont Touch                |                           0 |
| Mark Debug                |                           0 |
| Start Point Pin Primitive | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D                      |
| Start Point Pin           | v1_reg_173_reg[0]/C         |
| End Point Pin             | icmp_ln108_reg_185_reg[0]/D |
+---------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+
| End Point Clock | Requirement |  0  |  1 | 2 | 3 |
+-----------------+-------------+-----+----+---+---+
| ap_clk          | 4.000ns     | 120 | 17 | 4 | 3 |
+-----------------+-------------+-----+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 144 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device



Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/loop_imperfect_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.04%  | OK     |
#  | FD                                                        | 50%       | 0.06%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 6      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
Contents of report file './report/loop_imperfect_failfast_synth.rpt' is as follows:
# ---------------------------------------------------------------------------------
# Created on Fri Jun 23 11:59:09 CEST 2023 with report_failfast (2019.08.23)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.04%  | OK     |
#  | FD                                                        | 50%       | 0.06%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 6      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.363 ; gain = 0.000 ; free physical = 6120 ; free virtual = 9123
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Jun 23 11:59:10 2023] Launched impl_1...
Run output will be captured here: /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/runme.log
[Fri Jun 23 11:59:10 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1465.836 ; gain = 0.000 ; free physical = 5940 ; free virtual = 8943
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.746 ; gain = 0.000 ; free physical = 5583 ; free virtual = 8587
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.680 ; gain = 0.000 ; free physical = 4991 ; free virtual = 7995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 2366.680 ; gain = 900.844 ; free physical = 4991 ; free virtual = 7995
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2389.559 ; gain = 8.004 ; free physical = 4982 ; free virtual = 7985

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d56edc16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.559 ; gain = 0.000 ; free physical = 4982 ; free virtual = 7985

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d56edc16

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d56edc16

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
Ending Logic Optimization Task | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
Ending Netlist Obfuscation Task | Checksum: 16ae3a3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.527 ; gain = 0.000 ; free physical = 4890 ; free virtual = 7894
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4883 ; free virtual = 7887
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0b476c7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4883 ; free virtual = 7887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4883 ; free virtual = 7887

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e77e9c26

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4862 ; free virtual = 7866

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1502dd1da

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4877 ; free virtual = 7881

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1502dd1da

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4877 ; free virtual = 7881
Phase 1 Placer Initialization | Checksum: 1502dd1da

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4876 ; free virtual = 7880

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b2612ca8

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4875 ; free virtual = 7879

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4869 ; free virtual = 7873

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1034f966f

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:01 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4869 ; free virtual = 7873
Phase 2.2 Global Placement Core | Checksum: ad30d457

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:01 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4869 ; free virtual = 7873
Phase 2 Global Placement | Checksum: ad30d457

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:01 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4870 ; free virtual = 7874

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10a992843

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:01 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4870 ; free virtual = 7874

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1391b2c06

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4869 ; free virtual = 7873

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15045a593

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4869 ; free virtual = 7873

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bc170056

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4869 ; free virtual = 7873

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27ca300c7

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4865 ; free virtual = 7869

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dbc9a60c

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4865 ; free virtual = 7869

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1881a7f51

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4865 ; free virtual = 7869
Phase 3 Detail Placement | Checksum: 1881a7f51

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.535 ; gain = 0.000 ; free physical = 4865 ; free virtual = 7869

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1952f8afe

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1952f8afe

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4865 ; free virtual = 7869
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.449. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a36d10f6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4865 ; free virtual = 7869
Phase 4.1 Post Commit Optimization | Checksum: 1a36d10f6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4865 ; free virtual = 7869

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a36d10f6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4867 ; free virtual = 7871

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a36d10f6

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4868 ; free virtual = 7872

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.410 ; gain = 0.000 ; free physical = 4868 ; free virtual = 7872
Phase 4.4 Final Placement Cleanup | Checksum: 1abf4ae2d

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4868 ; free virtual = 7872
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1abf4ae2d

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4868 ; free virtual = 7872
Ending Placer Task | Checksum: cffd31be

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:02 . Memory (MB): peak = 2572.410 ; gain = 11.875 ; free physical = 4868 ; free virtual = 7872
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.410 ; gain = 0.000 ; free physical = 4877 ; free virtual = 7882
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2572.410 ; gain = 0.000 ; free physical = 4878 ; free virtual = 7884
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2572.410 ; gain = 0.000 ; free physical = 4866 ; free virtual = 7870
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2572.410 ; gain = 0.000 ; free physical = 4876 ; free virtual = 7880
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.410 ; gain = 0.000 ; free physical = 4845 ; free virtual = 7850
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.285 ; gain = 0.000 ; free physical = 4844 ; free virtual = 7850
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 5bc3e4ba ConstDB: 0 ShapeSum: 74394d04 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "vertices_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1192341fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2762.184 ; gain = 171.961 ; free physical = 4646 ; free virtual = 7651
Post Restoration Checksum: NetGraph: 70346302 NumContArr: a8eedef8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1192341fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2784.996 ; gain = 194.773 ; free physical = 4647 ; free virtual = 7652

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1192341fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2784.996 ; gain = 194.773 ; free physical = 4642 ; free virtual = 7647

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1192341fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2784.996 ; gain = 194.773 ; free physical = 4642 ; free virtual = 7647
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dc525d8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2784.996 ; gain = 194.773 ; free physical = 4640 ; free virtual = 7645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.508  | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 8ad0310c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2784.996 ; gain = 194.773 ; free physical = 4640 ; free virtual = 7645

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 123
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 123
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25b2cdfe3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4636 ; free virtual = 7641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.524  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 232e808b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640
Phase 4 Rip-up And Reroute | Checksum: 232e808b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 232e808b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 232e808b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640
Phase 5 Delay and Skew Optimization | Checksum: 232e808b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fbaf372d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.524  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fbaf372d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640
Phase 6 Post Hold Fix | Checksum: 1fbaf372d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00227184 %
  Global Horizontal Routing Utilization  = 0.00319693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cca7ed3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4635 ; free virtual = 7640

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cca7ed3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4634 ; free virtual = 7638

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1812e6101

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4634 ; free virtual = 7638

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.524  | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1812e6101

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2786.000 ; gain = 195.777 ; free physical = 4634 ; free virtual = 7639
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2794.906 ; gain = 204.684 ; free physical = 4641 ; free virtual = 7646

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2794.906 ; gain = 210.621 ; free physical = 4641 ; free virtual = 7646
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.906 ; gain = 0.000 ; free physical = 4641 ; free virtual = 7646
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2794.906 ; gain = 0.000 ; free physical = 4641 ; free virtual = 7647
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.852 ; gain = 0.000 ; free physical = 4640 ; free virtual = 7646
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.852 ; gain = 0.000 ; free physical = 4639 ; free virtual = 7646
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_postroute_physopted.rpt -pb bd_0_wrapper_bus_skew_postroute_physopted.pb -rpx bd_0_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 12:00:51 2023...
[Fri Jun 23 12:00:57 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.85 ; elapsed = 00:01:47 . Memory (MB): peak = 2509.363 ; gain = 0.000 ; free physical = 6115 ; free virtual = 9121
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.332 ; gain = 0.000 ; free physical = 6107 ; free virtual = 9113
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.855 ; gain = 0.000 ; free physical = 5956 ; free virtual = 8962
Restored from archive | CPU: 0.010000 secs | Memory: 0.150139 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.855 ; gain = 0.000 ; free physical = 5956 ; free virtual = 8962
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.855 ; gain = 0.000 ; free physical = 5956 ; free virtual = 8962
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/loop_imperfect_status_routed.rpt
Contents of report file './report/loop_imperfect_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         380 :
       # of nets not needing routing.......... :         256 :
           # of internally routed nets........ :         139 :
           # of implicitly routed ports....... :         117 :
       # of routable nets..................... :         124 :
           # of fully routed nets............. :         124 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/loop_imperfect_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:00:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.595ns (24.932%)  route 1.792ns (75.068%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=8, routed)           0.500     1.480    bd_0_i/hls_inst/inst/edges_address1[1]
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.053     1.533 r  bd_0_i/hls_inst/inst/i_reg_148[8]_i_2/O
                         net (fo=4, routed)           0.425     1.958    bd_0_i/hls_inst/inst/i_reg_148[8]_i_2_n_1
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.062     2.020 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_2/O
                         net (fo=1, routed)           0.581     2.601    bd_0_i/hls_inst/inst/i_reg_148[9]_i_2_n_1
    SLICE_X63Y71         LUT4 (Prop_lut4_I3_O)        0.172     2.773 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_1/O
                         net (fo=1, routed)           0.286     3.059    bd_0_i/hls_inst/inst/i_fu_95_p2[9]
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.020     4.583    bd_0_i/hls_inst/inst/i_reg_148_reg[9]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.510ns (22.717%)  route 1.735ns (77.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y71         FDRE                                         r  bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.246     0.918 f  bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/Q
                         net (fo=1, routed)           0.697     1.615    bd_0_i/hls_inst/inst/vertices_d0[12]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.158     1.773 f  bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_8/O
                         net (fo=1, routed)           0.444     2.218    bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_8_n_1
    SLICE_X57Y71         LUT4 (Prop_lut4_I2_O)        0.053     2.271 f  bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_1/O
                         net (fo=2, routed)           0.593     2.864    bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_1_n_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.053     2.917 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1/O
                         net (fo=1, routed)           0.000     2.917    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1_n_1
    SLICE_X58Y72         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y72         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.071     4.674    bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    





Running report: report_utilization -file ./report/loop_imperfect_utilization_routed.rpt
Contents of report file './report/loop_imperfect_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:00:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/loop_imperfect_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160tfbg484-1
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   38 |     0 |    101400 |  0.04 |
|   LUT as Logic          |   38 |     0 |    101400 |  0.04 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |  114 |     0 |    202800 |  0.06 |
|   Register as Flip Flop |  114 |     0 |    202800 |  0.06 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 113   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   26 |     0 |     25350 |  0.10 |
|   SLICEL                                   |   15 |     0 |           |       |
|   SLICEM                                   |   11 |     0 |           |       |
| LUT as Logic                               |   38 |     0 |    101400 |  0.04 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   27 |       |           |       |
|   using O5 and O6                          |   11 |       |           |       |
| LUT as Memory                              |    0 |     0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  114 |     0 |    202800 |  0.06 |
|   Register driven from within the Slice    |   14 |       |           |       |
|   Register driven from outside the Slice   |  100 |       |           |       |
|     LUT in front of the register is unused |   62 |       |           |       |
|     LUT in front of the register is used   |   38 |       |           |       |
| Unique Control Sets                        |    6 |       |     25350 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  113 |        Flop & Latch |
| LUT4     |   26 |                 LUT |
| LUT5     |    7 |                 LUT |
| LUT6     |    6 |                 LUT |
| LUT2     |    6 |                 LUT |
| LUT3     |    3 |                 LUT |
| LUT1     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Contents of report file './report/loop_imperfect_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:01:00 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 88 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 115 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.525        0.000                      0                  144        0.081        0.000                      0                  144        1.600        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.525        0.000                      0                  144        0.081        0.000                      0                  144        1.600        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.595ns (24.932%)  route 1.792ns (75.068%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=8, routed)           0.500     1.480    bd_0_i/hls_inst/inst/edges_address1[1]
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.053     1.533 r  bd_0_i/hls_inst/inst/i_reg_148[8]_i_2/O
                         net (fo=4, routed)           0.425     1.958    bd_0_i/hls_inst/inst/i_reg_148[8]_i_2_n_1
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.062     2.020 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_2/O
                         net (fo=1, routed)           0.581     2.601    bd_0_i/hls_inst/inst/i_reg_148[9]_i_2_n_1
    SLICE_X63Y71         LUT4 (Prop_lut4_I3_O)        0.172     2.773 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_1/O
                         net (fo=1, routed)           0.286     3.059    bd_0_i/hls_inst/inst/i_fu_95_p2[9]
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.020     4.583    bd_0_i/hls_inst/inst/i_reg_148_reg[9]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  1.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_148_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_148_reg[2]/Q
                         net (fo=1, routed)           0.055     0.439    bd_0_i/hls_inst/inst/i_reg_148[2]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X62Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Running report: report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Contents of report file './report/loop_imperfect_design_analysis_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:01:00 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------+
|      Characteristics      |          Path #1         |
+---------------------------+--------------------------+
| Requirement               |                    4.000 |
| Path Delay                |                    2.387 |
| Logic Delay               | 0.595(25%)               |
| Net Delay                 | 1.792(75%)               |
| Clock Skew                |                   -0.034 |
| Slack                     |                    1.525 |
| Clock Relationship        | Safely Timed             |
| Logic Levels              |                        3 |
| Routes                    |                        0 |
| Logical Path              | FDRE LUT4 LUT4 LUT4 FDRE |
| Start Point Clock         | ap_clk                   |
| End Point Clock           | ap_clk                   |
| DSP Block                 | None                     |
| BRAM                      | None                     |
| IO Crossings              |                        0 |
| Config Crossings          |                        0 |
| SLR Crossings             |                        0 |
| PBlocks                   |                        0 |
| High Fanout               |                       10 |
| Dont Touch                |                        0 |
| Mark Debug                |                        0 |
| Start Point Pin Primitive | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                   |
| Start Point Pin           | i_0_reg_78_reg[0]/C      |
| End Point Pin             | i_reg_148_reg[9]/D       |
+---------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+
| End Point Clock | Requirement |  0  |  1 | 2 | 3 |
+-----------------+-------------+-----+----+---+---+
| ap_clk          | 4.000ns     | 120 | 17 | 3 | 4 |
+-----------------+-------------+-----+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 144 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device



Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/loop_imperfect_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.04%  | OK     |
#  | FD                                                        | 50%       | 0.06%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 6      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
Contents of report file './report/loop_imperfect_failfast_routed.rpt' is as follows:
# ---------------------------------------------------------------------------------
# Created on Fri Jun 23 12:01:01 CEST 2023 with report_failfast (2019.08.23)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.04%  | OK     |
#  | FD                                                        | 50%       | 0.06%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 6      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+


HLS: impl run complete: worst setup slack (WNS)=1.524517, worst hold slack (WHS)=0.081374, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  25350 101400 202800 600 650 0 0
HLS EXTRACTION: impl area_current: 26 38 114 0 0 0 0 0 0 0
HLS EXTRACTION: generated /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.xml


Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Fri Jun 23 12:01:01 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:           26
LUT:             38
FF:             114
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    2.145
CP achieved post-implementation:    2.475
Timing met

HLS EXTRACTION: generated /home/dynamatic/maximalMatching/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 12:01:01 2023...
