### This directory is about how I designed the 5-stage pipeline processor with Verilog. 
