INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MULTIPLICATION_ALU/MULTIPLICATION_ALU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MULTIPLICATION_ALU/MULTIPLICATION_ALU.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
