Source Block: hdl/library/util_adcfifo/util_adcfifo.v@83:93@HdlIdDef
  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;
  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;
  reg                                   dma_rd = 'd0;
  reg                                   dma_rd_d = 'd0;
  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;

Diff Content:
- 88   reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;
+ 88   reg         [DMA_ADDRESS_WIDTH:0]     dma_raddr = 'd0;
+ 88   reg         [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_int = 'd0;
+ 88   reg                                   dma_endof_read = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adcfifo/util_adcfifo.v@81:91
  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;
  reg                                   dma_rst = 'd0;
  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;
  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;
  reg                                   dma_rd = 'd0;
  reg                                   dma_rd_d = 'd0;
  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals


Clone Blocks 2:
hdl/library/util_adcfifo/util_adcfifo.v@87:97
  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals

  wire                                  adc_rst_s;
  wire                                  dma_waddr_rel_t_s;
  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;
  wire                                  dma_wready_s;
  wire                                  dma_rd_s;
  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;

Clone Blocks 3:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@77:87
  reg                             dma_rd = 'd0;
  reg                             dma_rd_d = 'd0;
  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;
  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;
  reg     [  2:0]                 dma_raddr_rel_count = 'd0;
  reg                             dma_raddr_rel_t = 'd0;
  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;

  // internal signals

  wire    [DMA_ADDRESS_WIDTH:0]      axi_addr_diff_s;

Clone Blocks 4:
hdl/library/util_adcfifo/util_adcfifo.v@82:92
  reg                                   dma_rst = 'd0;
  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;
  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;
  reg                                   dma_rd = 'd0;
  reg                                   dma_rd_d = 'd0;
  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals

  wire                                  adc_rst_s;

Clone Blocks 5:
hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@76:86
  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;
  reg                             dma_rd = 'd0;
  reg                             dma_rd_d = 'd0;
  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;
  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;
  reg     [  2:0]                 dma_raddr_rel_count = 'd0;
  reg                             dma_raddr_rel_t = 'd0;
  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;

  // internal signals


Clone Blocks 6:
hdl/library/util_adcfifo/util_adcfifo.v@80:90
  reg                                   adc_waddr_rel_t = 'd0;
  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;
  reg                                   dma_rst = 'd0;
  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;
  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;
  reg                                   dma_rd = 'd0;
  reg                                   dma_rd_d = 'd0;
  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;
  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;

  // internal signals

