// Seed: 1557864249
module module_0;
  assign id_1 = id_1;
  supply0 id_2;
  assign id_2 = 1;
  assign id_1 = (id_2);
  integer id_3 = id_3;
  wire id_4 = id_3;
  id_5(
      .id_0(), .id_1(id_1), .id_2(id_2), .id_3(id_1), .id_4(id_2)
  );
  wand id_6, id_7, id_8;
  supply0 id_9;
  tri0 id_10, id_11 = 1;
  assign id_8 = 1;
  uwire id_12;
  wire id_13, id_14;
  id_15(
      id_4, 1 + id_12
  );
  assign module_1.id_2 = 0;
  wire id_16, id_17, id_18;
  assign id_9 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5
    , id_9,
    output tri1 id_6,
    output wor void id_7
);
  wand id_10, id_11, id_12, id_13, id_14;
  assign id_9 = 1;
  always @(posedge id_2 or posedge 1) begin : LABEL_0
    id_10 = 1 != id_2;
  end
  module_0 modCall_1 ();
  wire id_15, id_16;
  id_17 :
  assert property (@(posedge id_10) id_4) id_0 = id_3;
endmodule
