<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>stm32f10xxx_cpp_interface: inc/mcal/stm32f103xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">stm32f10xxx_cpp_interface
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f103xx_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">stm32f103xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;mcal/BaseAddress.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Types_8h_source.html">utils/Types.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f103xx.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f103xx_8h__incl.png" border="0" usemap="#ainc_2mcal_2stm32f103xx_8h" alt=""/></div>
<map name="ainc_2mcal_2stm32f103xx_8h" id="ainc_2mcal_2stm32f103xx_8h">
<area shape="rect" title=" " alt="" coords="69,5,248,32"/>
<area shape="rect" href="BaseAddress_8h_source.html" title=" " alt="" coords="5,80,160,107"/>
<area shape="rect" href="Types_8h.html" title=" " alt="" coords="185,80,287,107"/>
<area shape="rect" title=" " alt="" coords="201,155,271,181"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f103xx_8h__dep__incl.png" border="0" usemap="#ainc_2mcal_2stm32f103xx_8hdep" alt=""/></div>
<map name="ainc_2mcal_2stm32f103xx_8hdep" id="ainc_2mcal_2stm32f103xx_8hdep">
<area shape="rect" title=" " alt="" coords="123,5,301,32"/>
<area shape="rect" href="Adc_8h.html" title=" " alt="" coords="5,80,123,107"/>
<area shape="rect" href="Timer_8h.html" title=" " alt="" coords="147,80,277,107"/>
<area shape="rect" href="Usart_8h.html" title=" " alt="" coords="301,80,429,107"/>
<area shape="rect" href="Logger_8h.html" title=" " alt="" coords="299,155,431,181"/>
<area shape="rect" href="Assert_8h.html" title=" " alt="" coords="300,229,431,256"/>
<area shape="rect" href="Util_8h.html" title=" " alt="" coords="309,304,421,331"/>
</map>
</div>
</div>
<p><a href="stm32f103xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1rcc_1_1RccRegDef.html">stm32::registers::rcc::RccRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CR.html">stm32::registers::rcc::RccRegDef::CR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1CFGR.html">stm32::registers::rcc::RccRegDef::CFGR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2RSTR.html">stm32::registers::rcc::RccRegDef::APB2RSTR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1RSTR.html">stm32::registers::rcc::RccRegDef::APB1RSTR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBENR.html">stm32::registers::rcc::RccRegDef::AHBENR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB2ENR.html">stm32::registers::rcc::RccRegDef::APB2ENR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1APB1ENR.html">stm32::registers::rcc::RccRegDef::APB1ENR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rcc_1_1RccRegDef_1_1AHBRSTR.html">stm32::registers::rcc::RccRegDef::AHBRSTR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1gpio_1_1GpioRegDef.html">stm32::registers::gpio::GpioRegDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining GPIO Register Definitions.  <a href="structstm32_1_1registers_1_1gpio_1_1GpioRegDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1nvic_1_1NvicRegDef.html">stm32::registers::nvic::NvicRegDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining NVIC Register Definitions.  <a href="structstm32_1_1registers_1_1nvic_1_1NvicRegDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1nvic_1_1SCBRegDef.html">stm32::registers::nvic::SCBRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1nvic_1_1SCBRegDef_1_1SCR.html">stm32::registers::nvic::SCBRegDef::SCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1afio_1_1AfioRegDef.html">stm32::registers::afio::AfioRegDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining AFIO (Alternate Function I/O) Register Definitions.  <a href="structstm32_1_1registers_1_1afio_1_1AfioRegDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1EVCR.html">stm32::registers::afio::AfioRegDef::EVCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR.html">stm32::registers::afio::AfioRegDef::MAPR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1afio_1_1AfioRegDef_1_1MAPR2.html">stm32::registers::afio::AfioRegDef::MAPR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1systick_1_1SystickRegDef.html">stm32::registers::systick::SystickRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1systick_1_1SystickRegDef_1_1CTRL.html">stm32::registers::systick::SystickRegDef::CTRL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1spi_1_1SpiRegDef.html">stm32::registers::spi::SpiRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1.html">stm32::registers::spi::SpiRegDef::CR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2.html">stm32::registers::spi::SpiRegDef::CR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html">stm32::registers::spi::SpiRegDef::SR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1usart_1_1UsartRegDef.html">stm32::registers::usart::UsartRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR.html">stm32::registers::usart::UsartRegDef::SR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR.html">stm32::registers::usart::UsartRegDef::BRR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1.html">stm32::registers::usart::UsartRegDef::CR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2.html">stm32::registers::usart::UsartRegDef::CR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3.html">stm32::registers::usart::UsartRegDef::CR3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1exti_1_1EXTIRegDef.html">stm32::registers::exti::EXTIRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1wwdg_1_1WWDGRegDef.html">stm32::registers::wwdg::WWDGRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CR.html">stm32::registers::wwdg::WWDGRegDef::CR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1CFR.html">stm32::registers::wwdg::WWDGRegDef::CFR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1wwdg_1_1WWDGRegDef_1_1SR.html">stm32::registers::wwdg::WWDGRegDef::SR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1rtc_1_1RtcRegDef.html">stm32::registers::rtc::RtcRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRL.html">stm32::registers::rtc::RtcRegDef::CRL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CRH.html">stm32::registers::rtc::RtcRegDef::CRH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLH.html">stm32::registers::rtc::RtcRegDef::PRLH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1PRLL.html">stm32::registers::rtc::RtcRegDef::PRLL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVH.html">stm32::registers::rtc::RtcRegDef::DIVH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1DIVL.html">stm32::registers::rtc::RtcRegDef::DIVL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTH.html">stm32::registers::rtc::RtcRegDef::CNTH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1CNTL.html">stm32::registers::rtc::RtcRegDef::CNTL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRH.html">stm32::registers::rtc::RtcRegDef::ALRH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1rtc_1_1RtcRegDef_1_1ALRL.html">stm32::registers::rtc::RtcRegDef::ALRL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1adc_1_1ADCRegDef.html">stm32::registers::adc::ADCRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SR.html">stm32::registers::adc::ADCRegDef::SR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR1.html">stm32::registers::adc::ADCRegDef::CR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1CR2.html">stm32::registers::adc::ADCRegDef::CR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR1.html">stm32::registers::adc::ADCRegDef::SMPR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SMPR2.html">stm32::registers::adc::ADCRegDef::SMPR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1SQR1.html">stm32::registers::adc::ADCRegDef::SQR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JSQR.html">stm32::registers::adc::ADCRegDef::JSQR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1JDR1.html">stm32::registers::adc::ADCRegDef::JDR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1adc_1_1ADCRegDef_1_1DR.html">stm32::registers::adc::ADCRegDef::DR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html">stm32::registers::i2c::I2CRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1.html">stm32::registers::i2c::I2CRegDef::CR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2.html">stm32::registers::i2c::I2CRegDef::CR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1.html">stm32::registers::i2c::I2CRegDef::OAR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2.html">stm32::registers::i2c::I2CRegDef::OAR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1.html">stm32::registers::i2c::I2CRegDef::SR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2.html">stm32::registers::i2c::I2CRegDef::SR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR.html">stm32::registers::i2c::I2CRegDef::CCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1dma_1_1DmaChannel.html">stm32::registers::dma::DmaChannel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1dma_1_1DmaChannel_1_1CCR.html">stm32::registers::dma::DmaChannel::CCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1dma_1_1DMARegDef.html">stm32::registers::dma::DMARegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1ISR.html">stm32::registers::dma::DMARegDef::ISR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1dma_1_1DMARegDef_1_1IFCR.html">stm32::registers::dma::DMARegDef::IFCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1timer_1_1timerRegDef.html">stm32::registers::timer::timerRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR1.html">stm32::registers::timer::timerRegDef::CR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CR2.html">stm32::registers::timer::timerRegDef::CR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SMCR.html">stm32::registers::timer::timerRegDef::SMCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DIER.html">stm32::registers::timer::timerRegDef::DIER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1SR.html">stm32::registers::timer::timerRegDef::SR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1EGR.html">stm32::registers::timer::timerRegDef::EGR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR1.html">stm32::registers::timer::timerRegDef::CCMR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCMR2.html">stm32::registers::timer::timerRegDef::CCMR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1CCER.html">stm32::registers::timer::timerRegDef::CCER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1BDTR.html">stm32::registers::timer::timerRegDef::BDTR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1timer_1_1timerRegDef_1_1DCR.html">stm32::registers::timer::timerRegDef::DCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1pwr_1_1PwrRegDef.html">stm32::registers::pwr::PwrRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CR.html">stm32::registers::pwr::PwrRegDef::CR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1pwr_1_1PwrRegDef_1_1CSR.html">stm32::registers::pwr::PwrRegDef::CSR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32_1_1registers_1_1iwdg_1_1IWDGRegDef.html">stm32::registers::iwdg::IWDGRegDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionstm32_1_1registers_1_1iwdg_1_1IWDGRegDef_1_1SR.html">stm32::registers::iwdg::IWDGRegDef::SR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacestm32_1_1registers_1_1exti"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestm32_1_1registers_1_1exti.html">stm32::registers::exti</a></td></tr>
<tr class="memdesc:namespacestm32_1_1registers_1_1exti"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining EXTI Register Definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacestm32_1_1registers_1_1dma"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacestm32_1_1registers_1_1dma.html">stm32::registers::dma</a></td></tr>
<tr class="memdesc:namespacestm32_1_1registers_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure defining DMA Register Definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top"><a id="a74944438a086975793d26ae48d5882d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f103xx_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;(reinterpret_cast&lt;volatile RccRegDef*&gt;(RCC_BASE_ADDRESS))</td></tr>
<tr class="memdesc:a74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration register. <br /></td></tr>
<tr class="separator:a74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top"><a id="ac485358099728ddae050db37924dd6b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile GpioRegDef*&gt;(GPIOA_BASE_ADDRESS))</td></tr>
<tr class="separator:ac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top"><a id="a68b66ac73be4c836db878a42e1fea3cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile GpioRegDef*&gt;(GPIOB_BASE_ADDRESS))</td></tr>
<tr class="separator:a68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top"><a id="a2dca03332d620196ba943bc2346eaa08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile GpioRegDef*&gt;(GPIOC_BASE_ADDRESS))</td></tr>
<tr class="separator:a2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e97e8ce56ae9f57da1363a937f8a17"><td class="memItemLeft" align="right" valign="top"><a id="ac8e97e8ce56ae9f57da1363a937f8a17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NVIC</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile NvicRegDef*&gt;(NVIC_BASE_ADDRESS))</td></tr>
<tr class="separator:ac8e97e8ce56ae9f57da1363a937f8a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memItemLeft" align="right" valign="top"><a id="aaaf6477c2bde2f00f99e3c2fd1060b01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SCB</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile SCBRegDef*&gt;(SCB_BASE_ADDRESS))</td></tr>
<tr class="separator:aaaf6477c2bde2f00f99e3c2fd1060b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582e09473429414015b1de90cf767fa8"><td class="memItemLeft" align="right" valign="top"><a id="a582e09473429414015b1de90cf767fa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile AfioRegDef*&gt;(AFIO_BASE_ADDRESS))</td></tr>
<tr class="separator:a582e09473429414015b1de90cf767fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad942404ac7d5ff6c1c65dec93525dcb9"><td class="memItemLeft" align="right" valign="top"><a id="ad942404ac7d5ff6c1c65dec93525dcb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSTICK</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile SystickRegDef*&gt;(SYSTICK_BASE_ADDRESS))</td></tr>
<tr class="separator:ad942404ac7d5ff6c1c65dec93525dcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top"><a id="ad483be344a28ac800be8f03654a9612f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile SpiRegDef*&gt;(SPI1_BASE_ADDRESS))</td></tr>
<tr class="separator:ad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top"><a id="af2c3d8ce359dcfbb2261e07ed42af72b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile SpiRegDef*&gt;(SPI2_BASE_ADDRESS))</td></tr>
<tr class="separator:af2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top"><a id="a92871691058ff7ccffd7635930cb08da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile UsartRegDef*&gt;(USART1_BASE_ADDRESS))</td></tr>
<tr class="separator:a92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top"><a id="af114a9eab03ca08a6fb720e511595930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile UsartRegDef*&gt;(USART2_BASE_ADDRESS))</td></tr>
<tr class="separator:af114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top"><a id="a2350115553c1fe0a7bc14e6a7ec6a225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile UsartRegDef*&gt;(USART3_BASE_ADDRESS))</td></tr>
<tr class="separator:a2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top"><a id="a9189e770cd9b63dadd36683eb9843cac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile EXTIRegDef*&gt;(EXTI_BASE_ADDRESS))</td></tr>
<tr class="separator:a9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top"><a id="a9821fd01757986612ddb8982e2fe27f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile WWDGRegDef*&gt;(WWDG_BASE_ADDRESS))</td></tr>
<tr class="separator:a9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top"><a id="a5359a088f5d8b20ce74d920e46059304"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile RtcRegDef*&gt;(RTC_BASE_ADDRESS))</td></tr>
<tr class="separator:a5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top"><a id="a90d2d5c526ce5c0a551f533eccbee71a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile ADCRegDef*&gt;(ADC1_BASE_ADDRESS))</td></tr>
<tr class="separator:a90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5503ae96c26b4475226f96715a1bf1e"><td class="memItemLeft" align="right" valign="top"><a id="ac5503ae96c26b4475226f96715a1bf1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC2</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile ADCRegDef*&gt;(ADC2_BASE_ADDRESS))</td></tr>
<tr class="separator:ac5503ae96c26b4475226f96715a1bf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top"><a id="ab45d257574da6fe1f091cc45b7eda6cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile I2CRegDef*&gt;(I2C1_BASE_ADDRESS))</td></tr>
<tr class="separator:ab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top"><a id="afa60ac20c1921ef1002083bb3e1f5d16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile I2CRegDef*&gt;(I2C2_BASE_ADDRESS))</td></tr>
<tr class="separator:afa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137c9e7c0bc9e12f455df0a6e41c0287"><td class="memItemLeft" align="right" valign="top"><a id="a137c9e7c0bc9e12f455df0a6e41c0287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile DMARegDef*&gt;(DMA_BASE_ADDRESS))</td></tr>
<tr class="separator:a137c9e7c0bc9e12f455df0a6e41c0287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bf4f24c85f26e838f55701a5e69831"><td class="memItemLeft" align="right" valign="top"><a id="a63bf4f24c85f26e838f55701a5e69831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER1</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER1_BASE_ADDRESS))</td></tr>
<tr class="separator:a63bf4f24c85f26e838f55701a5e69831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca904d0e4ebb6d643c349f7f05613995"><td class="memItemLeft" align="right" valign="top"><a id="aca904d0e4ebb6d643c349f7f05613995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER2</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER2_BASE_ADDRESS))</td></tr>
<tr class="separator:aca904d0e4ebb6d643c349f7f05613995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memItemLeft" align="right" valign="top"><a id="a6d4063b72c434f0e7afa8eb2a0e7ee00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER3</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER3_BASE_ADDRESS))</td></tr>
<tr class="separator:a6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fccdbbaf67ea43786cf165811a41479"><td class="memItemLeft" align="right" valign="top"><a id="a3fccdbbaf67ea43786cf165811a41479"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER4</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER4_BASE_ADDRESS))</td></tr>
<tr class="separator:a3fccdbbaf67ea43786cf165811a41479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac466719661b98d9b817f4813d2fa5d69"><td class="memItemLeft" align="right" valign="top"><a id="ac466719661b98d9b817f4813d2fa5d69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER5</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile timerRegDef*&gt;(TIMER5_BASE_ADDRESS))</td></tr>
<tr class="separator:ac466719661b98d9b817f4813d2fa5d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top"><a id="a04651c526497822a859942b928e57f8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile PwrRegDef*&gt;(PWR_BASE_ADDRESS))</td></tr>
<tr class="separator:a04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top"><a id="ad16b79dd94ee85d261d08a8ee94187e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG</b>&#160;&#160;&#160;(reinterpret_cast&lt;volatile IWDGRegDef*&gt;(IWDG_BASE_ADDRESS))</td></tr>
<tr class="separator:ad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aa92eae5bceda046c6ac56284caf26457"><td class="memItemLeft" align="right" valign="top"><a id="aa92eae5bceda046c6ac56284caf26457"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><b>RegWidth_t</b> = stm32::type::RegWidth&lt; uint32_t &gt;</td></tr>
<tr class="separator:aa92eae5bceda046c6ac56284caf26457"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd></dd></dl>
<dl class="section version"><dt>Version</dt><dd>0.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2024-03-09</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>Copyright (c) 2024 </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="dir_d540e291d61014f9459799fe2665a7a3.html">mcal</a></li><li class="navelem"><a class="el" href="stm32f103xx_8h.html">stm32f103xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
