Partition Merge report for pdp8
Sat May 15 08:16:32 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Sat May 15 08:16:32 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; pdp8                                        ;
; Top-level Entity Name              ; pdp8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,243                                       ;
;     Total combinational functions  ; 1,459                                       ;
;     Dedicated logic registers      ; 1,509                                       ;
; Total registers                    ; 1509                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 311,296                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                ;
+--------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Name                                                                     ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                        ; Details ;
+--------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DISPATCH  ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DISPATCH  ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP2P   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP2P   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP3A   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP3A   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR     ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR3    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR3    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER2   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER2   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.NMI       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.NMI       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0        ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0B       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0B       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C~0     ; post-fitting ; connected ; Top                            ; post-synthesis    ; GND                                                                      ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIDECODE  ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIDECODE  ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; N/A     ;
; Memory:Inst_Memory|addr_buf[0]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[0]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[10]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[10]                                          ; N/A     ;
; Memory:Inst_Memory|addr_buf[11]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[11]                                          ; N/A     ;
; Memory:Inst_Memory|addr_buf[1]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[1]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[2]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[2]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[3]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[3]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[4]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[4]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[5]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[5]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[6]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[6]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[7]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[7]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[8]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[8]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[9]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[9]                                           ; N/A     ;
; Memory:Inst_Memory|rdata_buf[0]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[0]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[10]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[10]                                         ; N/A     ;
; Memory:Inst_Memory|rdata_buf[11]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[11]                                         ; N/A     ;
; Memory:Inst_Memory|rdata_buf[1]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[1]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[2]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[2]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[3]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[3]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[4]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[4]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[5]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[5]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[6]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[6]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[7]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[7]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[8]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[8]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[9]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[9]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[0]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[0]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[10]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[10]                                         ; N/A     ;
; Memory:Inst_Memory|wdata_buf[11]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[11]                                         ; N/A     ;
; Memory:Inst_Memory|wdata_buf[1]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[1]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[2]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[2]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[3]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[3]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[4]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[4]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[5]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[5]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[6]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[6]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[7]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[7]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[8]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[8]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[9]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[9]                                          ; N/A     ;
; Memory:Inst_Memory|wea                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wea                                                   ; N/A     ;
; address[0]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[0]                                                               ; N/A     ;
; address[10]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[10]                                                              ; N/A     ;
; address[11]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[11]                                                              ; N/A     ;
; address[1]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[1]                                                               ; N/A     ;
; address[2]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[2]                                                               ; N/A     ;
; address[3]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[3]                                                               ; N/A     ;
; address[4]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[4]                                                               ; N/A     ;
; address[5]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[5]                                                               ; N/A     ;
; address[6]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[6]                                                               ; N/A     ;
; address[7]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[7]                                                               ; N/A     ;
; address[8]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[8]                                                               ; N/A     ;
; address[9]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[9]                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; btnCpuReset                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; btnCpuReset                                                              ; N/A     ;
; clk                                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                                                      ; N/A     ;
; datain_3[0]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[0]                                                              ; N/A     ;
; datain_3[1]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[1]                                                              ; N/A     ;
; datain_3[2]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[2]                                                              ; N/A     ;
; datain_3[3]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[3]                                                              ; N/A     ;
; datain_3[4]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[4]                                                              ; N/A     ;
; datain_3[5]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[5]                                                              ; N/A     ;
; datain_3[6]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[6]                                                              ; N/A     ;
; datain_3[7]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[7]                                                              ; N/A     ;
; dataout[0]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[0]                                                               ; N/A     ;
; dataout[1]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[1]                                                               ; N/A     ;
; dataout[2]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[2]                                                               ; N/A     ;
; dataout[3]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[3]                                                               ; N/A     ;
; dataout[4]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[4]                                                               ; N/A     ;
; dataout[5]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[5]                                                               ; N/A     ;
; dataout[6]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[6]                                                               ; N/A     ;
; dataout[7]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[7]                                                               ; N/A     ;
; dataout_4[0]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[0]                                                             ; N/A     ;
; dataout_4[1]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[1]                                                             ; N/A     ;
; dataout_4[2]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[2]                                                             ; N/A     ;
; dataout_4[3]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[3]                                                             ; N/A     ;
; dataout_4[4]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[4]                                                             ; N/A     ;
; dataout_4[5]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[5]                                                             ; N/A     ;
; dataout_4[6]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[6]                                                             ; N/A     ;
; dataout_4[7]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[7]                                                             ; N/A     ;
; mem_finished                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; mem_finished                                                             ; N/A     ;
; read_data[0]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[0]                                                             ; N/A     ;
; read_data[10]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[10]                                                            ; N/A     ;
; read_data[11]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[11]                                                            ; N/A     ;
; read_data[1]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[1]                                                             ; N/A     ;
; read_data[2]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[2]                                                             ; N/A     ;
; read_data[3]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[3]                                                             ; N/A     ;
; read_data[4]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[4]                                                             ; N/A     ;
; read_data[5]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[5]                                                             ; N/A     ;
; read_data[6]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[6]                                                             ; N/A     ;
; read_data[7]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[7]                                                             ; N/A     ;
; read_data[8]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[8]                                                             ; N/A     ;
; read_data[9]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[9]                                                             ; N/A     ;
; read_enable                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_enable                                                              ; N/A     ;
; write_data[0]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[0]                                                            ; N/A     ;
; write_data[10]                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[10]                                                           ; N/A     ;
; write_data[11]                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[11]                                                           ; N/A     ;
; write_data[1]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[1]                                                            ; N/A     ;
; write_data[2]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[2]                                                            ; N/A     ;
; write_data[3]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[3]                                                            ; N/A     ;
; write_data[4]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[4]                                                            ; N/A     ;
; write_data[5]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[5]                                                            ; N/A     ;
; write_data[6]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[6]                                                            ; N/A     ;
; write_data[7]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[7]                                                            ; N/A     ;
; write_data[8]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[8]                                                            ; N/A     ;
; write_data[9]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[9]                                                            ; N/A     ;
; write_enable                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_enable                                                             ; N/A     ;
+--------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 827   ; 197              ; 1248                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 800   ; 181              ; 478                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 400   ; 68               ; 127                            ; 0                              ;
;     -- 3 input functions                    ; 173   ; 72               ; 235                            ; 0                              ;
;     -- <=2 input functions                  ; 227   ; 41               ; 116                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 662   ; 173              ; 394                            ; 0                              ;
;     -- arithmetic mode                      ; 138   ; 8                ; 84                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 266   ; 118              ; 1125                           ; 0                              ;
;     -- Dedicated logic registers            ; 266   ; 118              ; 1125                           ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 6     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 2     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 49152 ; 0                ; 262144                         ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 133   ; 171              ; 1818                           ; 0                              ;
;     -- Registered Input Connections         ; 65    ; 128              ; 1286                           ; 0                              ;
;     -- Output Connections                   ; 1737  ; 351              ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 57    ; 351              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 5419  ; 1336             ; 7936                           ; 0                              ;
;     -- Registered Connections               ; 1513  ; 991              ; 6037                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 124   ; 230              ; 1516                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 230   ; 20               ; 272                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1516  ; 272              ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 25    ; 78               ; 326                            ; 0                              ;
;     -- Output Ports                         ; 12    ; 95               ; 144                            ; 0                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 135                            ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 55               ; 130                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 1                ; 20                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 30               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 48               ; 132                            ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 53               ; 146                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 47               ; 132                            ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                      ;
+------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                                     ; Partition ; Type          ; Location ; Status      ;
+------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; RsRx                                                                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- RsRx                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- RsRx~input                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; RsTx                                                                                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- RsTx                                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- RsTx~output                                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tck                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tdi                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tdo                                                                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; altera_reserved_tms                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; btnCpuReset                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- btnCpuReset                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- btnCpuReset~input                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; clk                                                                                      ; Top       ; Input Port    ; n/a      ;             ;
;     -- clk                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk~input                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; jtag.bp.Inst_Memory_mySRAM_altsyncram_component_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                          ;           ;               ;          ;             ;
; runLED                                                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- runLED                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- runLED~output                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
; runSwitch                                                                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- runSwitch                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- runSwitch~input                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                          ;           ;               ;          ;             ;
+------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+---------------------------------------------------------+
; Partition Merge Resource Usage Summary                  ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,243     ;
;                                             ;           ;
; Total combinational functions               ; 1459      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 595       ;
;     -- 3 input functions                    ; 480       ;
;     -- <=2 input functions                  ; 384       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1229      ;
;     -- arithmetic mode                      ; 230       ;
;                                             ;           ;
; Total registers                             ; 1509      ;
;     -- Dedicated logic registers            ; 1509      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 311296    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1147      ;
; Total fan-out                               ; 12499     ;
; Average fan-out                             ; 3.99      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|altsyncram_cou2:altsyncram1|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ../../../../../Linux-68k/pdp8/PDP8_Programs/echo.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 128          ; 2048         ; 128          ; 262144 ; None                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat May 15 08:16:30 2021
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off pdp8 -c pdp8 --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 162 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (21057): Implemented 2490 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 2337 logic cells
    Info (21064): Implemented 140 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4698 megabytes
    Info: Processing ended: Sat May 15 08:16:32 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


