
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035475                       # Number of seconds simulated
sim_ticks                                 35474845941                       # Number of ticks simulated
final_tick                               565039225878                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128313                       # Simulator instruction rate (inst/s)
host_op_rate                                   162156                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1376236                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901688                       # Number of bytes of host memory used
host_seconds                                 25776.71                       # Real time elapsed on the host
sim_insts                                  3307478956                       # Number of instructions simulated
sim_ops                                    4179860491                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1702272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1093120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       716672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3516928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1798400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1798400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5599                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27476                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14050                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14050                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39690                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47985325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30813946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20202258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99138641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39690                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             137111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50695076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50695076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50695076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39690                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47985325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30813946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20202258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149833716                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85071574                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31010314                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25461729                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015145                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12758828                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12073748                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3153372                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86825                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31974274                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170226609                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31010314                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15227120                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36584545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10784518                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6616275                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15637789                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       799833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83913356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47328811     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658781      4.36%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3205118      3.82%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439182      4.10%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3004966      3.58%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1558124      1.86%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026462      1.22%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700036      3.22%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991876     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83913356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364520                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000981                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33644925                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6189026                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34793773                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       553822                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8731801                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5063097                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6542                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201884832                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8731801                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35311370                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2705658                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       762267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33650304                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2751948                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195049808                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7723                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1739006                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       743655                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           65                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270989541                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909439047                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909439047                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102730277                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33512                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17490                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7260509                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19236054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10012377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240420                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3038567                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183877310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147676389                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279850                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61048870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186625685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1449                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83913356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759868                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29764138     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17885948     21.31%     56.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11865871     14.14%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7614453      9.07%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7563794      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4418931      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393594      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749071      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657556      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83913356                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084530     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            36      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205161     13.24%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259536     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121497423     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014582      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15708024     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440338      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147676389                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735908                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549263                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010491                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381095243                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244960706                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143544368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149225652                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       259844                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7023925                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          396                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1054                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2270704                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8731801                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1977607                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162232                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183910803                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       324128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19236054                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10012377                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17471                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7544                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1054                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227058                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362856                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145113565                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14772357                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2562820                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22972242                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20573606                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199885                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705782                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143689370                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143544368                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93647880                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261687174                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687336                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357862                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61492620                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039063                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75181555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628350                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173419                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29879424     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454235     27.21%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374359     11.14%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4288779      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682750      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1803632      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1988015      2.64%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007508      1.34%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3702853      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75181555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3702853                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255393242                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376569087                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1158218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850716                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850716                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175481                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175481                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655116894                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196911756                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189327571                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85071574                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31125246                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25334328                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079753                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13279059                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12269815                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3204185                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91826                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34406704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169979364                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31125246                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15474000                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35719138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10671700                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5262888                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16819014                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       836078                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83945461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48226323     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1930648      2.30%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2512663      2.99%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3784381      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3673570      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2792890      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1660916      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2487567      2.96%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16876503     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83945461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365871                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998075                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35542084                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5146108                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34432239                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       268570                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8556459                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5267927                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203365902                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8556459                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37427108                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1038604                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1364888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32771992                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2786404                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197442820                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          855                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1207237                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873330                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           87                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275129872                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919498030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919498030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171065626                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104064246                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41913                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23562                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7876772                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18303385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9697193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188828                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3322523                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183516561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147815573                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       273902                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59675970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181496328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83945461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760852                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29012984     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18505027     22.04%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11993543     14.29%     70.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8132007      9.69%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7603025      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4066236      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2990336      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       896281      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       746022      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83945461                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         727046     69.26%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149455     14.24%     83.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173229     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123006071     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2088838      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16699      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14593722      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8110243      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147815573                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737544                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1049734                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380900243                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243233086                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143670461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148865307                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       501546                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7015013                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          878                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2461798                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8556459                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         610608                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98688                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183556284                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1257401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18303385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9697193                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23020                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          878                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1273487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171641                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2445128                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144989209                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13736584                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2826364                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21670831                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20309346                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7934247                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704320                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143708406                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143670461                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92321015                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259239243                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688819                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356123                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100184148                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123130666                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60425925                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113986                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75389002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633271                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28925157     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21738226     28.83%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7994576     10.60%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4577285      6.07%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3828701      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1909909      2.53%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1856148      2.46%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       801804      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3757196      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75389002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100184148                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123130666                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18523767                       # Number of memory references committed
system.switch_cpus1.commit.loads             11288372                       # Number of loads committed
system.switch_cpus1.commit.membars              16698                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17659861                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110985547                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2512389                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3757196                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255188397                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375674099                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1126113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100184148                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123130666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100184148                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849152                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849152                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177645                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177645                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652458807                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198449911                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187818642                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33396                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85071574                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31455910                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25645192                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100138                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13296770                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12297686                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3390518                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92969                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31466973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172781491                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31455910                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15688204                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38382821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11160461                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5228153                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15534001                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1018846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84112392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45729571     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2539588      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4747836      5.64%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4727678      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2936866      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2334285      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1461489      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1373400      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18261679     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84112392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369758                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.031013                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32809511                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5169589                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36872949                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226153                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9034183                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5320742                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207306130                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9034183                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35192142                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1001518                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       904868                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34671065                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3308610                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199903129                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1376902                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1011916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280688767                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    932614666                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    932614666                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173638691                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107050071                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35540                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17098                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9203415                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18494176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9448759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118091                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3393585                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188462467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150132129                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       294163                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63706062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194896317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84112392                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784899                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28677195     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18287120     21.74%     55.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12187122     14.49%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7926381      9.42%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8344393      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4036469      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3186077      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       725837      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741798      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84112392                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         936046     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178478     13.83%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176131     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125588458     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2017119      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17097      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14521206      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7988249      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150132129                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764774                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1290655                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385961468                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252203061                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146700612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151422784                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468274                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7174604                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1892                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2277861                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9034183                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         520356                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90319                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188496666                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18494176                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9448759                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17098                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1313479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2480679                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148146148                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13857440                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1985981                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21659066                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21008895                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7801626                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741429                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146746481                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146700612                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93515817                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268373114                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724437                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348454                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101126776                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124516662                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63980409                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2125543                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75078208                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28349913     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21090728     28.09%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8761937     11.67%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4370406      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4364020      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1765658      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1775000      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       947896      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3652650      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75078208                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101126776                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124516662                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18490470                       # Number of memory references committed
system.switch_cpus2.commit.loads             11319572                       # Number of loads committed
system.switch_cpus2.commit.membars              17098                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17972639                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112179947                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2568140                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3652650                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259922629                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386034235                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 959182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101126776                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124516662                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101126776                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841237                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841237                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188726                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188726                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665487410                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203789186                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190429457                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34196                       # number of misc regfile writes
system.l2.replacements                          27477                       # number of replacements
system.l2.tagsinuse                      32767.988878                       # Cycle average of tags in use
system.l2.total_refs                          1723105                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60245                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.601627                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1002.959563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.039004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6360.847921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.556688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3924.743799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.103302                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2592.507518                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8098.621353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6116.069172                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4642.540556                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030608                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.194118                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000322                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.119774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.079117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.247150                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186648                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141679                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82513                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43739                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33758                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  160010                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57773                       # number of Writeback hits
system.l2.Writeback_hits::total                 57773                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82513                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43739                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33758                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160010                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82513                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43739                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33758                       # number of overall hits
system.l2.overall_hits::total                  160010                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8538                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5599                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27474                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5599                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27476                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13299                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8540                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5599                       # number of overall misses
system.l2.overall_misses::total                 27476                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       462238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    734453983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       550497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    453635263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    316783050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1506480778                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        80482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         80482                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       462238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    734453983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       550497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    453715745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    316783050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1506561260                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       462238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    734453983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       550497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    453715745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    316783050                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1506561260                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              187484                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57773                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57773                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95812                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187486                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95812                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187486                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.138803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.163322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146541                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.138803                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.163354                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.142262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146550                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.138803                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.163354                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.142262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146550                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42021.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55226.256335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42345.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53131.326189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56578.505090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54832.961272                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        40241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40241                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42021.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55226.256335                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42345.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53128.307377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56578.505090                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54831.899112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42021.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55226.256335                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42345.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53128.307377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56578.505090                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54831.899112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14050                       # number of writebacks
system.l2.writebacks::total                     14050                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27474                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27476                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       399246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    658014715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       475510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    403971479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       515688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    284461357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1347837995                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        69309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        69309                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       399246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    658014715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       475510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    404040788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       515688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    284461357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1347907304                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       399246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    658014715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       475510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    404040788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       515688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    284461357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1347907304                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.138803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.163322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146541                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.138803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.163354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.142262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.138803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.163354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.142262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146550                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36295.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49478.510790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36577.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47314.532560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36834.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50805.743347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49058.673473                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 34654.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34654.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36295.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49478.510790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36577.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47311.567681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36834.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50805.743347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49057.624982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36295.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49478.510790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36577.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47311.567681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36834.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50805.743347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49057.624982                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996636                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015645439                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843276.658802                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996636                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15637778                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15637778                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15637778                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15637778                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15637778                       # number of overall hits
system.cpu0.icache.overall_hits::total       15637778                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       518608                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       518608                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       518608                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       518608                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       518608                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       518608                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15637789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15637789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15637789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15637789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15637789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15637789                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47146.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47146.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47146.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47146.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47146.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47146.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       478908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       478908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       478908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       478908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       478908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       478908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43537.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43537.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43537.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43537.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43537.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43537.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95812                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191874250                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96068                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1997.275367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497324                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502676                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11610218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11610218                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19319673                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19319673                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19319673                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19319673                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358317                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358317                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358387                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358387                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358387                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358387                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10226422425                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10226422425                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1855359                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1855359                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10228277784                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10228277784                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10228277784                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10228277784                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11968535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11968535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19678060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19678060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19678060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19678060                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029938                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018213                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018213                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018213                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018213                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28540.154179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28540.154179                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26505.128571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26505.128571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28539.756699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28539.756699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28539.756699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28539.756699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22617                       # number of writebacks
system.cpu0.dcache.writebacks::total            22617                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262505                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262505                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262575                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262575                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262575                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95812                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95812                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95812                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95812                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95812                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95812                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1564173869                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1564173869                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1564173869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1564173869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1564173869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1564173869                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004869                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004869                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16325.448472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16325.448472                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16325.448472                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16325.448472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16325.448472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16325.448472                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997064                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020042419                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056537.135081                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997064                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16818998                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16818998                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16818998                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16818998                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16818998                       # number of overall hits
system.cpu1.icache.overall_hits::total       16818998                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       714830                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       714830                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       714830                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       714830                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       714830                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       714830                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16819014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16819014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16819014                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16819014                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16819014                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16819014                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44676.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44676.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44676.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44676.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44676.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44676.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       565313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       565313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       565313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       565313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       565313                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       565313                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43485.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43485.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43485.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43485.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43485.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43485.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52279                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174151698                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52535                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3314.965223                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.218280                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.781720                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911009                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088991                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10450147                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10450147                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7198043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7198043                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17649                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17649                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16698                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16698                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17648190                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17648190                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17648190                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17648190                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133380                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2947                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2947                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136327                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4406179582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4406179582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    177812266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    177812266                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4583991848                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4583991848                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4583991848                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4583991848                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10583527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10583527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7200990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7200990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17784517                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17784517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17784517                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17784517                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012603                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012603                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007665                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007665                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007665                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007665                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33034.784690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33034.784690                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 60336.703767                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60336.703767                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33624.974128                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33624.974128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33624.974128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33624.974128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       680859                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 56738.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24610                       # number of writebacks
system.cpu1.dcache.writebacks::total            24610                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81103                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2945                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2945                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84048                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84048                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52277                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52277                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52279                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    865532708                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    865532708                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        82482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        82482                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    865615190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    865615190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    865615190                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    865615190                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16556.663695                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16556.663695                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        41241                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        41241                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16557.608026                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16557.608026                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16557.608026                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16557.608026                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997719                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018493858                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199770.751620                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997719                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15533984                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15533984                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15533984                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15533984                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15533984                       # number of overall hits
system.cpu2.icache.overall_hits::total       15533984                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15534001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15534001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15534001                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15534001                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15534001                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15534001                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39357                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169843934                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39613                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4287.580693                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.832555                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.167445                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905596                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094404                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10572712                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10572712                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7137262                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7137262                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17098                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17098                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17098                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17098                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17709974                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17709974                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17709974                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17709974                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102983                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102983                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102983                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102983                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102983                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102983                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3335291240                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3335291240                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3335291240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3335291240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3335291240                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3335291240                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10675695                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10675695                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7137262                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7137262                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17812957                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17812957                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17812957                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17812957                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009646                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009646                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005781                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005781                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005781                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005781                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32386.813746                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32386.813746                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32386.813746                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32386.813746                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32386.813746                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32386.813746                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10546                       # number of writebacks
system.cpu2.dcache.writebacks::total            10546                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63626                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63626                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63626                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63626                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63626                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39357                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39357                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39357                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39357                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    581262541                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    581262541                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    581262541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    581262541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    581262541                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    581262541                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14768.974795                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14768.974795                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14768.974795                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14768.974795                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14768.974795                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14768.974795                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
