TimeQuest Timing Analyzer report for de0_tdc
Sat Jul 14 13:10:19 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 17. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 38. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 39. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 40. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 60. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 61. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 62. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Slow Corner Signal Integrity Metrics
 85. Fast Corner Signal Integrity Metrics
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; de0_tdc                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; de0_tdc.sdc   ; OK     ; Sat Jul 14 13:10:16 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000   ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] } ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 200.000 ; 5.0 MHz   ; 100.000 ; 200.000 ; 50.00      ; 10        ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] } ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 5.000   ; 200.0 MHz ; 0.000   ; 2.500   ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; CLOCK_50                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                 ; { CLOCK_50 }                                                      ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 235.24 MHz ; 235.24 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 294.72 MHz ; 294.72 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 334.9 MHz  ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.749   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 2.850   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.014 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.298 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.356 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.357 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.252   ; 0.000         ;
; CLOCK_50                                                      ; 9.740   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.737  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.793 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.749 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.185      ;
; 0.755 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.179      ;
; 0.801 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.133      ;
; 0.807 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.127      ;
; 0.818 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.116      ;
; 0.863 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.071      ;
; 0.870 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.064      ;
; 0.915 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.019      ;
; 0.917 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 4.017      ;
; 0.938 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.996      ;
; 0.965 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.969      ;
; 0.969 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.965      ;
; 0.969 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.965      ;
; 0.971 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.963      ;
; 0.971 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.963      ;
; 0.971 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.963      ;
; 0.971 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.963      ;
; 0.972 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.962      ;
; 0.973 ; phase_controller:ph_ctl|clk_div[5] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.961      ;
; 0.977 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.957      ;
; 0.977 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.957      ;
; 0.977 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.957      ;
; 0.977 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.957      ;
; 0.978 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.956      ;
; 0.979 ; phase_controller:ph_ctl|clk_div[1] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.955      ;
; 0.990 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.944      ;
; 1.017 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.917      ;
; 1.021 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.913      ;
; 1.031 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.903      ;
; 1.034 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.900      ;
; 1.040 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.894      ;
; 1.040 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.894      ;
; 1.040 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.894      ;
; 1.040 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.894      ;
; 1.041 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.893      ;
; 1.042 ; phase_controller:ph_ctl|clk_div[7] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.892      ;
; 1.083 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.851      ;
; 1.085 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.849      ;
; 1.085 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.849      ;
; 1.085 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.849      ;
; 1.085 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.849      ;
; 1.086 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.848      ;
; 1.086 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.848      ;
; 1.087 ; phase_controller:ph_ctl|clk_div[0] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.847      ;
; 1.101 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.833      ;
; 1.102 ; phase_controller:ph_ctl|clk_max[2] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.832      ;
; 1.122 ; diff200:diff_inst|diff_1[8]        ; byass_data:byass_data1|output_buf[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.810      ;
; 1.124 ; phase_controller:ph_ctl|clk_div[3] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.810      ;
; 1.129 ; phase_controller:ph_ctl|clk_max[6] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.805      ;
; 1.139 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.795      ;
; 1.139 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.795      ;
; 1.139 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.795      ;
; 1.139 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.795      ;
; 1.140 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.794      ;
; 1.141 ; phase_controller:ph_ctl|clk_max[0] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.793      ;
; 1.153 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.781      ;
; 1.154 ; phase_controller:ph_ctl|clk_max[2] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.780      ;
; 1.160 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.774      ;
; 1.160 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.774      ;
; 1.160 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.774      ;
; 1.160 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.774      ;
; 1.161 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.773      ;
; 1.162 ; phase_controller:ph_ctl|clk_max[4] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.772      ;
; 1.163 ; phase_controller:ph_ctl|clk_max[1] ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.771      ;
; 1.176 ; phase_controller:ph_ctl|clk_div[3] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.758      ;
; 1.181 ; phase_controller:ph_ctl|clk_max[6] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.753      ;
; 1.187 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.747      ;
; 1.187 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.747      ;
; 1.187 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.747      ;
; 1.187 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.747      ;
; 1.188 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.746      ;
; 1.189 ; phase_controller:ph_ctl|clk_div[2] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.745      ;
; 1.191 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.743      ;
; 1.191 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.743      ;
; 1.191 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.743      ;
; 1.191 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.743      ;
; 1.192 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.742      ;
; 1.193 ; phase_controller:ph_ctl|clk_max[7] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.741      ;
; 1.196 ; diff200:diff_inst|diff_1[8]        ; byass_data:byass_data1|output_buf[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.739      ;
; 1.215 ; phase_controller:ph_ctl|clk_max[1] ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.719      ;
; 1.253 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.681      ;
; 1.253 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.681      ;
; 1.253 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.681      ;
; 1.253 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.681      ;
; 1.254 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.680      ;
; 1.255 ; phase_controller:ph_ctl|clk_div[4] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.679      ;
; 1.256 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.678      ;
; 1.256 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.678      ;
; 1.256 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.678      ;
; 1.256 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.678      ;
; 1.257 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.677      ;
; 1.258 ; phase_controller:ph_ctl|clk_max[5] ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.676      ;
; 1.288 ; diff200:diff_inst|diff_1[13]       ; byass_data:byass_data1|output_buf[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.647      ;
; 1.323 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.611      ;
; 1.323 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.611      ;
; 1.323 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.611      ;
; 1.323 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.611      ;
; 1.324 ; phase_controller:ph_ctl|clk_div[6] ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.610      ;
; 1.324 ; phase_controller:ph_ctl|clk_max[2] ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.610      ;
; 1.324 ; phase_controller:ph_ctl|clk_max[2] ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.610      ;
+-------+------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.850   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.843     ; 1.172      ;
; 2.852   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.843     ; 1.170      ;
; 2.891   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.151      ;
; 3.019   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.023      ;
; 3.022   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.020      ;
; 3.125   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.843     ; 0.897      ;
; 496.607 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 3.328      ;
; 496.763 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 3.169      ;
; 496.832 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 3.103      ;
; 496.997 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.935      ;
; 497.111 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.819      ;
; 497.119 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.811      ;
; 497.121 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.809      ;
; 497.145 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.785      ;
; 497.249 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.686      ;
; 497.299 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.633      ;
; 497.382 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.553      ;
; 497.383 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.547      ;
; 497.428 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.504      ;
; 497.429 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.506      ;
; 497.439 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.496      ;
; 497.485 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.445      ;
; 497.526 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.404      ;
; 497.632 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.298      ;
; 497.654 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.276      ;
; 497.656 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.276      ;
; 497.657 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 2.273      ;
; 497.679 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.256      ;
; 497.739 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.196      ;
; 497.745 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.190      ;
; 497.749 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.186      ;
; 497.806 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.129      ;
; 497.871 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.061      ;
; 497.882 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.053      ;
; 497.992 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.943      ;
; 498.096 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.836      ;
; 498.141 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.794      ;
; 498.245 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.687      ;
; 498.650 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.285      ;
; 498.680 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.255      ;
; 498.689 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.067     ; 1.239      ;
; 498.694 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.067     ; 1.234      ;
; 498.702 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.233      ;
; 498.733 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.200      ;
; 498.734 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.199      ;
; 498.749 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.184      ;
; 498.804 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.128      ;
; 498.859 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.076      ;
; 498.909 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.023      ;
; 498.919 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.013      ;
; 498.938 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.994      ;
; 498.943 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.989      ;
; 498.945 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.987      ;
; 498.967 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.965      ;
; 498.975 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.957      ;
; 499.077 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.855      ;
; 499.079 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.854      ;
; 499.082 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.851      ;
; 499.085 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.848      ;
; 499.088 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.845      ;
; 499.088 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.845      ;
; 499.099 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.833      ;
; 499.099 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.834      ;
; 499.100 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.833      ;
; 499.101 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.831      ;
; 499.130 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.802      ;
; 499.222 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.711      ;
; 499.223 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.709      ;
; 499.224 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.709      ;
; 499.227 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.705      ;
; 499.229 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.703      ;
; 499.231 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.701      ;
; 499.232 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.700      ;
; 499.234 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.699      ;
; 499.234 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.699      ;
; 499.234 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.698      ;
; 499.234 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.698      ;
; 499.235 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.698      ;
; 499.236 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.697      ;
; 499.244 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.689      ;
; 499.244 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.689      ;
; 499.245 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.687      ;
; 499.246 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.687      ;
; 499.247 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.686      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.014 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.920      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.018 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.916      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.019 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.915      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.126 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.808      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.242 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.692      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.247 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.687      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.362 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.572      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.366 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.568      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 199.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 1.035      ;
; 199.288 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.996      ;
; 199.288 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.996      ;
; 199.294 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.990      ;
; 199.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.971      ;
; 199.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.967      ;
; 199.319 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.965      ;
; 199.325 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.959      ;
; 199.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.952      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.298 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.862      ;
; 0.307 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.871      ;
; 0.316 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.881      ;
; 0.323 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.887      ;
; 0.345 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.909      ;
; 0.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.912      ;
; 0.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.912      ;
; 0.380 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.944      ;
; 0.578 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.799      ;
; 0.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.801      ;
; 0.597 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.815      ;
; 0.701 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.919      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.071      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.071      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.073      ;
; 0.867 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.085      ;
; 0.867 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.090      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.090      ;
; 0.963 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.967 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.185      ;
; 0.976 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.194      ;
; 0.979 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.197      ;
; 0.981 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.200      ;
; 0.982 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.200      ;
; 0.984 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.202      ;
; 0.984 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.202      ;
; 1.075 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.293      ;
; 1.077 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.295      ;
; 1.086 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.304      ;
; 1.088 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.306      ;
; 1.091 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.309      ;
; 1.093 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.311      ;
; 1.094 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.312      ;
; 1.096 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.314      ;
; 1.187 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.405      ;
; 1.189 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.407      ;
; 1.198 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.416      ;
; 1.200 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.418      ;
; 1.203 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.421      ;
; 1.205 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.423      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.575 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.793      ;
; 1.603 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.821      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.754 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.972      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.765 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.983      ;
; 1.765 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.983      ;
; 1.796 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.014      ;
; 1.796 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.014      ;
; 1.796 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.014      ;
; 1.796 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.014      ;
; 2.012 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.230      ;
; 2.012 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.230      ;
; 2.012 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.230      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff200mlt:diff_inst_mlt|recv                                                  ; diff200mlt:diff_inst_mlt|recv                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff200:diff_inst|buf2_rdy                                                     ; diff200:diff_inst|buf2_rdy                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff200:diff_inst|buf1_rdy                                                     ; diff200:diff_inst|buf1_rdy                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; diff200:diff_inst|recv                                                         ; diff200:diff_inst|recv                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_10k                                                ; phase_controller:ph_ctl|clk_10k                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|spi_write                                     ; spi_data_transm:spi_data_transm1|spi_write                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|clkout                                        ; spi_data_transm:spi_data_transm1|clkout                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_10k                                                                        ; clk_10k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_20k                                                                        ; clk_20k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_20m                                                                        ; clk_20m                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_40k                                                                        ; clk_40k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm|spi_write                                      ; spi_data_transm:spi_data_transm|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm|clkout                                         ; spi_data_transm:spi_data_transm|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_10k                                         ; phase_controller200:ph_ctl_200|clk_10k                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[0]                                      ; phase_controller200:ph_ctl_200|clk_max[0]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[6]                                      ; phase_controller200:ph_ctl_200|clk_max[6]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[5]                                      ; phase_controller200:ph_ctl_200|clk_max[5]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[10]                                     ; phase_controller200:ph_ctl_200|clk_max[10]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[4]                                      ; phase_controller200:ph_ctl_200|clk_max[4]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[3]                                      ; phase_controller200:ph_ctl_200|clk_max[3]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[2]                                      ; phase_controller200:ph_ctl_200|clk_max[2]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[1]                                      ; phase_controller200:ph_ctl_200|clk_max[1]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller200:ph_ctl_200|clk_max[12]                                     ; phase_controller200:ph_ctl_200|clk_max[12]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[13]                                            ; phase_controller:ph_ctl|clk_max[13]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[10]                                            ; phase_controller:ph_ctl|clk_max[10]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[8]                                             ; phase_controller:ph_ctl|clk_max[8]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[9]                                             ; phase_controller:ph_ctl|clk_max[9]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[3]                                             ; phase_controller:ph_ctl|clk_max[3]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[2]                                             ; phase_controller:ph_ctl|clk_max[2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[6]                                             ; phase_controller:ph_ctl|clk_max[6]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[7]                                             ; phase_controller:ph_ctl|clk_max[7]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[5]                                             ; phase_controller:ph_ctl|clk_max[5]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[4]                                             ; phase_controller:ph_ctl|clk_max[4]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[1]                                             ; phase_controller:ph_ctl|clk_max[1]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[0]                                             ; phase_controller:ph_ctl|clk_max[0]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; tdc:tdc_inst_1|s_out_fr                                                        ; tdc:tdc_inst_1|s_out_fr                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.369 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.589      ;
; 0.371 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][4]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][4]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][0]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; spi_data_transm:spi_data_transm|clkout_prev                                    ; spi_data_transm:spi_data_transm|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][6]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][6]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][6]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[4]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[4]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][3]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][3]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[2]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                              ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_clear[0][0]                                ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_clear[0][1]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                         ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                              ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[13]                                  ; diff200mlt:diff_inst_mlt|in_buf_1[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[12]                                  ; diff200mlt:diff_inst_mlt|in_buf_1[12]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[10]                                  ; diff200mlt:diff_inst_mlt|in_buf_1[10]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][8]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][8]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.372 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.592      ;
; 0.374 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.596      ;
; 0.377 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.597      ;
; 0.379 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.601      ;
; 0.393 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.613      ;
; 0.396 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.615      ;
; 0.481 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.701      ;
; 0.501 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.007     ; 0.801      ;
; 0.505 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.027     ; 0.785      ;
; 0.515 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.735      ;
; 0.517 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.737      ;
; 0.525 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.745      ;
; 0.529 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.749      ;
; 0.535 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.754      ;
; 0.537 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.756      ;
; 0.554 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.007     ; 0.854      ;
; 0.595 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.815      ;
; 0.615 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.835      ;
; 0.616 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.836      ;
; 0.643 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.863      ;
; 0.652 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.872      ;
; 0.654 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.874      ;
; 0.710 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.930      ;
; 0.729 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.007     ; 1.029      ;
; 0.730 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.950      ;
; 0.730 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.027     ; 1.010      ;
; 0.744 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.027     ; 1.024      ;
; 0.756 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 0.978      ;
; 0.873 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.092      ;
; 0.885 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.104      ;
; 0.892 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.111      ;
; 0.922 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.136      ;
; 0.924 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.146      ;
; 0.931 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.145      ;
; 0.933 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.155      ;
; 0.972 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.194      ;
; 1.294 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.514      ;
; 1.401 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.621      ;
; 1.466 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.688      ;
; 1.501 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.721      ;
; 1.583 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.805      ;
; 1.649 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.871      ;
; 1.743 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.960      ;
; 1.749 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.969      ;
; 1.751 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.973      ;
; 1.755 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.977      ;
; 1.757 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.979      ;
; 1.786 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.008      ;
; 1.792 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.014      ;
; 1.807 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.024      ;
; 1.815 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.032      ;
; 1.881 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.098      ;
; 1.954 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.176      ;
; 1.961 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.178      ;
; 2.000 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.217      ;
; 2.040 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.262      ;
; 2.077 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.297      ;
; 2.116 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.338      ;
; 2.200 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.420      ;
; 2.241 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.458      ;
; 2.254 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.471      ;
; 2.263 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.480      ;
; 2.316 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.538      ;
; 2.356 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 2.573      ;
; 2.407 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.627      ;
; 2.495 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.717      ;
; 2.592 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.812      ;
; 2.939 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 3.161      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_10k       ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[0]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[10]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[11]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[12]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[13]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[14]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[15]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[1]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[2]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[3]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[4]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[5]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[6]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[7]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[8]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[9]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[0]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[10]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[12]   ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[1]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[2]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[3]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[4]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[5]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[6]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[7]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_max[8]    ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|key_ctl_d[0]  ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|key_ctl_d[1]  ;
; 2.257 ; 2.473        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|key_ctl_q[0]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.737  ; 99.967       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.789  ; 100.019      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.793 ; 250.009      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.803 ; 249.987      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01010|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01011|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01100|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01101|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01110|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01111|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10000|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01010|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01011|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01100|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01101|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01110|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01111|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.10000|clk                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.286 ; 4.851 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.093 ; 4.642 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.286 ; 4.851 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.918 ; 6.424 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.751 ; 6.390 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.918 ; 6.424 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.849 ; 4.427 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.383 ; -3.919 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.383 ; -3.919 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -3.569 ; -4.119 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.735 ; -4.343 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.897 ; -4.449 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.735 ; -4.343 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -3.143 ; -3.710 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.035   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.659   ; 3.636   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.557   ; 4.611   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.911   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.421   ; 4.355   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.920   ; 3.973   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.092 ; 105.993 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.584 ; 106.489 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.247 ; 106.135 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.296 ; 106.161 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.359 ; 106.231 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.491 ; 106.385 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.499 ; 106.352 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.035 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.911 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 5.264   ; 5.194   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 4.979   ; 4.998   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 6.363   ; 6.298   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 6.361   ; 6.387   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.848   ; 4.794   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 5.272   ; 5.185   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 6.361   ; 6.387   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.701   ; 4.702   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 4.175   ; 4.123   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.019   ; 4.953   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.934   ; 4.914   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 5.194   ; 5.183   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.315   ; 6.376   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.272   ; 6.311   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.663   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.211   ; 3.184   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.069   ; 4.125   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.539   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 3.943   ; 3.875   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.456   ; 3.513   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 105.551 ; 105.450 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.551 ; 105.450 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.023 ; 105.927 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.144 ; 106.042 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.700 ; 105.587 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.747 ; 105.612 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 105.807 ; 105.679 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 105.934 ; 105.827 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 105.942 ; 105.796 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.663 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.539 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.753   ; 4.680   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 4.481   ; 4.494   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.806   ; 5.739   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.709   ; 3.653   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.353   ; 4.296   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.760   ; 4.672   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 5.806   ; 5.825   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.213   ; 4.209   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.709   ; 3.653   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.518   ; 4.449   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.435   ; 4.411   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.684   ; 4.669   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 4.921   ; 4.857   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 4.880   ; 4.794   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.960 ;    ;    ; 6.406 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.822 ;    ;    ; 6.256 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 261.92 MHz ; 261.92 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 324.46 MHz ; 324.46 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 374.81 MHz ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.182   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.082   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.332 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.289 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.311 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.313 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.247   ; 0.000         ;
; CLOCK_50                                                      ; 9.713   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.741  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.791 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.182 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.759      ;
; 1.186 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.755      ;
; 1.217 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.724      ;
; 1.221 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.720      ;
; 1.251 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.690      ;
; 1.286 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.655      ;
; 1.292 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.649      ;
; 1.327 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.614      ;
; 1.345 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.596      ;
; 1.365 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.576      ;
; 1.376 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.565      ;
; 1.377 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.564      ;
; 1.377 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.564      ;
; 1.377 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.564      ;
; 1.377 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.564      ;
; 1.378 ; phase_controller:ph_ctl|clk_div[1]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.563      ;
; 1.380 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.561      ;
; 1.380 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.561      ;
; 1.381 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.560      ;
; 1.381 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.560      ;
; 1.381 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.560      ;
; 1.381 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.560      ;
; 1.382 ; phase_controller:ph_ctl|clk_div[5]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.559      ;
; 1.385 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.556      ;
; 1.386 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.555      ;
; 1.400 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.541      ;
; 1.420 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.521      ;
; 1.421 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.520      ;
; 1.444 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.497      ;
; 1.444 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.497      ;
; 1.445 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.496      ;
; 1.446 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.495      ;
; 1.446 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.495      ;
; 1.446 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.495      ;
; 1.446 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.495      ;
; 1.447 ; phase_controller:ph_ctl|clk_div[7]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.494      ;
; 1.479 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.462      ;
; 1.479 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.462      ;
; 1.486 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.455      ;
; 1.487 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.454      ;
; 1.487 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.454      ;
; 1.487 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.454      ;
; 1.487 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.454      ;
; 1.488 ; phase_controller:ph_ctl|clk_div[0]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.453      ;
; 1.500 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.441      ;
; 1.509 ; phase_controller:ph_ctl|clk_max[2]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.432      ;
; 1.522 ; phase_controller:ph_ctl|clk_max[6]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.419      ;
; 1.523 ; phase_controller:ph_ctl|clk_div[3]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.418      ;
; 1.535 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.406      ;
; 1.539 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.402      ;
; 1.540 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.401      ;
; 1.540 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.401      ;
; 1.540 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.401      ;
; 1.540 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.401      ;
; 1.541 ; phase_controller:ph_ctl|clk_max[0]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.400      ;
; 1.544 ; phase_controller:ph_ctl|clk_max[2]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.397      ;
; 1.557 ; phase_controller:ph_ctl|clk_max[6]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.384      ;
; 1.558 ; phase_controller:ph_ctl|clk_div[3]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.383      ;
; 1.559 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.382      ;
; 1.559 ; diff200:diff_inst|diff_1[8]            ; byass_data:byass_data1|output_buf[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.381      ;
; 1.560 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.381      ;
; 1.560 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.381      ;
; 1.560 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.381      ;
; 1.560 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.381      ;
; 1.561 ; phase_controller:ph_ctl|clk_max[4]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.380      ;
; 1.565 ; phase_controller:ph_ctl|clk_max[1]     ; phase_controller:ph_ctl|clk_max[1]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.376      ;
; 1.579 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.362      ;
; 1.580 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.361      ;
; 1.580 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.361      ;
; 1.580 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.361      ;
; 1.580 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.361      ;
; 1.580 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.361      ;
; 1.581 ; phase_controller:ph_ctl|clk_div[2]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.360      ;
; 1.581 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.360      ;
; 1.581 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.360      ;
; 1.581 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.360      ;
; 1.581 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.360      ;
; 1.582 ; phase_controller:ph_ctl|clk_max[7]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.359      ;
; 1.597 ; diff200:diff_inst|diff_1[8]            ; byass_data:byass_data1|output_buf[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.345      ;
; 1.600 ; phase_controller:ph_ctl|clk_max[1]     ; phase_controller:ph_ctl|clk_max[3]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.341      ;
; 1.638 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.303      ;
; 1.638 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.303      ;
; 1.639 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.639 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.302      ;
; 1.640 ; phase_controller:ph_ctl|clk_max[5]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.301      ;
; 1.640 ; phase_controller:ph_ctl|clk_div[4]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.301      ;
; 1.686 ; phase_controller200:ph_ctl_200|clk_10k ; tdc:tdc_inst_1|lr_mod[0][0]          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.063     ; 0.746      ;
; 1.688 ; diff200:diff_inst|diff_1[13]           ; byass_data:byass_data1|output_buf[4] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 3.254      ;
; 1.694 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[0]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.247      ;
; 1.695 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[2]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.246      ;
; 1.695 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[6]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.246      ;
; 1.695 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[5]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.246      ;
; 1.695 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[4]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.246      ;
; 1.696 ; phase_controller:ph_ctl|clk_div[6]     ; phase_controller:ph_ctl|clk_max[7]   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.245      ;
+-------+----------------------------------------+--------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.082   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.747     ; 1.036      ;
; 3.084   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.747     ; 1.034      ;
; 3.118   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.728     ; 1.019      ;
; 3.230   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.728     ; 0.907      ;
; 3.232   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.728     ; 0.905      ;
; 3.327   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.747     ; 0.791      ;
; 496.918 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 3.025      ;
; 497.136 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 2.805      ;
; 497.191 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.752      ;
; 497.335 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 2.606      ;
; 497.431 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.508      ;
; 497.433 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.506      ;
; 497.450 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.489      ;
; 497.472 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.467      ;
; 497.493 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.450      ;
; 497.566 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 2.375      ;
; 497.668 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.275      ;
; 497.677 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.262      ;
; 497.694 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 2.247      ;
; 497.730 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.213      ;
; 497.730 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.213      ;
; 497.763 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.176      ;
; 497.803 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.136      ;
; 497.898 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.041      ;
; 497.916 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.023      ;
; 497.917 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 2.022      ;
; 497.926 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 2.015      ;
; 497.939 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 2.004      ;
; 497.996 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.947      ;
; 498.002 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.941      ;
; 498.003 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.940      ;
; 498.040 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.903      ;
; 498.105 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.838      ;
; 498.113 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.828      ;
; 498.213 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.730      ;
; 498.308 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.635      ;
; 498.313 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.628      ;
; 498.448 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.493      ;
; 498.789 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.153      ;
; 498.817 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.058     ; 1.120      ;
; 498.821 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.058     ; 1.116      ;
; 498.826 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.117      ;
; 498.842 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.052     ; 1.101      ;
; 498.869 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.072      ;
; 498.875 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.066      ;
; 498.886 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.055      ;
; 498.938 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.003      ;
; 498.989 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 0.953      ;
; 499.032 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.909      ;
; 499.043 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.898      ;
; 499.056 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.885      ;
; 499.057 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.884      ;
; 499.058 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.883      ;
; 499.077 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.864      ;
; 499.086 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.855      ;
; 499.171 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.770      ;
; 499.174 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.767      ;
; 499.176 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.765      ;
; 499.177 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.763      ;
; 499.181 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.759      ;
; 499.182 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.759      ;
; 499.191 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.750      ;
; 499.192 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.749      ;
; 499.193 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.748      ;
; 499.194 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.747      ;
; 499.217 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.724      ;
; 499.307 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.634      ;
; 499.308 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.633      ;
; 499.309 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.631      ;
; 499.311 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.629      ;
; 499.312 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.629      ;
; 499.312 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.629      ;
; 499.312 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.629      ;
; 499.314 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.627      ;
; 499.314 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.627      ;
; 499.319 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.621      ;
; 499.320 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.620      ;
; 499.321 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.619      ;
; 499.322 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.618      ;
; 499.330 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.611      ;
; 499.331 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.610      ;
; 499.332 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.609      ;
; 499.332 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.609      ;
; 499.333 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.608      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.332 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.609      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.351 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.590      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.429 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.512      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.307      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.650 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.291      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 199.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.930      ;
; 199.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.895      ;
; 199.348 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.895      ;
; 199.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.894      ;
; 199.369 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.874      ;
; 199.373 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.870      ;
; 199.375 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.868      ;
; 199.376 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.867      ;
; 199.387 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.856      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.289 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.795      ;
; 0.306 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.812      ;
; 0.307 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.813      ;
; 0.310 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.816      ;
; 0.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.819      ;
; 0.335 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.841      ;
; 0.336 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.842      ;
; 0.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.843      ;
; 0.367 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.873      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.719      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.722      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.734      ;
; 0.639 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.837      ;
; 0.763 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.961      ;
; 0.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.968      ;
; 0.772 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.975      ;
; 0.779 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.977      ;
; 0.780 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.978      ;
; 0.852 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.050      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.053      ;
; 0.859 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.057      ;
; 0.862 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.060      ;
; 0.866 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.064      ;
; 0.868 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.066      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.067      ;
; 0.873 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.071      ;
; 0.875 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.073      ;
; 0.876 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.074      ;
; 0.883 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.081      ;
; 0.948 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.146      ;
; 0.955 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.153      ;
; 0.962 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.160      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.163      ;
; 0.969 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.167      ;
; 0.972 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.170      ;
; 0.972 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.170      ;
; 0.979 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.177      ;
; 1.044 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.242      ;
; 1.051 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.249      ;
; 1.058 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.256      ;
; 1.065 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.263      ;
; 1.068 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.266      ;
; 1.075 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.273      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.423 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.621      ;
; 1.458 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.656      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.779      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.588 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.786      ;
; 1.588 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.786      ;
; 1.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.827      ;
; 1.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.827      ;
; 1.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.827      ;
; 1.629 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.827      ;
; 1.810 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 2.008      ;
; 1.810 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 2.008      ;
; 1.810 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 2.008      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; diff200:diff_inst|buf2_rdy                                                     ; diff200:diff_inst|buf2_rdy                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; diff200:diff_inst|buf1_rdy                                                     ; diff200:diff_inst|buf1_rdy                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; diff200:diff_inst|recv                                                         ; diff200:diff_inst|recv                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|spi_write                                     ; spi_data_transm:spi_data_transm1|spi_write                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|clkout                                        ; spi_data_transm:spi_data_transm1|clkout                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_10k                                                                        ; clk_10k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20k                                                                        ; clk_20k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20m                                                                        ; clk_20m                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_40k                                                                        ; clk_40k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|spi_write                                      ; spi_data_transm:spi_data_transm|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm|clkout                                         ; spi_data_transm:spi_data_transm|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_10k                                                ; phase_controller:ph_ctl|clk_10k                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff200mlt:diff_inst_mlt|recv                                                  ; diff200mlt:diff_inst_mlt|recv                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_10k                                         ; phase_controller200:ph_ctl_200|clk_10k                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[0]                                      ; phase_controller200:ph_ctl_200|clk_max[0]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[6]                                      ; phase_controller200:ph_ctl_200|clk_max[6]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[5]                                      ; phase_controller200:ph_ctl_200|clk_max[5]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[10]                                     ; phase_controller200:ph_ctl_200|clk_max[10]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[4]                                      ; phase_controller200:ph_ctl_200|clk_max[4]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[3]                                      ; phase_controller200:ph_ctl_200|clk_max[3]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[2]                                      ; phase_controller200:ph_ctl_200|clk_max[2]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[1]                                      ; phase_controller200:ph_ctl_200|clk_max[1]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller200:ph_ctl_200|clk_max[12]                                     ; phase_controller200:ph_ctl_200|clk_max[12]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[13]                                            ; phase_controller:ph_ctl|clk_max[13]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[10]                                            ; phase_controller:ph_ctl|clk_max[10]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[8]                                             ; phase_controller:ph_ctl|clk_max[8]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[9]                                             ; phase_controller:ph_ctl|clk_max[9]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[3]                                             ; phase_controller:ph_ctl|clk_max[3]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[2]                                             ; phase_controller:ph_ctl|clk_max[2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[6]                                             ; phase_controller:ph_ctl|clk_max[6]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[7]                                             ; phase_controller:ph_ctl|clk_max[7]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[5]                                             ; phase_controller:ph_ctl|clk_max[5]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[4]                                             ; phase_controller:ph_ctl|clk_max[4]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[1]                                             ; phase_controller:ph_ctl|clk_max[1]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; phase_controller:ph_ctl|clk_max[0]                                             ; phase_controller:ph_ctl|clk_max[0]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; tdc:tdc_inst_1|s_out_fr                                                        ; tdc:tdc_inst_1|s_out_fr                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.328 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.528      ;
; 0.331 ; spi_data_transm:spi_data_transm|clkout_prev                                    ; spi_data_transm:spi_data_transm|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.334 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_ena[0][0]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][4]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][4]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_clear[0][0]                                ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_clear[0][1]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[4]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[4]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[2]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][0]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_off                              ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_change_clock                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_wrdata[0]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                         ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                              ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.313 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.337 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.535      ;
; 0.337 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.535      ;
; 0.338 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.540      ;
; 0.344 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.545      ;
; 0.357 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.557      ;
; 0.428 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.626      ;
; 0.439 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 0.721      ;
; 0.454 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.031     ; 0.717      ;
; 0.466 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.666      ;
; 0.472 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.671      ;
; 0.475 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.674      ;
; 0.480 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.678      ;
; 0.483 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.681      ;
; 0.484 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 0.766      ;
; 0.485 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.683      ;
; 0.535 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.733      ;
; 0.553 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.751      ;
; 0.554 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.752      ;
; 0.575 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.773      ;
; 0.583 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.781      ;
; 0.603 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.801      ;
; 0.655 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.853      ;
; 0.656 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.012     ; 0.938      ;
; 0.657 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.031     ; 0.920      ;
; 0.666 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.864      ;
; 0.668 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.031     ; 0.931      ;
; 0.703 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.903      ;
; 0.802 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.000      ;
; 0.811 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.009      ;
; 0.813 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.011      ;
; 0.848 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.048      ;
; 0.850 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 1.045      ;
; 0.851 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 1.046      ;
; 0.858 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.058      ;
; 0.892 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.092      ;
; 1.173 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.371      ;
; 1.263 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.461      ;
; 1.293 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.493      ;
; 1.361 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.559      ;
; 1.422 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.622      ;
; 1.458 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.658      ;
; 1.573 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.773      ;
; 1.580 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.780      ;
; 1.581 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.781      ;
; 1.588 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.786      ;
; 1.590 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.787      ;
; 1.638 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.838      ;
; 1.644 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.844      ;
; 1.650 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.847      ;
; 1.670 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.867      ;
; 1.716 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.913      ;
; 1.772 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.972      ;
; 1.799 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.996      ;
; 1.823 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 2.020      ;
; 1.848 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 2.046      ;
; 1.864 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 2.064      ;
; 1.882 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 2.082      ;
; 1.954 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 2.152      ;
; 2.027 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 2.224      ;
; 2.042 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 2.239      ;
; 2.051 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 2.251      ;
; 2.071 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 2.268      ;
; 2.171 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 2.368      ;
; 2.208 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 2.406      ;
; 2.277 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 2.477      ;
; 2.372 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 2.570      ;
; 2.624 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 2.824      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.247 ; 2.463        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[0]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[10]   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[11]   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[12]   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[13]   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[14]   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[15]   ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[1]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[2]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[3]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[4]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[5]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[6]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[7]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[8]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller200:ph_ctl_200|clk_div[9]    ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]          ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]          ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]          ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]          ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]          ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]          ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]           ;
; 2.252 ; 2.468        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.741  ; 99.971       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.795  ; 100.025      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.806 ; 250.022      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                                                       ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                                                         ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00010|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00011|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00100|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01010|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01011|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.724 ; 4.196 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.552 ; 4.010 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 3.724 ; 4.196 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.221 ; 5.601 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.034 ; 5.595 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.221 ; 5.601 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.319 ; 3.828 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.927 ; -3.375 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.927 ; -3.375 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -3.092 ; -3.553 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.243 ; -3.736 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.367 ; -3.859 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.243 ; -3.736 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -2.699 ; -3.197 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.642   ; 3.558   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.394   ; 4.534   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.338   ; 4.232   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.809   ; 3.918   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.391 ; 106.250 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.827 ; 105.688 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.283 ; 106.126 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.391 ; 106.250 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.976 ; 105.812 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.024 ; 105.859 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.075 ; 105.931 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.198 ; 106.036 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.200 ; 106.034 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 5.102   ; 4.992   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 4.851   ; 4.791   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 6.156   ; 6.002   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 6.108   ; 6.060   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.711   ; 4.601   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 5.108   ; 4.935   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 6.108   ; 6.060   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.582   ; 4.509   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 4.093   ; 3.992   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.880   ; 4.769   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.785   ; 4.661   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 5.032   ; 4.903   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.056   ; 5.993   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.011   ; 5.929   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.834   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.247   ; 3.162   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 3.965   ; 4.104   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.691   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 3.916   ; 3.809   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.403   ; 3.513   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 105.337 ; 105.199 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 105.337 ; 105.199 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 105.775 ; 105.619 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 105.879 ; 105.739 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 105.480 ; 105.318 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 105.527 ; 105.363 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 105.576 ; 105.432 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 105.693 ; 105.533 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 105.696 ; 105.531 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.834 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.691 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 4.649   ; 4.538   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 4.408   ; 4.346   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 5.660   ; 5.506   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.682   ; 3.579   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.273   ; 4.162   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.654   ; 4.483   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 5.614   ; 5.563   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.151   ; 4.076   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.682   ; 3.579   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.438   ; 4.327   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.346   ; 4.222   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 4.581   ; 4.452   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 4.797   ; 4.646   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 4.754   ; 4.584   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.531 ;    ;    ; 5.892 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.414 ;    ;    ; 5.765 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.036   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.706   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 198.338 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.153 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.184 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.185 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.268   ; 0.000         ;
; CLOCK_50                                                      ; 9.425   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.748  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.771 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.036 ; phase_controller200:ph_ctl_200|clk_10k              ; tdc:tdc_inst_1|lr_mod[0][0]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.014     ; 0.437      ;
; 2.089 ; phase_controller:ph_ctl|clk_10k                     ; tdc:tdc_inst_0|lr_mod[0][0]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.015     ; 0.383      ;
; 2.602 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.351      ;
; 2.609 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.344      ;
; 2.635 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.318      ;
; 2.642 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.311      ;
; 2.650 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.303      ;
; 2.673 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.280      ;
; 2.683 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.270      ;
; 2.705 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.247      ;
; 2.706 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.247      ;
; 2.710 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.242      ;
; 2.727 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.226      ;
; 2.728 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.225      ;
; 2.730 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.223      ;
; 2.730 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.223      ;
; 2.731 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.222      ;
; 2.731 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.222      ;
; 2.731 ; phase_controller:ph_ctl|clk_div[5]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.222      ;
; 2.735 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.218      ;
; 2.737 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.216      ;
; 2.737 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.216      ;
; 2.738 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.214      ;
; 2.738 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.214      ;
; 2.738 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.215      ;
; 2.738 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.215      ;
; 2.738 ; phase_controller:ph_ctl|clk_div[1]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.215      ;
; 2.743 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.209      ;
; 2.760 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.193      ;
; 2.760 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.193      ;
; 2.771 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.181      ;
; 2.772 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.180      ;
; 2.776 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.177      ;
; 2.778 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.175      ;
; 2.778 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.175      ;
; 2.779 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.174      ;
; 2.779 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.174      ;
; 2.779 ; phase_controller:ph_ctl|clk_div[7]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.174      ;
; 2.793 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.160      ;
; 2.799 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.154      ;
; 2.801 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.152      ;
; 2.801 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.152      ;
; 2.802 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.151      ;
; 2.802 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.151      ;
; 2.802 ; phase_controller:ph_ctl|clk_div[0]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.151      ;
; 2.804 ; diff200:diff_inst|diff_1[8]                         ; byass_data:byass_data1|output_buf[4]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.146      ;
; 2.805 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.147      ;
; 2.807 ; phase_controller:ph_ctl|clk_div[6]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.146      ;
; 2.809 ; phase_controller:ph_ctl|clk_max[2]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.143      ;
; 2.822 ; phase_controller:ph_ctl|clk_div[3]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.131      ;
; 2.826 ; diff200:diff_inst|diff_1[8]                         ; byass_data:byass_data1|output_buf[6]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.123      ;
; 2.831 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.121      ;
; 2.832 ; phase_controller:ph_ctl|clk_max[6]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.120      ;
; 2.833 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.119      ;
; 2.833 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.119      ;
; 2.834 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.118      ;
; 2.834 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.118      ;
; 2.834 ; phase_controller:ph_ctl|clk_max[0]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.118      ;
; 2.836 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.116      ;
; 2.838 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.114      ;
; 2.838 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.114      ;
; 2.839 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.113      ;
; 2.839 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.113      ;
; 2.839 ; phase_controller:ph_ctl|clk_max[4]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.113      ;
; 2.840 ; phase_controller:ph_ctl|clk_div[6]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.113      ;
; 2.841 ; diff200:diff_inst|diff_1[13]                        ; byass_data:byass_data1|output_buf[4]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.109      ;
; 2.842 ; phase_controller:ph_ctl|clk_max[2]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.110      ;
; 2.843 ; phase_controller:ph_ctl|clk_max[1]                  ; phase_controller:ph_ctl|clk_max[1]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.109      ;
; 2.853 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.100      ;
; 2.855 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.098      ;
; 2.855 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.098      ;
; 2.855 ; phase_controller:ph_ctl|clk_div[3]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.098      ;
; 2.856 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.097      ;
; 2.856 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.097      ;
; 2.856 ; phase_controller:ph_ctl|clk_div[2]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.097      ;
; 2.864 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.088      ;
; 2.865 ; phase_controller:ph_ctl|clk_max[6]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.087      ;
; 2.866 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.086      ;
; 2.866 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.086      ;
; 2.867 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.085      ;
; 2.867 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.085      ;
; 2.867 ; phase_controller:ph_ctl|clk_max[7]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.085      ;
; 2.876 ; phase_controller:ph_ctl|clk_max[1]                  ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.076      ;
; 2.877 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[2] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.070      ;
; 2.880 ; diff200:diff_inst|diff_1[5]                         ; byass_data:byass_data1|output_buf[0]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.069      ;
; 2.886 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.067      ;
; 2.888 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.065      ;
; 2.888 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.065      ;
; 2.889 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.064      ;
; 2.889 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.064      ;
; 2.889 ; phase_controller:ph_ctl|clk_div[4]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 2.064      ;
; 2.898 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.054      ;
; 2.900 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.052      ;
; 2.900 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.052      ;
; 2.901 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.051      ;
; 2.901 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.051      ;
; 2.901 ; phase_controller:ph_ctl|clk_max[5]                  ; phase_controller:ph_ctl|clk_max[5]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.051      ;
; 2.901 ; diff200:diff_inst|diff_1[12]                        ; byass_data:byass_data1|output_buf[4]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.049      ;
; 2.902 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.045      ;
; 2.902 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 2.045      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.706   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.499     ; 0.652      ;
; 3.708   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.499     ; 0.650      ;
; 3.735   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.635      ;
; 3.806   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.564      ;
; 3.808   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.562      ;
; 3.856   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.499     ; 0.502      ;
; 498.001 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.951      ;
; 498.130 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.819      ;
; 498.192 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.760      ;
; 498.264 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.686      ;
; 498.307 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.639      ;
; 498.323 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.623      ;
; 498.358 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.588      ;
; 498.370 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.576      ;
; 498.392 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.560      ;
; 498.432 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.518      ;
; 498.504 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.448      ;
; 498.507 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.443      ;
; 498.511 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.435      ;
; 498.525 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.427      ;
; 498.544 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.408      ;
; 498.562 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.384      ;
; 498.582 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.364      ;
; 498.651 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.295      ;
; 498.663 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.283      ;
; 498.666 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.041     ; 1.280      ;
; 498.680 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.272      ;
; 498.688 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.262      ;
; 498.705 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.247      ;
; 498.711 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.241      ;
; 498.713 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.239      ;
; 498.731 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.221      ;
; 498.782 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.170      ;
; 498.804 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.146      ;
; 498.849 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.103      ;
; 498.925 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.027      ;
; 498.932 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.018      ;
; 499.009 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.941      ;
; 499.231 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.034     ; 0.722      ;
; 499.242 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.043     ; 0.702      ;
; 499.245 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 0.707      ;
; 499.247 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.043     ; 0.697      ;
; 499.264 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 0.688      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.654      ;
; 499.297 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.653      ;
; 499.306 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.644      ;
; 499.323 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.626      ;
; 499.334 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.034     ; 0.619      ;
; 499.395 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.555      ;
; 499.399 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.550      ;
; 499.403 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.547      ;
; 499.405 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.544      ;
; 499.405 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.544      ;
; 499.424 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.526      ;
; 499.432 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.518      ;
; 499.498 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.452      ;
; 499.499 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.450      ;
; 499.500 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.450      ;
; 499.501 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.449      ;
; 499.502 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.447      ;
; 499.506 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.444      ;
; 499.510 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.440      ;
; 499.510 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.440      ;
; 499.512 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.438      ;
; 499.513 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.437      ;
; 499.522 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.428      ;
; 499.561 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.388      ;
; 499.564 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.385      ;
; 499.565 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.384      ;
; 499.569 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.380      ;
; 499.571 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.378      ;
; 499.571 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.378      ;
; 499.571 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.379      ;
; 499.572 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.377      ;
; 499.573 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.376      ;
; 499.574 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.375      ;
; 499.575 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.375      ;
; 499.576 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.373      ;
; 499.576 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.374      ;
; 499.577 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.373      ;
; 499.578 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.372      ;
; 499.579 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.371      ;
; 499.579 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.371      ;
; 499.579 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.371      ;
; 499.599 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.338 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.614      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.340 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.612      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.480      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.542 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.410      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 199.543 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.605      ;
; 199.567 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.581      ;
; 199.568 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.580      ;
; 199.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.574      ;
; 199.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.565      ;
; 199.587 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.561      ;
; 199.590 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.558      ;
; 199.593 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.555      ;
; 199.595 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.553      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.153 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.474      ;
; 0.157 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.478      ;
; 0.157 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.478      ;
; 0.159 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.480      ;
; 0.164 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.485      ;
; 0.173 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.494      ;
; 0.174 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.495      ;
; 0.175 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.496      ;
; 0.190 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.511      ;
; 0.310 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.432      ;
; 0.321 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.440      ;
; 0.370 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.489      ;
; 0.459 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.580      ;
; 0.469 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.593      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.638      ;
; 0.522 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.644      ;
; 0.527 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.646      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.655      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.656      ;
; 0.539 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.658      ;
; 0.539 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.658      ;
; 0.540 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.659      ;
; 0.582 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.701      ;
; 0.585 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.707      ;
; 0.591 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.710      ;
; 0.602 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.721      ;
; 0.603 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.722      ;
; 0.605 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.724      ;
; 0.606 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.725      ;
; 0.648 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.767      ;
; 0.651 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.770      ;
; 0.654 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.773      ;
; 0.657 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.776      ;
; 0.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.787      ;
; 0.671 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.790      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.847 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.966      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.937 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.056      ;
; 0.937 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.056      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.075      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.075      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.075      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.075      ;
; 1.090 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.209      ;
; 1.090 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.209      ;
; 1.090 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.209      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff200mlt:diff_inst_mlt|recv                                                  ; diff200mlt:diff_inst_mlt|recv                                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_ena_on                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_1|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|data_wr[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff200:diff_inst|buf2_rdy                                                     ; diff200:diff_inst|buf2_rdy                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff200:diff_inst|buf1_rdy                                                     ; diff200:diff_inst|buf1_rdy                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff200:diff_inst|recv                                                         ; diff200:diff_inst|recv                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                               ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; clk_20k                                                                        ; clk_20k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm1|spi_write                                     ; spi_data_transm:spi_data_transm1|spi_write                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm1|clkout                                        ; spi_data_transm:spi_data_transm1|clkout                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_10k                                                                        ; clk_10k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_20m                                                                        ; clk_20m                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_40k                                                                        ; clk_40k                                                                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|spi_write                                      ; spi_data_transm:spi_data_transm|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|clkout                                         ; spi_data_transm:spi_data_transm|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_10k                                         ; phase_controller200:ph_ctl_200|clk_10k                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[0]                                      ; phase_controller200:ph_ctl_200|clk_max[0]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[6]                                      ; phase_controller200:ph_ctl_200|clk_max[6]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[5]                                      ; phase_controller200:ph_ctl_200|clk_max[5]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[10]                                     ; phase_controller200:ph_ctl_200|clk_max[10]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[4]                                      ; phase_controller200:ph_ctl_200|clk_max[4]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[3]                                      ; phase_controller200:ph_ctl_200|clk_max[3]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[2]                                      ; phase_controller200:ph_ctl_200|clk_max[2]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[1]                                      ; phase_controller200:ph_ctl_200|clk_max[1]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller200:ph_ctl_200|clk_max[12]                                     ; phase_controller200:ph_ctl_200|clk_max[12]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_10k                                                ; phase_controller:ph_ctl|clk_10k                                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[13]                                            ; phase_controller:ph_ctl|clk_max[13]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[10]                                            ; phase_controller:ph_ctl|clk_max[10]                                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[8]                                             ; phase_controller:ph_ctl|clk_max[8]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[9]                                             ; phase_controller:ph_ctl|clk_max[9]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[3]                                             ; phase_controller:ph_ctl|clk_max[3]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[2]                                             ; phase_controller:ph_ctl|clk_max[2]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[6]                                             ; phase_controller:ph_ctl|clk_max[6]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[7]                                             ; phase_controller:ph_ctl|clk_max[7]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[5]                                             ; phase_controller:ph_ctl|clk_max[5]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[4]                                             ; phase_controller:ph_ctl|clk_max[4]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[1]                                             ; phase_controller:ph_ctl|clk_max[1]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[0]                                             ; phase_controller:ph_ctl|clk_max[0]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][4]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][4]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][2]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][2]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[4]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[4]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][3]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][3]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[2]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[2]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_1|frac_sync:fr_sync|data[0][0]                                    ; tdc:tdc_inst_1|frac_sync:fr_sync|sync_data[0][0]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_clear[0][0]                                ; tdc:tdc_inst_1|frac_sync:fr_sync|lr_clear[0][1]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                         ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                              ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[13]                                  ; diff200mlt:diff_inst_mlt|in_buf_1[13]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[12]                                  ; diff200mlt:diff_inst_mlt|in_buf_1[12]                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][8]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][8]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[9]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[9]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][7]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][7]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[8]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[8]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][6]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[7]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[7]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][3]                                      ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][3]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|mlt_x400:mlt_inst|sum_st_5[3]                                   ; diff200mlt:diff_inst_mlt|in_buf_1[3]                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][1]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_1|int_sync:i_sync|data[0][0]                                      ; tdc:tdc_inst_1|int_sync:i_sync|sync_data[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[0]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.419      ;
; 0.195 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.317      ;
; 0.196 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.433      ;
; 0.197 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.199 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.325      ;
; 0.206 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.328      ;
; 0.227 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.464      ;
; 0.257 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.378      ;
; 0.266 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.395      ;
; 0.276 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.399      ;
; 0.310 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.547      ;
; 0.317 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.439      ;
; 0.318 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.544      ;
; 0.327 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.554      ;
; 0.332 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.343 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.465      ;
; 0.350 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.471      ;
; 0.362 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.483      ;
; 0.383 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.505      ;
; 0.397 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.522      ;
; 0.441 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.562      ;
; 0.451 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.572      ;
; 0.455 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.487 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.611      ;
; 0.489 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.612      ;
; 0.495 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.611      ;
; 0.499 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.615      ;
; 0.502 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.627      ;
; 0.683 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.804      ;
; 0.753 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.874      ;
; 0.772 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.895      ;
; 0.800 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.921      ;
; 0.842 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.965      ;
; 0.870 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.994      ;
; 0.929 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 1.048      ;
; 0.929 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.053      ;
; 0.936 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.059      ;
; 0.937 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.061      ;
; 0.938 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.059      ;
; 0.947 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.071      ;
; 0.951 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.074      ;
; 0.960 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 1.079      ;
; 0.964 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 1.083      ;
; 1.010 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.128      ;
; 1.046 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.164      ;
; 1.050 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.174      ;
; 1.063 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.186      ;
; 1.073 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 1.192      ;
; 1.100 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.222      ;
; 1.117 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.241      ;
; 1.176 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.298      ;
; 1.203 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.321      ;
; 1.207 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.325      ;
; 1.212 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 1.331      ;
; 1.238 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.361      ;
; 1.276 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.398      ;
; 1.277 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 1.395      ;
; 1.326 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 1.450      ;
; 1.383 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.505      ;
; 1.557 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.680      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[1]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[3]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_rst      ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[0] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[1] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[2] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[3] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[4] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[5] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[6] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[7] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[8] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[9] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|ctr_ena    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[0]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[1]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[2]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[3]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[4]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[5]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|fr_sum[6]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[1]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[2]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[3]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[4]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[5]       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[0]   ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[1]   ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[2]   ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[3]   ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[4]   ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_out[5]   ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_rst      ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|in_reg[3]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|in_reg[5]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|in_reg[7]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|in_reg[9]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|ip_reg[3]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|ip_reg[5]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|ip_reg[7]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|ip_reg[9]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tn_reg[0]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tn_reg[1]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tn_reg[2]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tn_reg[3]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tn_reg[4]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tn_reg[5]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tp_reg[0]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tp_reg[2]                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_1|time_counter:gen[0].tc_inst|tp_reg[3]                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[0]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[1]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[2]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[3]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[4]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[5]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[6]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[7]                                              ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[0]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[10]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[11]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[12]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[13]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[14]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[15]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[19]                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[1]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[2]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[3]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[4]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[5]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[6]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[7]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[8]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff[9]                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[0]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[10]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[11]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[12]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[13]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[14]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[15]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[19]                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[1]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[2]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[3]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[4]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[5]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[6]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[7]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[8]                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff200:diff_inst|diff_1[9]                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.748  ; 99.978       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.789  ; 100.019      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.991  ; 99.991       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_mosi|clk                     ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_ss|clk                       ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00000|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00001|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00101|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00110|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.00111|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01000|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01001|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.10001|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_write_prev|clk               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.455 ; 3.270 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 2.324 ; 3.125 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 2.455 ; 3.270 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.317 ; 4.148 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.271 ; 4.082 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.317 ; 4.148 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 2.178 ; 2.990 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.909 ; -2.702 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -1.909 ; -2.702 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -2.035 ; -2.841 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.109 ; -2.966 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.216 ; -2.988 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.109 ; -2.966 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.767 ; -2.568 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.301   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 2.257   ; 2.275   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.886   ; 2.792   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.247   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.681   ; 2.756   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.460   ; 2.409   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.701 ; 103.744 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.363 ; 103.333 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.637 ; 103.636 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.701 ; 103.744 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.447 ; 103.424 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.471 ; 103.449 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.511 ; 103.497 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.588 ; 103.570 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.579 ; 103.577 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.301 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.247 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 3.172   ; 3.292   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 3.022   ; 3.130   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 3.783   ; 3.991   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 3.815   ; 4.050   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.942   ; 3.030   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 3.124   ; 3.231   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 3.815   ; 4.050   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.869   ; 2.953   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 2.569   ; 2.612   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 3.049   ; 3.145   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 3.022   ; 3.080   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 3.163   ; 3.242   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 3.715   ; 3.909   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 3.675   ; 3.859   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 1.989   ; 2.003   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.590   ; 2.502   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.395   ; 2.463   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.179   ; 2.134   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.008 ; 102.977 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.008 ; 102.977 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.272 ; 103.268 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.334 ; 103.372 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.089 ; 103.064 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.113 ; 103.089 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.151 ; 103.134 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.225 ; 103.204 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.216 ; 103.210 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 2.869   ; 2.982   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 2.726   ; 2.827   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 3.455   ; 3.651   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 2.289   ; 2.326   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.646   ; 2.726   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 2.820   ; 2.919   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 3.483   ; 3.705   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.578   ; 2.656   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 2.289   ; 2.326   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 2.750   ; 2.839   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.723   ; 2.775   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.858   ; 2.931   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 2.932   ; 2.997   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 2.893   ; 2.949   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.612 ;    ;    ; 4.327 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.532 ;    ;    ; 4.238 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 0.749   ; 0.153 ; N/A      ; N/A     ; 2.247               ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 2.850   ; 0.185 ; N/A      ; N/A     ; 249.771             ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.014 ; 0.153 ; N/A      ; N/A     ; 99.737              ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.749   ; 0.184 ; N/A      ; N/A     ; 2.247               ;
; Design-wide TNS                                                ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.286 ; 4.851 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.093 ; 4.642 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.286 ; 4.851 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.918 ; 6.424 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.751 ; 6.390 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.918 ; 6.424 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.849 ; 4.427 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.909 ; -2.702 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -1.909 ; -2.702 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -2.035 ; -2.841 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.109 ; -2.966 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.216 ; -2.988 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.109 ; -2.966 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.767 ; -2.568 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 3.659   ; 3.636   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 4.557   ; 4.611   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 4.421   ; 4.355   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 3.920   ; 3.973   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 106.092 ; 105.993 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 106.584 ; 106.489 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 106.247 ; 106.135 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 106.296 ; 106.161 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 106.359 ; 106.231 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 106.491 ; 106.385 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 106.499 ; 106.352 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 5.264   ; 5.194   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 4.979   ; 4.998   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 6.363   ; 6.298   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 6.361   ; 6.387   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.848   ; 4.794   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 5.272   ; 5.185   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 6.361   ; 6.387   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.701   ; 4.702   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 4.175   ; 4.123   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 5.019   ; 4.953   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.934   ; 4.914   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 5.194   ; 5.183   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 6.315   ; 6.376   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 6.272   ; 6.311   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK     ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI    ; CLOCK_50   ; 1.989   ; 2.003   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS      ; CLOCK_50   ; 2.590   ; 2.502   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK     ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI    ; CLOCK_50   ; 2.395   ; 2.463   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS      ; CLOCK_50   ; 2.179   ; 2.134   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]   ; CLOCK_50   ; 103.008 ; 102.977 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0]  ; CLOCK_50   ; 103.008 ; 102.977 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1]  ; CLOCK_50   ; 103.272 ; 103.268 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2]  ; CLOCK_50   ; 103.334 ; 103.372 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3]  ; CLOCK_50   ; 103.089 ; 103.064 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4]  ; CLOCK_50   ; 103.113 ; 103.089 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5]  ; CLOCK_50   ; 103.151 ; 103.134 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6]  ; CLOCK_50   ; 103.225 ; 103.204 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7]  ; CLOCK_50   ; 103.216 ; 103.210 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR      ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD          ; CLOCK_50   ; 2.869   ; 2.982   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC   ; CLOCK_50   ; 2.726   ; 2.827   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL  ; CLOCK_50   ; 3.455   ; 3.651   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]   ; CLOCK_50   ; 2.289   ; 2.326   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0]  ; CLOCK_50   ; 2.646   ; 2.726   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1]  ; CLOCK_50   ; 2.820   ; 2.919   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2]  ; CLOCK_50   ; 3.483   ; 3.705   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3]  ; CLOCK_50   ; 2.578   ; 2.656   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4]  ; CLOCK_50   ; 2.289   ; 2.326   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5]  ; CLOCK_50   ; 2.750   ; 2.839   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6]  ; CLOCK_50   ; 2.723   ; 2.775   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7]  ; CLOCK_50   ; 2.858   ; 2.931   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR       ; CLOCK_50   ; 2.932   ; 2.997   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; TEST_SIGNAL2 ; CLOCK_50   ; 2.893   ; 2.949   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.960 ;    ;    ; 6.406 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.532 ;    ;    ; 4.238 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRIG          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SIGNAL                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 3639     ; 0        ; 2        ; 4926     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 3639     ; 0        ; 2        ; 4926     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 177   ; 177  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jul 14 13:10:14 2018
Info: Command: quartus_sta de0_tdc -c de0_tdc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'de0_tdc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.749               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.850               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.014               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.356               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.252               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    99.737               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.793               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.182               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.082               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.332               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.311               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.247               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    99.741               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.791               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.036               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.706               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   198.338               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.184               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.268               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    99.748               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.771               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 490 megabytes
    Info: Processing ended: Sat Jul 14 13:10:19 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


