

================================================================
== Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_105_5'
================================================================
* Date:           Mon Dec  5 17:17:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.713 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_5  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      94|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|     167|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_101_p2       |         +|   0|  0|   9|           2|           1|
    |v_out_V_3_fu_165_p2       |         +|   0|  0|  12|           4|           4|
    |v_out_V_4_fu_146_p2       |         +|   0|  0|  12|           4|           4|
    |v_out_V_5_fu_135_p2       |         +|   0|  0|  12|           4|           4|
    |ap_condition_164          |       and|   0|  0|   2|           1|           1|
    |ap_condition_72           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1057_fu_95_p2      |      icmp|   0|  0|   8|           2|           3|
    |select_ln223_1_fu_127_p3  |    select|   0|  0|   4|           1|           2|
    |select_ln223_fu_157_p3    |    select|   0|  0|   5|           1|           2|
    |select_ln573_1_fu_111_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln573_fu_119_p3    |    select|   0|  0|   4|           1|           4|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          22|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V             |   9|          2|    2|          4|
    |ap_sig_allocacmp_v_out_V_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_v_out_V_load_3  |   9|          2|    4|          8|
    |ap_sig_allocacmp_v_out_V_load_4  |   9|          2|    4|          8|
    |grp_load_fu_79_p1                |  20|          4|    4|         16|
    |i_V_4_fu_52                      |   9|          2|    2|          4|
    |v_out_V_fu_56                    |  20|          4|    4|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  94|         20|   25|         66|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |i_V_4_fu_52    |  2|   0|    2|          0|
    |v_out_V_fu_56  |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  8|   0|    8|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|v_V_1_reload        |   in|    4|     ap_none|                     v_V_1_reload|        scalar|
|v_V_0_reload        |   in|    4|     ap_none|                     v_V_0_reload|        scalar|
|v_out_V_out         |  out|    4|      ap_vld|                      v_out_V_out|       pointer|
|v_out_V_out_ap_vld  |  out|    1|      ap_vld|                      v_out_V_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------+--------------+

