// Seed: 3322077499
module module_0 (
    output uwire   id_0,
    input  uwire   id_1,
    input  supply0 id_2,
    input  uwire   id_3
);
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output logic id_8,
    input tri id_9
);
  always id_8 = -1;
  final @(-1) id_8 <= 1;
  wire id_11;
  wor  id_12 = id_2;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_3 = 0;
  assign id_12 = id_0;
endmodule
