

================================================================
== Vivado HLS Report for 'fir_n11_strm'
================================================================
* Date:           Mon Mar  8 00:46:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab2-1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        20|         11|          2|     ?|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    444|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     33|    2519|    185|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    157|    -|
|Register         |        -|      -|    1222|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     33|    3741|    786|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     15|       3|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |fir_n11_strm_AXILiteS_s_axi_U  |fir_n11_strm_AXILiteS_s_axi  |        2|      0|  154|  174|    0|
    |fir_n11_strm_mul_bkb_U1        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U2        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U3        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U4        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U5        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U6        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U7        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U8        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U9        |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U10       |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    |fir_n11_strm_mul_bkb_U11       |fir_n11_strm_mul_bkb         |        0|      3|  215|    1|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                          |                             |        2|     33| 2519|  185|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln22_fu_328_p2                |     +    |      0|  0|  38|          31|           1|
    |add_ln35_1_fu_547_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_2_fu_551_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_3_fu_560_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_4_fu_457_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln35_5_fu_538_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_6_fu_509_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_7_fu_513_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_8_fu_542_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_fu_556_p2                |     +    |      0|  0|  39|          32|          32|
    |pstrmOutput_TDATA_int             |     +    |      0|  0|  32|          32|          32|
    |ret_V_fu_307_p2                   |     +    |      0|  0|  40|          33|           2|
    |ap_block_pp0_stage6_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_323_p2               |   icmp   |      0|  0|  18|          31|          31|
    |ap_predicate_tran21to22_state12   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 444|         422|         362|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |an32Coef_address0                      |  53|         12|    4|         48|
    |ap_NS_fsm                              |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_n32XferCnt_0_phi_fu_276_p4  |   9|          2|   31|         62|
    |n32XferCnt_0_reg_272                   |   9|          2|   31|         62|
    |pstrmInput_TDATA_blk_n                 |   9|          2|    1|          2|
    |pstrmOutput_TDATA_blk_n                |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 157|         36|   70|        192|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln22_reg_634                  |  31|   0|   31|          0|
    |add_ln35_2_reg_796                |  32|   0|   32|          0|
    |add_ln35_4_reg_721                |  32|   0|   32|          0|
    |add_ln35_7_reg_761                |  32|   0|   32|          0|
    |add_ln35_8_reg_776                |  32|   0|   32|          0|
    |add_ln35_reg_806                  |  32|   0|   32|          0|
    |an32Coef_load_9_reg_756           |  32|   0|   32|          0|
    |an32ShiftReg_0                    |  32|   0|   32|          0|
    |an32ShiftReg_1                    |  32|   0|   32|          0|
    |an32ShiftReg_2                    |  32|   0|   32|          0|
    |an32ShiftReg_3                    |  32|   0|   32|          0|
    |an32ShiftReg_4                    |  32|   0|   32|          0|
    |an32ShiftReg_5                    |  32|   0|   32|          0|
    |an32ShiftReg_6                    |  32|   0|   32|          0|
    |an32ShiftReg_7                    |  32|   0|   32|          0|
    |an32ShiftReg_7_load_reg_644       |  32|   0|   32|          0|
    |an32ShiftReg_8                    |  32|   0|   32|          0|
    |an32ShiftReg_9                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln22_reg_630                 |   1|   0|    1|          0|
    |icmp_ln22_reg_630_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln35_10_reg_741               |  32|   0|   32|          0|
    |mul_ln35_1_reg_746                |  32|   0|   32|          0|
    |mul_ln35_2_reg_706                |  32|   0|   32|          0|
    |mul_ln35_3_reg_711                |  32|   0|   32|          0|
    |mul_ln35_4_reg_726                |  32|   0|   32|          0|
    |mul_ln35_5_reg_766                |  32|   0|   32|          0|
    |mul_ln35_6_reg_781                |  32|   0|   32|          0|
    |mul_ln35_7_reg_786                |  32|   0|   32|          0|
    |mul_ln35_8_reg_791                |  32|   0|   32|          0|
    |mul_ln35_9_reg_801                |  32|   0|   32|          0|
    |mul_ln35_reg_696                  |  32|   0|   32|          0|
    |n32XferCnt_0_reg_272              |  31|   0|   31|          0|
    |reg_283                           |  32|   0|   32|          0|
    |reg_287                           |  32|   0|   32|          0|
    |reg_291                           |  32|   0|   32|          0|
    |reg_295                           |  32|   0|   32|          0|
    |reg_299                           |  32|   0|   32|          0|
    |tmp_1_reg_570                     |  31|   0|   31|          0|
    |tmp_data_V_1_reg_660              |  32|   0|   32|          0|
    |tmp_dest_V_reg_691                |   1|   0|    1|          0|
    |tmp_dest_V_reg_691_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_id_V_reg_686                  |   1|   0|    1|          0|
    |tmp_id_V_reg_686_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_keep_V_reg_666                |   4|   0|    4|          0|
    |tmp_keep_V_reg_666_pp0_iter1_reg  |   4|   0|    4|          0|
    |tmp_last_V_reg_681                |   1|   0|    1|          0|
    |tmp_last_V_reg_681_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_strb_V_reg_671                |   4|   0|    4|          0|
    |tmp_strb_V_reg_671_pp0_iter1_reg  |   4|   0|    4|          0|
    |tmp_user_V_reg_676                |   1|   0|    1|          0|
    |tmp_user_V_reg_676_pp0_iter1_reg  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1222|   0| 1222|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|pstrmInput_TDATA        |  in |   32|    axis    |  pstrmInput_V_data_V |    pointer   |
|pstrmInput_TVALID       |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TREADY       | out |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TDEST        |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TKEEP        |  in |    4|    axis    |  pstrmInput_V_keep_V |    pointer   |
|pstrmInput_TSTRB        |  in |    4|    axis    |  pstrmInput_V_strb_V |    pointer   |
|pstrmInput_TUSER        |  in |    1|    axis    |  pstrmInput_V_user_V |    pointer   |
|pstrmInput_TLAST        |  in |    1|    axis    |  pstrmInput_V_last_V |    pointer   |
|pstrmInput_TID          |  in |    1|    axis    |   pstrmInput_V_id_V  |    pointer   |
|pstrmOutput_TDATA       | out |   32|    axis    | pstrmOutput_V_data_V |    pointer   |
|pstrmOutput_TVALID      | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TREADY      |  in |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TDEST       | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TKEEP       | out |    4|    axis    | pstrmOutput_V_keep_V |    pointer   |
|pstrmOutput_TSTRB       | out |    4|    axis    | pstrmOutput_V_strb_V |    pointer   |
|pstrmOutput_TUSER       | out |    1|    axis    | pstrmOutput_V_user_V |    pointer   |
|pstrmOutput_TLAST       | out |    1|    axis    | pstrmOutput_V_last_V |    pointer   |
|pstrmOutput_TID         | out |    1|    axis    |  pstrmOutput_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

