/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Wendell Lin <wendell.lin@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_MT6781_H
#define _DT_BINDINGS_CLK_MT6781_H

/* TOPCKGEN */
#define TOP_MUX_AXI 1
#define TOP_MUX_MM 2
#define TOP_MUX_CAM 3
#define TOP_MUX_MFG 4
#define TOP_MUX_CAMTG 5
#define TOP_MUX_UART 6
#define TOP_MUX_SPI 7
#define TOP_MUX_MSDC50_0_HCLK 8
#define TOP_MUX_MSDC50_0 9
#define TOP_MUX_MSDC30_1 10
#define TOP_MUX_MSDC30_2 11
#define TOP_MUX_AUDIO 12
#define TOP_MUX_AUD_INTBUS 13
#define TOP_MUX_FPWRAP_ULPOSC 14
#define TOP_MUX_SCP 15
#define TOP_MUX_ATB 16
#define TOP_MUX_SSPM 17
#define TOP_MUX_DPI0 18
#define TOP_MUX_SCAM 19
#define TOP_MUX_AUD_1 20
#define TOP_MUX_AUD_2 21
#define TOP_MUX_DISP_PWM 22
#define TOP_MUX_SSUSB_TOP_XHCI 23
#define TOP_MUX_USB_TOP 24
#define TOP_MUX_SPM 25
#define TOP_MUX_I2C 26
#define TOP_MUX_F52M_MFG 27
#define TOP_MUX_SENINF 28
#define TOP_MUX_DXCC 29
#define TOP_MUX_CAMTG2 30
#define TOP_MUX_AUD_ENG1 31
#define TOP_MUX_AUD_ENG2 32
#define TOP_MUX_FAES_UFSFDE 33
#define TOP_MUX_FUFS 34
#define TOP_MUX_IMG	35
#define TOP_MUX_DSP	36
#define TOP_MUX_DSP1	37
#define TOP_MUX_DSP2	38
#define TOP_MUX_IPU_IF	39
#define TOP_MUX_CAMTG3	40
#define TOP_MUX_CAMTG4	41
#define TOP_MUX_PMICSPI	42
#define TOP_MAINPLL_CK 43
#define TOP_MAINPLL_D2 44
#define TOP_MAINPLL_D3 45
#define TOP_MAINPLL_D5 46
#define TOP_MAINPLL_D7 47
#define TOP_MAINPLL_D2_D2 48
#define TOP_MAINPLL_D2_D4 49
#define TOP_MAINPLL_D2_D8 50
#define TOP_MAINPLL_D2_D16 51
#define TOP_MAINPLL_D3_D2 52
#define TOP_MAINPLL_D3_D4 53
#define TOP_MAINPLL_D3_D8 54
#define TOP_MAINPLL_D5_D2 55
#define TOP_MAINPLL_D5_D4 56
#define TOP_MAINPLL_D7_D2 57
#define TOP_MAINPLL_D7_D4 58
#define TOP_UNIVPLL_CK 59
#define TOP_UNIVPLL_D2 60
#define TOP_UNIVPLL_D3 61
#define TOP_UNIVPLL_D5 62
#define TOP_UNIVPLL_D7 63
#define TOP_UNIVPLL_D2_D2 64
#define TOP_UNIVPLL_D2_D4 65
#define TOP_UNIVPLL_D2_D8 66
#define TOP_UNIVPLL_D3_D2 67
#define TOP_UNIVPLL_D3_D4 68
#define TOP_UNIVPLL_D3_D8 69
#define TOP_UNIVPLL_D5_D2 70
#define TOP_UNIVPLL_D5_D4 71
#define TOP_UNIVPLL_D5_D8 72
#define TOP_APLL1_CK 73
#define TOP_APLL1_D2 74
#define TOP_APLL1_D4 75
#define TOP_APLL1_D8 76
#define TOP_APLL2_CK 77
#define TOP_APLL2_D2 78
#define TOP_APLL2_D4 79
#define TOP_APLL2_D8 80
#define TOP_TVDPLL_CK 81
#define TOP_TVDPLL_D2 82
#define TOP_TVDPLL_D4 83
#define TOP_TVDPLL_D8 84
#define TOP_TVDPLL_D16 85
#define TOP_MSDCPLL_CK 86
#define TOP_MSDCPLL_D2 87
#define TOP_MSDCPLL_D4 88
#define TOP_MSDCPLL_D8 89
#define TOP_MSDCPLL_D16 90
#define TOP_AD_OSC_CK 91
#define TOP_OSC_D2 92
#define TOP_OSC_D4 93
#define TOP_OSC_D8 94
#define TOP_OSC_D16 95
#define TOP_F26M_CK_D2 96
#define TOP_MFGPLL_CK	97
#define TOP_UNIVP_192M_CK	98
#define TOP_UNIVP_192M_D2	99
#define TOP_UNIVP_192M_D4	100
#define TOP_UNIVP_192M_D8	101
#define TOP_UNIVP_192M_D16	102
#define TOP_UNIVP_192M_D32	103
#define TOP_MMPLL_CK 104
#define TOP_MMPLL_D4	105
#define TOP_MMPLL_D4_D2	106
#define TOP_MMPLL_D4_D4	107
#define TOP_MMPLL_D5	108
#define TOP_MMPLL_D5_D2	109
#define TOP_MMPLL_D5_D4	110
#define TOP_MMPLL_D6	111
#define TOP_MMPLL_D7	112
#define TOP_CLK26M	113
#define TOP_CLK13M	114
#define TOP_MUX_ADSP	115
#define TOP_MUX_DPMAIF	116
#define TOP_MUX_VENC	117
#define TOP_MUX_VDEC	118
#define TOP_MUX_CAMTM	119
#define TOP_MUX_PWM	120
#define TOP_ADSPPLL_CK	121
#define TOP_I2S0_M_SEL	122
#define TOP_I2S1_M_SEL	123
#define TOP_I2S2_M_SEL	124
#define TOP_I2S3_M_SEL	125
#define TOP_I2S4_M_SEL	126
#define TOP_I2S5_M_SEL	127
#define TOP_APLL12_DIV0	128
#define TOP_APLL12_DIV1	129
#define TOP_APLL12_DIV2	130
#define TOP_APLL12_DIV3	131
#define TOP_APLL12_DIV4	132
#define TOP_APLL12_DIVB	133
#define TOP_APLL12_DIV5	134
#define TOP_MUX_IPE	135
#define TOP_MUX_DPE	136
#define TOP_MUX_CCU	137
#define TOP_MUX_DSP3	138
#define TOP_MUX_SENINF1	139
#define TOP_MUX_SENINF2	140
#define TOP_MUX_AUDIO_H	141
#define TOP_MUX_CAMTG5	142
#define TOP_TVDPLL_MAINPLL_D2_CK 143
#define TOP_AD_OSC2_CK 144
#define TOP_OSC2_D2 145
#define TOP_OSC2_D3 146
#define TOP_FMEM_466M_CK 147
#define TOP_ADSPPLL_D4	148
#define TOP_ADSPPLL_D5	149
#define TOP_ADSPPLL_D6	150
#define TOP_OSC_D10 151
#define TOP_UNIVPLL_D3_D16 152
#define TOP_APUPLL_CK	153
#define TOP_NR_CLK	154

/* APMIXED */
#define APMIXED_ARMPLL_LL 1
#define APMIXED_ARMPLL_BL 2
#define APMIXED_ARMPLL_BB 3
#define APMIXED_CCIPLL 4
#define APMIXED_MAINPLL 5
#define APMIXED_UNIV2PLL 6
#define APMIXED_MSDCPLL 7
#define APMIXED_ADSPPLL 8
#define APMIXED_MMPLL 9
#define APMIXED_MFGPLL 10
#define APMIXED_TVDPLL 11
#define APMIXED_APLL1 12
#define APMIXED_APLL2 13
#define APMIXED_SSUSB26M 14
#define APMIXED_APPLL26M 15
#define APMIXED_MIPIC0_26M 16
#define APMIXED_MDPLLGP26M 17
#define APMIXED_MMSYS_F26M 18
#define APMIXED_UFS26M 19
#define APMIXED_MIPIC1_26M 20
#define APMIXED_MEMPLL26M 21
#define APMIXED_CLKSQ_LVPLL_26M 22
#define APMIXED_MIPID0_26M 23
#define APMIXED_MIPID1_26M 24
#define APMIXED_APUPLL 25
#define APMIXED_NR_CLK 26

/* INFRACFG_AO */
#define INFRACFG_AO_PMIC_CG_TMR 1
#define INFRACFG_AO_PMIC_CG_AP 2
#define INFRACFG_AO_PMIC_CG_MD 3
#define INFRACFG_AO_PMIC_CG_CONN 4
#define INFRACFG_AO_SCPSYS_CG 5
#define INFRACFG_AO_SEJ_CG 6
#define INFRACFG_AO_APXGPT_CG 7
#define INFRACFG_AO_ICUSB_CG 8
#define INFRACFG_AO_GCE_CG 9
#define INFRACFG_AO_THERM_CG 10
#define INFRACFG_AO_I2C0_CG 11
#define INFRACFG_AO_I2C1_CG 12
#define INFRACFG_AO_I2C2_CG 13
#define INFRACFG_AO_I2C3_CG 14
#define INFRACFG_AO_PWM_HCLK_CG 15
#define INFRACFG_AO_PWM1_CG 16
#define INFRACFG_AO_PWM2_CG 17
#define INFRACFG_AO_PWM3_CG 18
#define INFRACFG_AO_PWM4_CG 19
#define INFRACFG_AO_PWM_CG 20
#define INFRACFG_AO_UART0_CG 21
#define INFRACFG_AO_UART1_CG 22
#define INFRACFG_AO_UART2_CG 23
#define INFRACFG_AO_UART3_CG 24
#define INFRACFG_AO_GCE_26M_CG 25
#define INFRACFG_AO_CQ_DMA_FPC_CG 26
#define INFRACFG_AO_BTIF_CG 27
#define INFRACFG_AO_SPI0_CG 28
#define INFRACFG_AO_MSDC0_CG 29
#define INFRACFG_AO_MSDC1_CG 30
#define INFRACFG_AO_MSDC2_CG 31
#define INFRACFG_AO_MSDC0_SCK_CG 32
#define INFRACFG_AO_DVFSRC_CG 33
#define INFRACFG_AO_GCPU_CG 34
#define INFRACFG_AO_TRNG_CG 35
#define INFRACFG_AO_AUXADC_CG 36
#define INFRACFG_AO_CPUM_CG 37
#define INFRACFG_AO_CCIF1_AP_CG 38
#define INFRACFG_AO_CCIF1_MD_CG 39
#define INFRACFG_AO_AUXADC_MD_CG 40
#define INFRACFG_AO_MSDC1_SCK_CG 41
#define INFRACFG_AO_MSDC2_SCK_CG 42
#define INFRACFG_AO_AP_DMA_CG 43
#define INFRACFG_AO_XIU_CG 44
#define INFRACFG_AO_DEVICE_APC_CG 45
#define INFRACFG_AO_CCIF_AP_CG 46
#define INFRACFG_AO_DEBUGSYS_CG 47
#define INFRACFG_AO_AUDIO_CG 48
#define INFRACFG_AO_CCIF_MD_CG 49
#define INFRACFG_AO_DXCC_SEC_CORE_CG 50
#define INFRACFG_AO_DXCC_AO_CG 51
#define INFRACFG_AO_DRAMC_F26M_CG 52
#define INFRACFG_AO_IRTX_CG 53
#define INFRACFG_AO_DISP_PWM_CG 54
#define INFRACFG_AO_DPMAIF_CK  55
#define INFRACFG_AO_AUDIO_26M_BCLK_CK 56
#define INFRACFG_AO_SPI1_CG 57
#define INFRACFG_AO_I2C4_CG 58
#define INFRACFG_AO_MODEM_TEMP_SHARE_CG 59
#define INFRACFG_AO_SPI2_CG 60
#define INFRACFG_AO_SPI3_CG 61
#define INFRACFG_AO_UNIPRO_SCK_CG 62
#define INFRACFG_AO_UNIPRO_TICK_CG 63
#define INFRACFG_AO_UFS_MP_SAP_BCLK_CG 64
#define INFRACFG_AO_MD32_BCLK_CG 65
#define INFRACFG_AO_SSPM_CG 66
#define INFRACFG_AO_UNIPRO_MBIST_CG 67
#define INFRACFG_AO_SSPM_BUS_HCLK_CG 68
#define INFRACFG_AO_I2C5_CG 69
#define INFRACFG_AO_I2C5_ARBITER_CG 70
#define INFRACFG_AO_I2C5_IMM_CG 71
#define INFRACFG_AO_I2C1_ARBITER_CG 72
#define INFRACFG_AO_I2C1_IMM_CG 73
#define INFRACFG_AO_I2C2_ARBITER_CG 74
#define INFRACFG_AO_I2C2_IMM_CG 75
#define INFRACFG_AO_SPI4_CG 76
#define INFRACFG_AO_SPI5_CG 77
#define INFRACFG_AO_CQ_DMA_CG 78
#define INFRACFG_AO_UFS_CG 79
#define INFRACFG_AO_AES_UFSFDE_CG 80
#define INFRACFG_AO_UFS_TICK_CG 81
#define INFRACFG_AO_MSDC0_SELF_CG 82
#define INFRACFG_AO_MSDC1_SELF_CG 83
#define INFRACFG_AO_MSDC2_SELF_CG 84
#define INFRACFG_AO_SSPM_26M_SELF_CG 85
#define INFRACFG_AO_SSPM_32K_SELF_CG 86
#define INFRACFG_AO_UFS_AXI_CG 87
#define INFRACFG_AO_I2C6_CG 88
#define INFRACFG_AO_AP_MSDC0_CG 89
#define INFRACFG_AO_MD_MSDC0_CG 90
#define INFRACFG_AO_USB_CG 91
#define INFRACFG_AO_DEVMPU_BCLK_CG 92
#define INFRACFG_AO_CCIF2_AP_CG 93
#define INFRACFG_AO_CCIF2_MD_CG 94
#define INFRACFG_AO_CCIF3_AP_CG 95
#define INFRACFG_AO_CCIF3_MD_CG 96
#define INFRACFG_AO_SEJ_F13M_CG 97
#define INFRACFG_AO_AES_BCLK_CG 98
#define INFRACFG_AO_I2C7_CG 99
#define INFRACFG_AO_I2C8_CG 100
#define INFRACFG_AO_FBIST2FPC_CG 101
#define INFRACFG_AO_CCIF4_AP_CG 102
#define INFRACFG_AO_CCIF4_MD_CG 103
#define INFRACFG_AO_FADSP_CG 104
#define INFRACFG_AO_SSUSB_XHCI_CG 105
#define INFRACFG_AO_SPI6_CG 106
#define INFRACFG_AO_SPI7_CG 107
#define INFRACFG_AO_FADSP_26M_CG 108
#define INFRACFG_AO_FADSP_32K_CG 109
#define INFRACFG_AO_DEVICE_APC_SYNC_CG 110
#define INFRACFG_AO_NR_CLK 111

/* MFGCFG */
#define MFGCFG_BG3D 1
#define MFGCFG_NR_CLK 2



/* MMSYS_CONFIG */

#define CLK_MM_DISP_MUTEX0		0
#define CLK_MM_APB_BUS			1
#define CLK_MM_DISP_OVL0		2
#define CLK_MM_DISP_RDMA0		3
#define CLK_MM_DISP_OVL0_2L		4
#define CLK_MM_DISP_WDMA0		5
#define CLK_MM_DISP_CCORR1		6
#define CLK_MM_DISP_RSZ0		7
#define CLK_MM_DISP_AAL0		8
#define CLK_MM_DISP_CCORR0		9
#define CLK_MM_DISP_COLOR0		10
#define CLK_MM_SMI_INFRA		11
#define CLK_MM_DISP_DSC_WRAP		12
#define CLK_MM_DISP_GAMMA0		13
#define CLK_MM_DISP_POSTMASK0		14
#define CLK_MM_DISP_SPR0		15
#define CLK_MM_DISP_DITHER0		16
#define CLK_MM_SMI_COMMON		17
#define CLK_MM_DISP_CM0			18
#define CLK_MM_DSI0			19
#define CLK_MM_DISP_FAKE_ENG0		20
#define CLK_MM_DISP_FAKE_ENG1		21
#define CLK_MM_SMI_GALS			22
#define CLK_MM_SMI_IOMMU		23
#define CLK_MM_DSI0_DSI_CK_DOMAIN	24
#define CLK_MM_DISP_26M			25
#define CLK_MM_NR_CLK			26


/* IMGSYS1 */

#define CLK_IMGSYS1_LARB9		0
#define CLK_IMGSYS1_LARB10		1
#define CLK_IMGSYS1_DIP			2
#define CLK_IMGSYS1_GALS		3
#define CLK_IMGSYS1_NR_CLK		4

/* IMGSYS2 */

#define CLK_IMGSYS2_LARB9		0
#define CLK_IMGSYS2_LARB10		1
#define CLK_IMGSYS2_MFB			2
#define CLK_IMGSYS2_WPE			3
#define CLK_IMGSYS2_MSS			4
#define CLK_IMGSYS2_GALS		5
#define CLK_IMGSYS2_NR_CLK		6

/* VDEC_GCON */
#define	VDEC_VDEC	1
#define	VDEC_LARB1	2
#define VDEC_GCON_NR_CLK 3

/* VENC_GCON */
#define VENC_GCON_LARB 1
#define VENC_GCON_VENC 2
#define VENC_GCON_JPGENC 3
#define VENC_GCON_GALS 4
#define VENC_GCON_NR_CLK 5

/* AUDIO */
#define	AUDIO_AFE		1
#define	AUDIO_22M		2
#define	AUDIO_24M		3
#define	AUDIO_APLL2_TUNER	4
#define	AUDIO_APLL_TUNER	5
#define	AUDIO_TDM		6
#define	AUDIO_ADC		7
#define	AUDIO_DAC		8
#define	AUDIO_DAC_PREDIS	9
#define	AUDIO_TML		10
#define	AUDIO_NLE		11
#define	AUDIO_I2S1_BCLK_SW	12
#define AUDIO_I2S2_BCLK_SW	13
#define AUDIO_I2S3_BCLK_SW	14
#define AUDIO_I2S4_BCLK_SW	15
#define AUDIO_I2S5_BCLK_SW	16
#define	AUDIO_CONN_I2S_ASRC	17
#define	AUDIO_GENERAL1_ASRC	18
#define	AUDIO_GENERAL2_ASRC	19
#define	AUDIO_DAC_HIRES		20
#define AUDIO_PDN_ADDA6_ADC	21
#define AUDIO_ADC_HIRES		22
#define AUDIO_ADC_HIRES_TML	23
#define AUDIO_ADDA6_ADC_HIRES	24
#define AUDIO_3RD_DAC		25
#define AUDIO_3RD_DAC_PREDIS	26
#define AUDIO_3RD_DAC_TML	27
#define AUDIO_3RD_DAC_HIRES	28
#define AUDIO_NR_CLK		29

/* CAMSYS_MAIN */

#define CLK_CAM_M_LARB13		0
#define CLK_CAM_M_LARB14		1
#define CLK_CAM_M_RESERVED0		2
#define CLK_CAM_M_CAM			3
#define CLK_CAM_M_CAMTG			4
#define CLK_CAM_M_SENINF		5
#define CLK_CAM_M_CAMSV1		6
#define CLK_CAM_M_CAMSV2		7
#define CLK_CAM_M_CAMSV3		8
#define CLK_CAM_M_CCU0			9
#define CLK_CAM_M_CCU1			10
#define CLK_CAM_M_MRAW0			11
#define CLK_CAM_M_RESERVED2		12
#define CLK_CAM_M_FAKE_ENG		13
#define CLK_CAM_M_CCU_GALS		14
#define CLK_CAM_M_CAM2MM_GALS		15
#define CLK_CAM_M_NR_CLK		16

/* CAMSYS_RAWA */

#define CLK_CAM_RA_LARBX		0
#define CLK_CAM_RA_CAM			1
#define CLK_CAM_RA_CAMTG		2
#define CLK_CAM_RA_NR_CLK		3

/* CAMSYS_RAWB */

#define CLK_CAM_RB_LARBX		0
#define CLK_CAM_RB_CAM			1
#define CLK_CAM_RB_CAMTG		2
#define CLK_CAM_RB_NR_CLK		3

/* IPESYS */

#define CLK_IPE_LARB19			0
#define CLK_IPE_LARB20			1
#define CLK_IPE_SMI_SUBCOM		2
#define CLK_IPE_FD			3
#define CLK_IPE_FE			4
#define CLK_IPE_RSC			5
#define CLK_IPE_DPE			6
#define CLK_IPE_GALS			7
#define CLK_IPE_NR_CLK			8

/* MDPSYS_CONFIG */

#define CLK_MDP_RDMA0			0
#define CLK_MDP_TDSHP0			1
#define CLK_MDP_IMG_DL_ASYNC0		2
#define CLK_MDP_IMG_DL_ASYNC1		3
#define CLK_MDP_RDMA1			4
#define CLK_MDP_TDSHP1			5
#define CLK_MDP_SMI0			6
#define CLK_MDP_APB_BUS			7
#define CLK_MDP_WROT0			8
#define CLK_MDP_RSZ0			9
#define CLK_MDP_HDR0			10
#define CLK_MDP_MUTEX0			11
#define CLK_MDP_WROT1			12
#define CLK_MDP_RSZ1			13
#define CLK_MDP_FAKE_ENG0		14
#define CLK_MDP_AAL0			15
#define CLK_MDP_AAL1			16
#define CLK_MDP_COLOR0			17
#define CLK_MDP_IMG_DL_RELAY0_ASYNC0	18
#define CLK_MDP_IMG_DL_RELAY1_ASYNC1	19
#define CLK_MDP_NR_CLK			20

/* SCP_SYS */
#define SCP_SYS_MD1  1
#define SCP_SYS_CONN  2
#define SCP_SYS_DIS  3
#define SCP_SYS_MFG1  4
#define SCP_SYS_ISP  5
#define SCP_SYS_VEN  6
#define SCP_SYS_MFG0  7
#define SCP_SYS_AUDIO  8
#define SCP_SYS_CAM  9
#define SCP_SYS_MFG3  10
#define SCP_SYS_MFG2  11
#define SCP_SYS_MFG5  12
#define SCP_SYS_VDE  13
#define SCP_SYS_VPU_VCORE_DORMANT  14
#define SCP_SYS_VPU_VCORE_SHUTDOWN  15
#define SCP_SYS_VPU_CORE0_DORMANT  16
#define SCP_SYS_VPU_CORE0_SHUTDOWN  17
#define SCP_SYS_VPU_CORE1_DORMANT  18
#define SCP_SYS_VPU_CORE1_SHUTDOWN  19
#define SCP_SYS_VPU_CONN_DORMANT  20
#define SCP_SYS_VPU_CONN_SHUTDOWN  21
#define SCP_SYS_VPU_CORE2_DORMANT  22
#define SCP_SYS_VPU_CORE2_SHUTDOWN  23
#define SCP_SYS_MFG4  24
#define SCP_NR_SYSS  25

#endif				/* _DT_BINDINGS_CLK_MT6781_H */
