Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\CS152B\Documents\m152b_fall2018\Lab4_New\proj\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Users\CS152B\Documents\m152b_fall2018\Lab4_New\proj\pcores\" "C:\Users\CS152B\Documents\m152b_fall2018\Lab4_New\IPRepository\pcores\" "C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc5vlx50tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'SLEEP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DBG_WAKEUP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_IC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M_AXI_DC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL0_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL0_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL0_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL0_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 3874: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'MPLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4518: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4725: Unconnected output port 'Interrupt' of component 'system_rs232_uart_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL0_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM0_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB0_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL1_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM1_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC1_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB1_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL2_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM2_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC2_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC2_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB2_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL3_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM3_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC3_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC3_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB3_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL4_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM4_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB4_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL5_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM5_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB5_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL6_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM6_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB6_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'FSL7_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PIM7_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MCB7_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_ECC_Intr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_DCM_PSEN' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'SDRAM_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'SDRAM_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'DDR_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'DDR_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR2_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_ODT' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'DDR3_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'DDR3_Reset_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'DDR3_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'DDR3_DQS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_ba' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_ras_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_cas_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_we_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_cke' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'mcbx_dram_dq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'mcbx_dram_dqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'mcbx_dram_dqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'mcbx_dram_udqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'mcbx_dram_udqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_udm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_ldm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_odt' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected output port 'selfrefresh_mode' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'rzq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 4774: Unconnected inout port 'zio' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6554: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Clk_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_TDI_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Reg_En_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Capture_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Shift_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Update_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Dbg_Rst_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'bscan_ext_tdo' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6583: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6932: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 6958: Unconnected output port 'DEBUG_O' of component 'system_dvma_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7028: Unconnected output port 'xsvi_debug' of component 'system_hdmi_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7089: Unconnected output port 'DEBUG_O' of component 'system_cam_ctrl_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7162: Unconnected output port 'DEBUG_O' of component 'system_cam_ctrl_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7235: Unconnected output port 'Gpo' of component 'system_cam_iic_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7235: Unconnected output port 'IIC2INTC_Irpt' of component 'system_cam_iic_0_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7289: Unconnected output port 'Gpo' of component 'system_cam_iic_1_wrapper'.
WARNING:Xst:753 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7289: Unconnected output port 'IIC2INTC_Irpt' of component 'system_cam_iic_1_wrapper'.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7343: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7351: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7359: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd" line 7367: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Users/CS152B/Documents/m152b_fall2018/Lab4_New/proj/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_0_wrapper.ngc>.
Reading core <../implementation/system_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_dvma_0_wrapper.ngc>.
Reading core <../implementation/system_hdmi_0_wrapper.ngc>.
Reading core <../implementation/system_cam_ctrl_0_wrapper.ngc>.
Reading core <../implementation/system_cam_ctrl_1_wrapper.ngc>.
Reading core <../implementation/system_cam_iic_0_wrapper.ngc>.
Reading core <../implementation/system_cam_iic_1_wrapper.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_rs232_uart_0_wrapper> for timing and area information for instance <RS232_Uart_0>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_dvma_0_wrapper> for timing and area information for instance <dvma_0>.
Loading core <system_hdmi_0_wrapper> for timing and area information for instance <hdmi_0>.
Loading core <system_cam_ctrl_0_wrapper> for timing and area information for instance <Cam_Ctrl_0>.
Loading core <system_cam_ctrl_1_wrapper> for timing and area information for instance <Cam_Ctrl_1>.
Loading core <system_cam_iic_0_wrapper> for timing and area information for instance <Cam_Iic_0>.
Loading core <system_cam_iic_1_wrapper> for timing and area information for instance <Cam_Iic_1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 11 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_3> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_full_dly_1> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_full_dly_1> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_full_dly_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_3> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_30> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_30_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <hdmi_0> is equivalent to the following FF/Latch : <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11> in Unit <hdmi_0> is equivalent to the following FF/Latch : <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <Cam_Ctrl_0> is equivalent to the following FF/Latch : <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> in Unit <Cam_Ctrl_0> is equivalent to the following FF/Latch : <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <Cam_Ctrl_0> is equivalent to the following FF/Latch : <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <Cam_Ctrl_1> is equivalent to the following FF/Latch : <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> in Unit <Cam_Ctrl_1> is equivalent to the following FF/Latch : <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <Cam_Ctrl_1> is equivalent to the following FF/Latch : <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 11 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_3> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_full_dly_1> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_full_dly_1> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_full_dly_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_3> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_4> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_30> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_30_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17_1> 
INFO:Xst:2260 - The FF/Latch <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22> in Unit <dvma_0> is equivalent to the following FF/Latch : <dvma_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <hdmi_0> is equivalent to the following FF/Latch : <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11> in Unit <hdmi_0> is equivalent to the following FF/Latch : <hdmi_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> in Unit <Cam_Ctrl_0> is equivalent to the following FF/Latch : <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <Cam_Ctrl_0> is equivalent to the following FF/Latch : <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <Cam_Ctrl_0> is equivalent to the following FF/Latch : <Cam_Ctrl_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <Cam_Ctrl_1> is equivalent to the following FF/Latch : <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <Cam_Ctrl_1> is equivalent to the following FF/Latch : <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> in Unit <Cam_Ctrl_1> is equivalent to the following FF/Latch : <Cam_Ctrl_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 172

Cell Usage :
# BELS                             : 14481
#      BUF                         : 116
#      GND                         : 20
#      INV                         : 335
#      LUT1                        : 439
#      LUT2                        : 1080
#      LUT3                        : 2192
#      LUT4                        : 2327
#      LUT5                        : 2122
#      LUT6                        : 3584
#      LUT6_2                      : 79
#      MULT_AND                    : 2
#      MUXCY                       : 909
#      MUXCY_L                     : 189
#      MUXF7                       : 231
#      OR4                         : 2
#      VCC                         : 17
#      XORCY                       : 837
# FlipFlops/Latches                : 15440
#      FD                          : 2660
#      FD_1                        : 11
#      FDC                         : 3
#      FDC_1                       : 5
#      FDCE                        : 32
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 1117
#      FDE_1                       : 8
#      FDP                         : 13
#      FDR                         : 3807
#      FDR_1                       : 3
#      FDRE                        : 6245
#      FDRE_1                      : 1
#      FDRS                        : 141
#      FDRSE                       : 413
#      FDRSE_1                     : 136
#      FDS                         : 415
#      FDS_1                       : 2
#      FDSE                        : 172
#      IDDR_2CLK                   : 64
#      ODDR                        : 160
# RAMS                             : 389
#      RAM32M                      : 16
#      RAM32X1D                    : 309
#      RAMB16                      : 45
#      RAMB36_EXP                  : 19
# Shift Registers                  : 563
#      SRL16                       : 32
#      SRL16E                      : 70
#      SRLC16E                     : 444
#      SRLC32E                     : 17
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 162
#      IBUF                        : 23
#      IBUFG                       : 2
#      IOBUF                       : 68
#      IOBUFDS                     : 8
#      OBUF                        : 59
#      OBUFDS                      : 2
# DSPs                             : 3
#      DSP48E                      : 3
# Others                           : 94
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           15440  out of  28800    53%  
 Number of Slice LUTs:                13403  out of  28800    46%  
    Number used as Logic:             12158  out of  28800    42%  
    Number used as Memory:             1245  out of   7680    16%  
       Number used as RAM:              682
       Number used as SRL:              563

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  22466
   Number with an unused Flip Flop:    7026  out of  22466    31%  
   Number with an unused LUT:          9063  out of  22466    40%  
   Number of fully used LUT-FF pairs:  6377  out of  22466    28%  
   Number of unique control sets:      1643

IO Utilization: 
 Number of IOs:                         172
 Number of bonded IOBs:                 170  out of    480    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               42  out of     60    70%  
    Number using Block RAM only:         42
 Number of BUFG/BUFGCTRLs:               13  out of     32    40%  
 Number of DSP48Es:                       3  out of     48     6%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                            | Clock buffer(FF name)                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 13938 |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                      | BUFG                                                                                                                          | 212   |
mdm_0/mdm_0/update1                                                                                                                                                                                                                     | BUFG                                                                                                                          | 43    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                    | BUFG                                                                                                                          | 316   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                                                                                    | BUFG                                                                                                                          | 926   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
Cam_Ctrl_1_CAM_PCLK_pin                                                                                                                                                                                                                 | IBUFG+BUFG                                                                                                                    | 289   |
N0                                                                                                                                                                                                                                      | NONE(DDR2_SDRAM/DDR2_SDRAM/VFBC3_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_rd_dly_0)                                              | 122   |
Cam_Ctrl_0_CAM_PCLK_pin                                                                                                                                                                                                                 | IBUFG+BUFG                                                                                                                    | 289   |
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1                                                                                                                                                                                    | BUFG                                                                                                                          | 201   |
clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT2                                                                                                                                                                                    | BUFG                                                                                                                          | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                            | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                             | NONE(DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/memory0/GEN_DIFFERENT_WIDTH.gen_ram_ibit[0].GEN_VIRTEX4_RAM.ramb16_i)| 159   |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                             | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                           | 64    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                                 | 23    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                          | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                     | 17    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                              | 12    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                         | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                         | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                       | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                         | 1     |
mdm_0/mdm_0/update1(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                 | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                         | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                       | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping1_INV_0:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup)                                                                            | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                      | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                      | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.590ns (Maximum Frequency: 151.745MHz)
   Minimum input arrival time before clock: 3.265ns
   Maximum output required time after clock: 7.349ns
   Maximum combinational path delay: 1.397ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 5.558ns (frequency: 179.911MHz)
  Total number of paths / destination ports: 729603 / 36061
-------------------------------------------------------------------------
Delay:               5.558ns (Levels of Logic = 38)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_27 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_27 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   0.811  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_27 (Trace_Exception_Kind<0>)
     LUT4:I0->O           19   0.094   0.579  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_hw_brk_exception_0_and000011 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N4)
     LUT4:I3->O           32   0.094   0.463  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg_0_and000011 (microblaze_0/MicroBlaze_Core_I/MEM_WB_Sel_Mem_PC)
     LUT6_2:I4->O6         1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/addr_AddSub<31>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<31>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<30>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<29>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<28>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<27>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<26>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<25>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<24>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<23>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<22>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<21>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<20>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<19>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<18>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<17>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<16>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<15>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<14>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<13>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<12>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<11>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<10>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<9>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<8>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<5>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<4>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<3>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<2>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/carry<1>)
     XORCY:CI->O           1   0.357   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].XOR_I (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/wb_excep_return_addr<0>)
     LUT3:I2->O            9   0.094   0.524  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1/wb_fwd_i (Trace_New_Reg_Value<0>)
     LUT6:I5->O            2   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<0>)
     MUXF7:I0->O           1   0.251   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[0].MUXF7_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op1<0>)
     FDRE:D                   -0.018          microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0
    ----------------------------------------
    Total                      5.558ns (2.701ns logic, 2.857ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 312 / 260
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 6.590ns (frequency: 151.745MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               3.295ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.094   0.794  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            6   0.094   0.507  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N5)
     LUT5:I4->O           10   0.094   0.385  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup
    ----------------------------------------
    Total                      3.295ns (0.962ns logic, 2.333ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 3.588ns (frequency: 278.707MHz)
  Total number of paths / destination ports: 10261 / 1222
-------------------------------------------------------------------------
Delay:               3.588ns (Levels of Logic = 8)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_bit_time_tap_cnt_0 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_4 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_bit_time_tap_cnt_0 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.794  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_bit_time_tap_cnt_0 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_bit_time_tap_cnt<0>)
     LUT4:I0->O            1   0.094   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_lut<0> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<0> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<1> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<2> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<3> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_cy<3>)
     XORCY:CI->O           2   0.357   1.074  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/Maddsub_cal1_idel_dec_cnt_share0000_xor<4> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_share0000<4>)
     LUT6:I0->O            1   0.094   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_mux0000<4>_G (N1323)
     MUXF7:I1->O           1   0.254   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_mux0000<4> (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_mux0000<4>)
     FD:D                     -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_dec_cnt_4
    ----------------------------------------
    Total                      3.588ns (1.720ns logic, 1.868ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Cam_Ctrl_1_CAM_PCLK_pin'
  Clock period: 3.855ns (frequency: 259.373MHz)
  Total number of paths / destination ports: 4635 / 633
-------------------------------------------------------------------------
Delay:               3.855ns (Levels of Logic = 7)
  Source:            Cam_Ctrl_1/Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_0 (FF)
  Destination:       Cam_Ctrl_1/Cam_Ctrl_1/USER_LOGIC_I/vfbc_wd_reset_i (FF)
  Source Clock:      Cam_Ctrl_1_CAM_PCLK_pin rising
  Destination Clock: Cam_Ctrl_1_CAM_PCLK_pin rising

  Data Path: Cam_Ctrl_1/Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_0 to Cam_Ctrl_1/Cam_Ctrl_1/USER_LOGIC_I/vfbc_wd_reset_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            49   0.471   1.103  Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_0 (Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt<0>)
     LUT5:I0->O            1   0.094   0.000  Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_lut<0> (Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<0> (Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<1> (Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<2> (Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<3> (Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.254   0.480  Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<4> (Cam_Ctrl_1/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<4>)
     LUT6:I5->O            1   0.094   0.336  Cam_Ctrl_1/USER_LOGIC_I/vfbc_wd_reset_i_or0000162 (Cam_Ctrl_1/USER_LOGIC_I/vfbc_wd_reset_i_or0000)
     FDS:S                     0.573          Cam_Ctrl_1/USER_LOGIC_I/vfbc_wd_reset_i
    ----------------------------------------
    Total                      3.855ns (1.936ns logic, 1.919ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N0'
  Clock period: 3.528ns (frequency: 283.447MHz)
  Total number of paths / destination ports: 1539 / 267
-------------------------------------------------------------------------
Delay:               3.528ns (Levels of Logic = 3)
  Source:            DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_0 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/AlmostFull (FF)
  Source Clock:      N0 rising
  Destination Clock: N0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_0 to DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/AlmostFull
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.805  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_0 (DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr<0>)
     LUT4:I0->O            2   0.094   0.485  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/Msub_ObjCount_Madd_xor<4>111 (DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/N1)
     LUT6:I5->O            1   0.094   0.576  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/AlmostFull_not0001_SW0 (N267)
     LUT6:I4->O            1   0.094   0.336  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/AlmostFull_not0001 (DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/AlmostFull_not0001)
     FDR:R                     0.573          DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/AlmostFull
    ----------------------------------------
    Total                      3.528ns (1.326ns logic, 2.202ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Cam_Ctrl_0_CAM_PCLK_pin'
  Clock period: 3.855ns (frequency: 259.373MHz)
  Total number of paths / destination ports: 4635 / 633
-------------------------------------------------------------------------
Delay:               3.855ns (Levels of Logic = 7)
  Source:            Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_0 (FF)
  Destination:       Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/vfbc_wd_reset_i (FF)
  Source Clock:      Cam_Ctrl_0_CAM_PCLK_pin rising
  Destination Clock: Cam_Ctrl_0_CAM_PCLK_pin rising

  Data Path: Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_0 to Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/vfbc_wd_reset_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            49   0.471   1.103  Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_0 (Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt<0>)
     LUT5:I0->O            1   0.094   0.000  Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_lut<0> (Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<0> (Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<1> (Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<2> (Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<3> (Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.254   0.480  Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<4> (Cam_Ctrl_0/USER_LOGIC_I/Mcompar_vfbc_wd_reset_i_cmp_gt0000_cy<4>)
     LUT6:I5->O            1   0.094   0.336  Cam_Ctrl_0/USER_LOGIC_I/vfbc_wd_reset_i_or0000162 (Cam_Ctrl_0/USER_LOGIC_I/vfbc_wd_reset_i_or0000)
     FDS:S                     0.573          Cam_Ctrl_0/USER_LOGIC_I/vfbc_wd_reset_i
    ----------------------------------------
    Total                      3.855ns (1.936ns logic, 1.919ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1'
  Clock period: 5.244ns (frequency: 190.694MHz)
  Total number of paths / destination ports: 6887 / 351
-------------------------------------------------------------------------
Delay:               5.244ns (Levels of Logic = 11)
  Source:            dvma_0/dvma_0/USER_LOGIC_I/vcnt_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_a_int_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising

  Data Path: dvma_0/dvma_0/USER_LOGIC_I/vcnt_1 to DDR2_SDRAM/DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_a_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.471   1.022  dvma_0/USER_LOGIC_I/vcnt_1 (dvma_0/USER_LOGIC_I/vcnt<1>)
     LUT5:I0->O            1   0.094   0.000  dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_lut<6> (dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_lut<6>)
     MUXCY:S->O            1   0.372   0.000  dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<6> (dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<7> (dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<8> (dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<9> (dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.254   0.789  dvma_0/USER_LOGIC_I/Mcompar_xsvi_vblank_i_cmp_ge0000_cy<10> (dvma_0/USER_LOGIC_I/xsvi_vblank_i_cmp_ge0000)
     LUT4:I0->O            3   0.094   0.491  dvma_0/USER_LOGIC_I/xsvi_active_video_i1 (DEBUG_O<7>)
     end scope: 'dvma_0'
     begin scope: 'DDR2_SDRAM'
     LUT4:I3->O            3   0.094   0.587  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_M<2>_SW0 (DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/N4)
     LUT4:I2->O            1   0.094   0.710  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_a_int_or00001_SW0 (N964)
     LUT6:I3->O            1   0.094   0.000  DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_a_int_0_rstpot (DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_a_int_0_rstpot)
     FD:D                     -0.018          DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/cons_a_int_0
    ----------------------------------------
    Total                      5.244ns (1.645ns logic, 3.599ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 99
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 524 / 342
-------------------------------------------------------------------------
Offset:              3.265ns (Levels of Logic = 4)
  Source:            Cam_Iic_0_Sda_pin (PAD)
  Destination:       Cam_Iic_0/Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: Cam_Iic_0_Sda_pin to Cam_Iic_0/Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          12   0.818   0.636  iobuf_0 (Cam_Iic_0_Sda_I)
     begin scope: 'Cam_Iic_0'
     LUT2:I0->O            2   0.094   1.074  Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not00011 (Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_not0001)
     LUT6:I0->O            1   0.094   0.336  Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001 (Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs_not0001)
     FDSE:CE                   0.213          Cam_Iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    ----------------------------------------
    Total                      3.265ns (1.219ns logic, 2.046ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1'
  Total number of paths / destination ports: 90 / 45
-------------------------------------------------------------------------
Offset:              2.761ns (Levels of Logic = 3)
  Source:            clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       dvma_0/dvma_0/USER_LOGIC_I/vcnt_0 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising

  Data Path: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to dvma_0/dvma_0/USER_LOGIC_I/vcnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.576  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (clock_generator_0/SIG_PLL0_LOCKED)
     LUT2:I0->O            9   0.094   1.017  clock_generator_0/LOCKED1 (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'dvma_0'
     LUT5:I0->O           14   0.094   0.407  dvma_0/USER_LOGIC_I/vcnt_or00001 (dvma_0/USER_LOGIC_I/vcnt_or0000)
     FDRE:R                    0.573          dvma_0/USER_LOGIC_I/vcnt_13
    ----------------------------------------
    Total                      2.761ns (0.761ns logic, 2.000ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Cam_Ctrl_0_CAM_PCLK_pin'
  Total number of paths / destination ports: 52 / 31
-------------------------------------------------------------------------
Offset:              2.401ns (Levels of Logic = 3)
  Source:            clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_20 (FF)
  Destination Clock: Cam_Ctrl_0_CAM_PCLK_pin rising

  Data Path: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.576  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (clock_generator_0/SIG_PLL0_LOCKED)
     LUT2:I0->O            9   0.094   0.620  clock_generator_0/LOCKED1 (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'Cam_Ctrl_0'
     LUT3:I1->O           21   0.094   0.444  Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_or00011 (Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_or0001)
     FDRE:R                    0.573          Cam_Ctrl_0/USER_LOGIC_I/cam_data_invalid_cnt_0
    ----------------------------------------
    Total                      2.401ns (0.761ns logic, 1.640ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT2'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              1.624ns (Levels of Logic = 3)
  Source:            clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT2 rising

  Data Path: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.576  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (clock_generator_0/SIG_PLL0_LOCKED)
     LUT2:I0->O            9   0.094   0.380  clock_generator_0/LOCKED1 (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'Cam_Ctrl_0'
     INV:I->O              1   0.238   0.336  Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O_not00001_INV_0 (Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O_not0000)
     ODDR:R                    0.000          Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O
    ----------------------------------------
    Total                      1.624ns (0.332ns logic, 1.292ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Cam_Ctrl_1_CAM_PCLK_pin'
  Total number of paths / destination ports: 52 / 31
-------------------------------------------------------------------------
Offset:              2.401ns (Levels of Logic = 3)
  Source:            clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED (PAD)
  Destination:       Cam_Ctrl_1/Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_20 (FF)
  Destination Clock: Cam_Ctrl_1_CAM_PCLK_pin rising

  Data Path: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:LOCKED to Cam_Ctrl_1/Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.576  clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst (clock_generator_0/SIG_PLL0_LOCKED)
     LUT2:I0->O            9   0.094   0.620  clock_generator_0/LOCKED1 (LOCKED)
     end scope: 'clock_generator_0'
     begin scope: 'Cam_Ctrl_1'
     LUT3:I1->O           21   0.094   0.444  Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_or00011 (Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_or0001)
     FDRE:R                    0.573          Cam_Ctrl_1/USER_LOGIC_I/cam_data_invalid_cnt_0
    ----------------------------------------
    Total                      2.401ns (0.761ns logic, 1.640ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 111 / 73
-------------------------------------------------------------------------
Offset:              4.364ns (Levels of Logic = 3)
  Source:            Cam_Iic_1/Cam_Iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg (FF)
  Destination:       Cam_Iic_1_Sda_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: Cam_Iic_1/Cam_Iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg to Cam_Iic_1_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.471   1.011  Cam_Iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg (Cam_Iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg)
     LUT5:I0->O            1   0.094   0.336  Cam_Iic_1/X_IIC/IIC_CONTROL_I/Sda_T1 (Sda_T)
     end scope: 'Cam_Iic_1'
     IOBUF:T->IO               2.452          iobuf_2 (Cam_Iic_1_Sda_pin)
    ----------------------------------------
    Total                      4.364ns (3.017ns logic, 1.347ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.964ns (Levels of Logic = 4)
  Source:            dvma_0/dvma_0/USER_LOGIC_I/XSVI_ACTIVE_VIDEO (FF)
  Destination:       hdmi_0_CH7301_de_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT1 rising

  Data Path: dvma_0/dvma_0/USER_LOGIC_I/XSVI_ACTIVE_VIDEO to hdmi_0_CH7301_de_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.471   0.606  dvma_0/USER_LOGIC_I/XSVI_ACTIVE_VIDEO (XSVI_ACTIVE_VIDEO)
     end scope: 'dvma_0'
     begin scope: 'hdmi_0'
     LUT2:I1->O            2   0.094   0.341  hdmi_0/USER_LOGIC_I/CH7301_de1 (xsvi_debug<6>)
     end scope: 'hdmi_0'
     OBUF:I->O                 2.452          hdmi_0_CH7301_de_pin_OBUF (hdmi_0_CH7301_de_pin)
    ----------------------------------------
    Total                      3.964ns (3.017ns logic, 0.947ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O (FF)
  Destination:       Cam_Ctrl_0_CAM_MCLK_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL1_CLKOUT2 rising

  Data Path: Cam_Ctrl_0/Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O to Cam_Ctrl_0_CAM_MCLK_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  Cam_Ctrl_0/USER_LOGIC_I/CAM_MCLK_ODDR_O (CAM_MCLK)
     end scope: 'Cam_Ctrl_0'
     OBUF:I->O                 2.452          Cam_Ctrl_0_CAM_MCLK_pin_OBUF (Cam_Ctrl_0_CAM_MCLK_pin)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Offset:              5.925ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.094   0.794  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            6   0.094   1.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N5)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO801 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80_f7 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      5.925ns (1.442ns logic, 4.483ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 301 / 1
-------------------------------------------------------------------------
Offset:              7.349ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7)
     LUT5:I4->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO352 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO352)
     MUXF7:I0->O           2   0.251   0.485  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35)
     LUT6:I5->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO801 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80)
     MUXF7:I1->O           1   0.254   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80_f7 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      7.349ns (3.369ns logic, 3.980ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 206 / 206
-------------------------------------------------------------------------
Delay:               1.397ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.397ns (1.056ns logic, 0.341ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 193.00 secs
Total CPU time to Xst completion: 193.03 secs
 
--> 

Total memory usage is 515332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1366 (   0 filtered)
Number of infos    :  161 (   0 filtered)

