

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Wed Aug 10 16:30:18 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11892737|  12308481| 59.464 ms | 61.542 ms |  11892737|  12308481|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                             |                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s  |    11545|    11545| 57.725 us | 57.725 us |  11545|  11545|   none  |
        +-------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+----------+----------+---------------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1     |  11892736|  12308480| 11614 ~ 12020 |          -|          -|  1024|    no    |
        | + Loop 1.1  |        64|        64|              2|          -|          -|    32|    no    |
        | + Loop 1.2  |       292|       292|              6|          1|          1|   288|    yes   |
        | + CastLoop  |        96|        96|              3|          -|          -|    32|    no    |
        +-------------+----------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     31|       -|      -|    -|
|Expression       |        -|      -|       0|   1192|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      1|     383|    777|    0|
|Memory           |        8|      -|      32|      8|    0|
|Multiplexer      |        -|      -|       -|    969|    -|
|Register         |        0|      -|    1947|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       11|     32|    2362|   2978|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     14|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+
    |                           Instance                          |                      Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s  |        3|      0|  316|  775|    0|
    |myproject_axi_mul_5s_16s_21_2_1_U55                          |myproject_axi_mul_5s_16s_21_2_1                  |        0|      1|   67|    2|    0|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                        |                                                 |        3|      1|  383|  777|    0|
    +-------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_21_3_1_U56  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U57  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U58  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U59  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U60  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U61  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U62  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U63  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U64  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U65  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U66  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U67  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U68  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U69  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U70  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U71  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U72  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U73  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U74  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U75  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U76  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U77  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U78  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U79  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U80  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U81  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U82  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U83  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U84  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U85  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_21_3_1_U86  |myproject_axi_mul_mul_6s_16s_21_3_1  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_out_i_U   |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeeOg  |        1|   0|   0|    0|    32|   16|     1|          512|
    |layer_in_V_8_U  |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layeg8j  |        1|   0|   0|    0|   288|   16|     1|         4608|
    |tmpdata_V_U     |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdhbi  |        0|  32|   8|    0|    32|   16|     1|          512|
    |w5_V_U          |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V     |        6|   0|   0|    0|   288|  191|     1|        55008|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        8|  32|   8|    0|   640|  239|     4|        60640|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1948_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_10_V_fu_2008_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_11_V_fu_2014_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_12_V_fu_2020_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_13_V_fu_2026_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_14_V_fu_2032_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_15_V_fu_2038_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_16_V_fu_2044_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_17_V_fu_2050_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_18_V_fu_2056_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_19_V_fu_2062_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_1954_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_20_V_fu_2068_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_21_V_fu_2074_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_22_V_fu_2080_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_23_V_fu_2086_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_24_V_fu_2092_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_25_V_fu_2098_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_26_V_fu_2104_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_27_V_fu_2110_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_28_V_fu_2116_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_29_V_fu_2122_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_1960_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_30_V_fu_2128_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_31_V_fu_1664_p2      |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_1966_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_1972_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_5_V_fu_1978_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_1984_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_7_V_fu_1990_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_8_V_fu_1996_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_9_V_fu_2002_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln285_fu_2196_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln287_fu_2207_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln290_fu_2156_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln292_fu_2167_p2     |     +    |      0|  0|  39|          32|           1|
    |i1_fu_1128_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_1116_p2             |     +    |      0|  0|  13|          11|           1|
    |i_ic_fu_2140_p2          |     +    |      0|  0|  15|           6|           1|
    |ir_fu_1223_p2            |     +    |      0|  0|  15|           9|           1|
    |and_ln255_3_fu_1205_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln255_4_fu_1211_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln255_fu_1199_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln245_fu_1110_p2    |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln247_fu_1122_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln255_4_fu_1153_p2  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln255_5_fu_1173_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln255_6_fu_1193_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln255_fu_1143_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln266_fu_2134_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln277_fu_2151_p2    |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln281_fu_2191_p2    |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln336_fu_1217_p2    |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_623         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_634         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_779         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_837         |    or    |      0|  0|   2|           1|           1|
    |select_ln287_fu_2212_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln292_fu_2172_p3  |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1192|         908|         587|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1055                   |    9|          2|   16|         32|
    |acc_V_10_0_reg_925                   |    9|          2|   16|         32|
    |acc_V_11_0_reg_912                   |    9|          2|   16|         32|
    |acc_V_12_0_reg_899                   |    9|          2|   16|         32|
    |acc_V_13_0_reg_886                   |    9|          2|   16|         32|
    |acc_V_14_0_reg_873                   |    9|          2|   16|         32|
    |acc_V_15_0_reg_860                   |    9|          2|   16|         32|
    |acc_V_16_0_reg_847                   |    9|          2|   16|         32|
    |acc_V_17_0_reg_834                   |    9|          2|   16|         32|
    |acc_V_18_0_reg_821                   |    9|          2|   16|         32|
    |acc_V_19_0_reg_808                   |    9|          2|   16|         32|
    |acc_V_1_0_reg_1042                   |    9|          2|   16|         32|
    |acc_V_20_0_reg_795                   |    9|          2|   16|         32|
    |acc_V_21_0_reg_782                   |    9|          2|   16|         32|
    |acc_V_22_0_reg_769                   |    9|          2|   16|         32|
    |acc_V_23_0_reg_756                   |    9|          2|   16|         32|
    |acc_V_24_0_reg_743                   |    9|          2|   16|         32|
    |acc_V_25_0_reg_730                   |    9|          2|   16|         32|
    |acc_V_26_0_reg_717                   |    9|          2|   16|         32|
    |acc_V_27_0_reg_704                   |    9|          2|   16|         32|
    |acc_V_28_0_reg_691                   |    9|          2|   16|         32|
    |acc_V_29_0_reg_678                   |    9|          2|   16|         32|
    |acc_V_2_0_reg_1029                   |    9|          2|   16|         32|
    |acc_V_30_0_reg_665                   |    9|          2|   16|         32|
    |acc_V_31_0_reg_652                   |    9|          2|   16|         32|
    |acc_V_3_0_reg_1016                   |    9|          2|   16|         32|
    |acc_V_4_0_reg_1003                   |    9|          2|   16|         32|
    |acc_V_5_0_reg_990                    |    9|          2|   16|         32|
    |acc_V_6_0_reg_977                    |    9|          2|   16|         32|
    |acc_V_7_0_reg_964                    |    9|          2|   16|         32|
    |acc_V_8_0_reg_951                    |    9|          2|   16|         32|
    |acc_V_9_0_reg_938                    |    9|          2|   16|         32|
    |ap_NS_fsm                            |  133|         29|    1|         29|
    |ap_done                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5              |    9|          2|    1|          2|
    |ap_phi_mux_acc_V_31_0_phi_fu_657_p4  |    9|          2|   16|         32|
    |data_V_V_blk_n                       |    9|          2|    1|          2|
    |i1_0_i_reg_640                       |    9|          2|    6|         12|
    |i_0_i_reg_629                        |    9|          2|   11|         22|
    |i_ic_0_i_reg_1079                    |    9|          2|    6|         12|
    |in_index_reg_1068                    |    9|          2|    9|         18|
    |layer_in_V_8_address0                |   15|          3|    9|         27|
    |layer_in_V_8_ce0                     |   15|          3|    1|          3|
    |layer_in_V_8_we0                     |    9|          2|    1|          2|
    |layer_out_i_address0                 |   89|         18|    5|         90|
    |layer_out_i_address1                 |   85|         17|    5|         85|
    |layer_out_i_d0                       |   85|         17|   16|        272|
    |layer_out_i_d1                       |   85|         17|   16|        272|
    |pX_3                                 |    9|          2|   32|         64|
    |pY_3                                 |    9|          2|   32|         64|
    |real_start                           |    9|          2|    1|          2|
    |res_V_V_blk_n                        |    9|          2|    1|          2|
    |sX_3                                 |    9|          2|   32|         64|
    |storemerge_i_reg_1090                |    9|          2|   32|         64|
    |tmpdata_V_address0                   |   15|          3|    5|         15|
    |tmpdata_V_ce0                        |   15|          3|    1|          3|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  969|        206|  754|       2186|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_31_V_reg_3179                                                         |  16|   0|   16|          0|
    |acc_V_0_0_reg_1055                                                        |  16|   0|   16|          0|
    |acc_V_10_0_reg_925                                                        |  16|   0|   16|          0|
    |acc_V_11_0_reg_912                                                        |  16|   0|   16|          0|
    |acc_V_12_0_reg_899                                                        |  16|   0|   16|          0|
    |acc_V_13_0_reg_886                                                        |  16|   0|   16|          0|
    |acc_V_14_0_reg_873                                                        |  16|   0|   16|          0|
    |acc_V_15_0_reg_860                                                        |  16|   0|   16|          0|
    |acc_V_16_0_reg_847                                                        |  16|   0|   16|          0|
    |acc_V_17_0_reg_834                                                        |  16|   0|   16|          0|
    |acc_V_18_0_reg_821                                                        |  16|   0|   16|          0|
    |acc_V_19_0_reg_808                                                        |  16|   0|   16|          0|
    |acc_V_1_0_reg_1042                                                        |  16|   0|   16|          0|
    |acc_V_20_0_reg_795                                                        |  16|   0|   16|          0|
    |acc_V_21_0_reg_782                                                        |  16|   0|   16|          0|
    |acc_V_22_0_reg_769                                                        |  16|   0|   16|          0|
    |acc_V_23_0_reg_756                                                        |  16|   0|   16|          0|
    |acc_V_24_0_reg_743                                                        |  16|   0|   16|          0|
    |acc_V_25_0_reg_730                                                        |  16|   0|   16|          0|
    |acc_V_26_0_reg_717                                                        |  16|   0|   16|          0|
    |acc_V_27_0_reg_704                                                        |  16|   0|   16|          0|
    |acc_V_28_0_reg_691                                                        |  16|   0|   16|          0|
    |acc_V_29_0_reg_678                                                        |  16|   0|   16|          0|
    |acc_V_2_0_reg_1029                                                        |  16|   0|   16|          0|
    |acc_V_30_0_reg_665                                                        |  16|   0|   16|          0|
    |acc_V_31_0_reg_652                                                        |  16|   0|   16|          0|
    |acc_V_3_0_reg_1016                                                        |  16|   0|   16|          0|
    |acc_V_4_0_reg_1003                                                        |  16|   0|   16|          0|
    |acc_V_5_0_reg_990                                                         |  16|   0|   16|          0|
    |acc_V_6_0_reg_977                                                         |  16|   0|   16|          0|
    |acc_V_7_0_reg_964                                                         |  16|   0|   16|          0|
    |acc_V_8_0_reg_951                                                         |  16|   0|   16|          0|
    |acc_V_9_0_reg_938                                                         |  16|   0|   16|          0|
    |and_ln255_4_reg_2635                                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                                 |  28|   0|   28|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                   |   1|   0|    1|          0|
    |grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_640                                                            |   6|   0|    6|          0|
    |i1_reg_2593                                                               |   6|   0|    6|          0|
    |i_0_i_reg_629                                                             |  11|   0|   11|          0|
    |i_ic_0_i_reg_1079                                                         |   6|   0|    6|          0|
    |i_ic_reg_3342                                                             |   6|   0|    6|          0|
    |i_reg_2585                                                                |  11|   0|   11|          0|
    |icmp_ln255_4_reg_2618                                                     |   1|   0|    1|          0|
    |icmp_ln255_reg_2608                                                       |   1|   0|    1|          0|
    |icmp_ln277_reg_3352                                                       |   1|   0|    1|          0|
    |icmp_ln336_reg_2639                                                       |   1|   0|    1|          0|
    |in_index_reg_1068                                                         |   9|   0|    9|          0|
    |layer_in_V_8_load_reg_2658                                                |  16|   0|   16|          0|
    |mul_ln1118_68_reg_3029                                                    |  21|   0|   21|          0|
    |mul_ln1118_69_reg_3034                                                    |  21|   0|   21|          0|
    |mul_ln1118_70_reg_3039                                                    |  21|   0|   21|          0|
    |mul_ln1118_71_reg_3044                                                    |  21|   0|   21|          0|
    |mul_ln1118_72_reg_3049                                                    |  21|   0|   21|          0|
    |mul_ln1118_73_reg_3054                                                    |  21|   0|   21|          0|
    |mul_ln1118_74_reg_3059                                                    |  21|   0|   21|          0|
    |mul_ln1118_75_reg_3064                                                    |  21|   0|   21|          0|
    |mul_ln1118_76_reg_3069                                                    |  21|   0|   21|          0|
    |mul_ln1118_77_reg_3074                                                    |  21|   0|   21|          0|
    |mul_ln1118_78_reg_3079                                                    |  21|   0|   21|          0|
    |mul_ln1118_79_reg_3084                                                    |  21|   0|   21|          0|
    |mul_ln1118_80_reg_3089                                                    |  21|   0|   21|          0|
    |mul_ln1118_81_reg_3094                                                    |  21|   0|   21|          0|
    |mul_ln1118_82_reg_3099                                                    |  21|   0|   21|          0|
    |mul_ln1118_83_reg_3104                                                    |  21|   0|   21|          0|
    |mul_ln1118_84_reg_3109                                                    |  21|   0|   21|          0|
    |mul_ln1118_85_reg_3114                                                    |  21|   0|   21|          0|
    |mul_ln1118_86_reg_3119                                                    |  21|   0|   21|          0|
    |mul_ln1118_87_reg_3124                                                    |  21|   0|   21|          0|
    |mul_ln1118_88_reg_3129                                                    |  21|   0|   21|          0|
    |mul_ln1118_89_reg_3134                                                    |  21|   0|   21|          0|
    |mul_ln1118_90_reg_3139                                                    |  21|   0|   21|          0|
    |mul_ln1118_91_reg_3144                                                    |  21|   0|   21|          0|
    |mul_ln1118_92_reg_3149                                                    |  21|   0|   21|          0|
    |mul_ln1118_93_reg_3154                                                    |  21|   0|   21|          0|
    |mul_ln1118_94_reg_3159                                                    |  21|   0|   21|          0|
    |mul_ln1118_95_reg_3164                                                    |  21|   0|   21|          0|
    |mul_ln1118_96_reg_3169                                                    |  21|   0|   21|          0|
    |mul_ln1118_97_reg_3174                                                    |  21|   0|   21|          0|
    |mul_ln1118_reg_3024                                                       |  21|   0|   21|          0|
    |pX_3                                                                      |  32|   0|   32|          0|
    |pX_3_load_reg_2629                                                        |  32|   0|   32|          0|
    |pY_3                                                                      |  32|   0|   32|          0|
    |pY_3_load_reg_2623                                                        |  32|   0|   32|          0|
    |res_pack_V_reg_3369                                                       |  16|   0|   16|          0|
    |sX_3                                                                      |  32|   0|   32|          0|
    |sX_3_load_reg_2603                                                        |  32|   0|   32|          0|
    |sY_3                                                                      |  32|   0|   32|          0|
    |sY_3_load_reg_2613                                                        |  32|   0|   32|          0|
    |select_ln287_reg_3364                                                     |  32|   0|   32|          0|
    |select_ln292_reg_3356                                                     |  32|   0|   32|          0|
    |start_once_reg                                                            |   1|   0|    1|          0|
    |storemerge_i_reg_1090                                                     |  32|   0|   32|          0|
    |tmp_65_reg_2668                                                           |   6|   0|    6|          0|
    |tmp_66_reg_2673                                                           |   6|   0|    6|          0|
    |tmp_67_reg_2678                                                           |   6|   0|    6|          0|
    |tmp_68_reg_2683                                                           |   6|   0|    6|          0|
    |tmp_69_reg_2688                                                           |   6|   0|    6|          0|
    |tmp_70_reg_2693                                                           |   6|   0|    6|          0|
    |tmp_71_reg_2698                                                           |   6|   0|    6|          0|
    |tmp_72_reg_2703                                                           |   6|   0|    6|          0|
    |tmp_73_reg_2708                                                           |   6|   0|    6|          0|
    |tmp_74_reg_2713                                                           |   6|   0|    6|          0|
    |tmp_75_reg_2718                                                           |   6|   0|    6|          0|
    |tmp_76_reg_2723                                                           |   6|   0|    6|          0|
    |tmp_77_reg_2728                                                           |   6|   0|    6|          0|
    |tmp_78_reg_2733                                                           |   6|   0|    6|          0|
    |tmp_79_reg_2738                                                           |   6|   0|    6|          0|
    |tmp_80_reg_2743                                                           |   6|   0|    6|          0|
    |tmp_81_reg_2748                                                           |   6|   0|    6|          0|
    |tmp_82_reg_2753                                                           |   6|   0|    6|          0|
    |tmp_83_reg_2758                                                           |   6|   0|    6|          0|
    |tmp_84_reg_2763                                                           |   6|   0|    6|          0|
    |tmp_85_reg_2768                                                           |   6|   0|    6|          0|
    |tmp_86_reg_2773                                                           |   6|   0|    6|          0|
    |tmp_87_reg_2778                                                           |   6|   0|    6|          0|
    |tmp_88_reg_2783                                                           |   6|   0|    6|          0|
    |tmp_89_reg_2788                                                           |   6|   0|    6|          0|
    |tmp_90_reg_2793                                                           |   6|   0|    6|          0|
    |tmp_91_reg_2798                                                           |   6|   0|    6|          0|
    |tmp_92_reg_2803                                                           |   6|   0|    6|          0|
    |tmp_93_reg_2808                                                           |   6|   0|    6|          0|
    |tmp_94_reg_2813                                                           |   6|   0|    6|          0|
    |tmp_95_reg_2818                                                           |   5|   0|    5|          0|
    |tmp_V_reg_2598                                                            |  16|   0|   16|          0|
    |trunc_ln344_reg_2663                                                      |   6|   0|    6|          0|
    |trunc_ln708_31_reg_3019                                                   |  16|   0|   16|          0|
    |icmp_ln336_reg_2639                                                       |  64|  32|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |1947|  32| 1884|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

