;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB #-12, @31
	SUB #-1, <-51
	MOV -17, <-20
	MOV #-1, <-51
	JMN -17, -20
	ADD 121, 100
	SUB #-12, @31
	SUB 12, @-10
	SLT #121, 313
	SLT -1, <-1
	SUB 92, @-10
	JMP @172, #200
	JMN @-70, 0
	SPL 0, <402
	SLT -1, <-1
	SUB <12, @10
	SUB <12, @10
	DJN 12, #510
	SLT #121, 313
	SUB #-70, 0
	SUB @121, 103
	ADD #172, @200
	CMP 12, @-10
	CMP 12, @-10
	JMN -710, -603
	SUB 12, @-10
	MOV -1, <-20
	SUB -1, <-250
	SUB #-12, @31
	SUB @-127, 100
	ADD <10, -210
	SUB <121, 106
	CMP @127, @106
	JMN -1, @-3
	JMN -1, @-3
	MOV -17, <-20
	MOV -17, <-20
	SUB #100, @33
	ADD 210, 60
	MOV -17, <-20
	MOV -17, <-20
	JMN 210, 3
	SUB #121, 903
	SPL 0, <402
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-250
	MOV -17, <-20
