# Reading D:/quartusII/modelsim_ase/tcl/vsim/pref.tcl
# do test5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/quartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/quartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Administrator/Desktop/eda/test5/test5.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:23:06 on Dec 17,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Desktop/eda/test5/test5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity test5
# -- Compiling architecture BHV of test5
# End time: 10:23:07 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Administrator/Desktop/eda/test5/simulation/modelsim/test5.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:23:07 on Dec 17,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Desktop/eda/test5/simulation/modelsim/test5.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test5_vhd_tst
# -- Compiling architecture test5_arch of test5_vhd_tst
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test5/simulation/modelsim/test5.vht(57): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test5/simulation/modelsim/test5.vht(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 10:23:08 on Dec 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"   test5_vhd_tst
# vsim -gui "+altera" -l msim_transcript -do "test5_run_msim_rtl_vhdl.do" 
# Start time: 10:23:08 on Dec 17,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test5_vhd_tst(test5_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test5(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 10:24:53 on Dec 17,2019, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
