<stg><name>_mul.1</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:0 %p_read25 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2

]]></Node>
<StgValue><ssdm name="p_read25"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:1 %p_read14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read14"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:2 %p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:3 %num_res4_04_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res4_04_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:4 %num_res3_05_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res3_05_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:5 %num_res_06_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res_06_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:6 %aux = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:7 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read25, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:8 %bitcast_ln173 = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln173"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:9 %trunc_ln173_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read25, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln173_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:10 %bitcast_ln173_3 = bitcast i32 %trunc_ln173_3

]]></Node>
<StgValue><ssdm name="bitcast_ln173_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:11 %trunc_ln173_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read25, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln173_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12 %bitcast_ln173_4 = bitcast i32 %trunc_ln173_4

]]></Node>
<StgValue><ssdm name="bitcast_ln173_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
codeRepl:13 %call_ln173 = call void @_mul.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read_14, i32 %p_read14, i32 %bitcast_ln173, i32 %bitcast_ln173_3, i32 %bitcast_ln173_4, i32 %aux

]]></Node>
<StgValue><ssdm name="call_ln173"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
codeRepl:13 %call_ln173 = call void @_mul.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read_14, i32 %p_read14, i32 %bitcast_ln173, i32 %bitcast_ln173_3, i32 %bitcast_ln173_4, i32 %aux

]]></Node>
<StgValue><ssdm name="call_ln173"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:14 %call_ln0 = call void @_mul.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_06_loc, i32 %num_res3_05_loc, i32 %num_res4_04_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
codeRepl:14 %call_ln0 = call void @_mul.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_06_loc, i32 %num_res3_05_loc, i32 %num_res4_04_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:15 %num_res_06_loc_load = load i32 %num_res_06_loc

]]></Node>
<StgValue><ssdm name="num_res_06_loc_load"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:16 %num_res3_05_loc_load = load i32 %num_res3_05_loc

]]></Node>
<StgValue><ssdm name="num_res3_05_loc_load"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:17 %num_res4_04_loc_load = load i32 %num_res4_04_loc

]]></Node>
<StgValue><ssdm name="num_res4_04_loc_load"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
codeRepl:18 %mrv = insertvalue i96 <undef>, i32 %num_res_06_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
codeRepl:19 %mrv_1 = insertvalue i96 %mrv, i32 %num_res3_05_loc_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
codeRepl:20 %mrv_2 = insertvalue i96 %mrv_1, i32 %num_res4_04_loc_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="96">
<![CDATA[
codeRepl:21 %ret_ln189 = ret i96 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln189"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
