<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>On-Demand Traffic Control: Port A registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">On-Demand Traffic Control
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__port___a.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Port A registers<div class="ingroups"><a class="el" href="group___service.html">Service layer</a> &raquo; <a class="el" href="group__registers.html">MCU Registers</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga7c8a7f98a98d8cb125dd57a66720ab30">PORTA</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x3B))</td></tr>
<tr class="memdesc:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output register for port A.  <a href="group__port___a.html#ga7c8a7f98a98d8cb125dd57a66720ab30">More...</a><br /></td></tr>
<tr class="separator:ga7c8a7f98a98d8cb125dd57a66720ab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada011c5bf95ab91774eee5c29b45fd06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#gada011c5bf95ab91774eee5c29b45fd06">DDRA</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x3A))</td></tr>
<tr class="memdesc:gada011c5bf95ab91774eee5c29b45fd06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction register for port A.  <a href="group__port___a.html#gada011c5bf95ab91774eee5c29b45fd06">More...</a><br /></td></tr>
<tr class="separator:gada011c5bf95ab91774eee5c29b45fd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b59706bf235bbd1936ae801f125507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#gaa5b59706bf235bbd1936ae801f125507">PINA</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x39))</td></tr>
<tr class="memdesc:gaa5b59706bf235bbd1936ae801f125507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input register for port A.  <a href="group__port___a.html#gaa5b59706bf235bbd1936ae801f125507">More...</a><br /></td></tr>
<tr class="separator:gaa5b59706bf235bbd1936ae801f125507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">PORTB</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x38))</td></tr>
<tr class="memdesc:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output register for port B.  <a href="group__port___a.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77">More...</a><br /></td></tr>
<tr class="separator:ga09a0c85cd3da09d9cdf63a5ac4c39f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924a54df722121bc98383bdec5ae1898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga924a54df722121bc98383bdec5ae1898">DDRB</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x37))</td></tr>
<tr class="memdesc:ga924a54df722121bc98383bdec5ae1898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction register for port B.  <a href="group__port___a.html#ga924a54df722121bc98383bdec5ae1898">More...</a><br /></td></tr>
<tr class="separator:ga924a54df722121bc98383bdec5ae1898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f0e8289e962c02128f24b94d7aea7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga49f0e8289e962c02128f24b94d7aea7c">PINB</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x36))</td></tr>
<tr class="memdesc:ga49f0e8289e962c02128f24b94d7aea7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input register for port A.  <a href="group__port___a.html#ga49f0e8289e962c02128f24b94d7aea7c">More...</a><br /></td></tr>
<tr class="separator:ga49f0e8289e962c02128f24b94d7aea7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fea88642279a70246e026e7221b0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga68fea88642279a70246e026e7221b0a5">PORTC</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x35))</td></tr>
<tr class="memdesc:ga68fea88642279a70246e026e7221b0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction register for port C.  <a href="group__port___a.html#ga68fea88642279a70246e026e7221b0a5">More...</a><br /></td></tr>
<tr class="separator:ga68fea88642279a70246e026e7221b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13004c90aa4b54f1bc3fbd25ad3fd645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga13004c90aa4b54f1bc3fbd25ad3fd645">DDRC</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x34))</td></tr>
<tr class="memdesc:ga13004c90aa4b54f1bc3fbd25ad3fd645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction register for port C.  <a href="group__port___a.html#ga13004c90aa4b54f1bc3fbd25ad3fd645">More...</a><br /></td></tr>
<tr class="separator:ga13004c90aa4b54f1bc3fbd25ad3fd645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0545e73dc7ae14b1f62293c1feba3983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga0545e73dc7ae14b1f62293c1feba3983">PINC</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x33))</td></tr>
<tr class="memdesc:ga0545e73dc7ae14b1f62293c1feba3983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input register for port C.  <a href="group__port___a.html#ga0545e73dc7ae14b1f62293c1feba3983">More...</a><br /></td></tr>
<tr class="separator:ga0545e73dc7ae14b1f62293c1feba3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">PORTD</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x32))</td></tr>
<tr class="memdesc:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction register for port D.  <a href="group__port___a.html#ga3e6a2517db4f9cb7c9037adf0aefe79b">More...</a><br /></td></tr>
<tr class="separator:ga3e6a2517db4f9cb7c9037adf0aefe79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24189eeb3ce4bccd97d46e88f494e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#gae24189eeb3ce4bccd97d46e88f494e0a">DDRD</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x31))</td></tr>
<tr class="memdesc:gae24189eeb3ce4bccd97d46e88f494e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction register for port D.  <a href="group__port___a.html#gae24189eeb3ce4bccd97d46e88f494e0a">More...</a><br /></td></tr>
<tr class="separator:gae24189eeb3ce4bccd97d46e88f494e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50997bc44119b844ceaab463c564bfb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port___a.html#ga50997bc44119b844ceaab463c564bfb7">PIND</a>&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x30))</td></tr>
<tr class="memdesc:ga50997bc44119b844ceaab463c564bfb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input register for port D.  <a href="group__port___a.html#ga50997bc44119b844ceaab463c564bfb7">More...</a><br /></td></tr>
<tr class="separator:ga50997bc44119b844ceaab463c564bfb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<dl class="section note"><dt>Note</dt><dd>x may be (A,B,C, or D) and n from 0 to 7.</dd></dl>
<ul>
<li>Each port pin consists of three register bits: DDxn, PORTxn, and PINxn. The DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address. </li>
<li>The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is &#x2402;configured as an input pin. </li>
<li>If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when a reset condition becomes active, even if no clocks are running. \argIf PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an out&#x2402;put pin, the port pin is driven low (zero). </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gada011c5bf95ab91774eee5c29b45fd06" name="gada011c5bf95ab91774eee5c29b45fd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada011c5bf95ab91774eee5c29b45fd06">&#9670;&nbsp;</a></span>DDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRA&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x3A))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction register for port A. </p>
<ul>
<li>This register controls the direction of the pin. </li>
<li>Setting the bit in this register will make the pin output. </li>
<li>Clearing the bit in this register will make the pin input </li>
</ul>

</div>
</div>
<a id="ga924a54df722121bc98383bdec5ae1898" name="ga924a54df722121bc98383bdec5ae1898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924a54df722121bc98383bdec5ae1898">&#9670;&nbsp;</a></span>DDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRB&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x37))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction register for port B. </p>
<ul>
<li>This register controls the direction of the pin. </li>
<li>Setting the bit in this register will make the pin output. </li>
<li>Clearing the bit in this register will make the pin input </li>
</ul>

</div>
</div>
<a id="ga13004c90aa4b54f1bc3fbd25ad3fd645" name="ga13004c90aa4b54f1bc3fbd25ad3fd645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13004c90aa4b54f1bc3fbd25ad3fd645">&#9670;&nbsp;</a></span>DDRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRC&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x34))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction register for port C. </p>
<ul>
<li>This register controls the direction of the pin. </li>
<li>Setting the bit in this register will make the pin output. </li>
<li>Clearing the bit in this register will make the pin input </li>
</ul>

</div>
</div>
<a id="gae24189eeb3ce4bccd97d46e88f494e0a" name="gae24189eeb3ce4bccd97d46e88f494e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24189eeb3ce4bccd97d46e88f494e0a">&#9670;&nbsp;</a></span>DDRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRD&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x31))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction register for port D. </p>
<ul>
<li>This register controls the direction of the pin. </li>
<li>Setting the bit in this register will make the pin output. </li>
<li>Clearing the bit in this register will make the pin input </li>
</ul>

</div>
</div>
<a id="gaa5b59706bf235bbd1936ae801f125507" name="gaa5b59706bf235bbd1936ae801f125507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b59706bf235bbd1936ae801f125507">&#9670;&nbsp;</a></span>PINA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINA&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x39))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input register for port A. </p>
<ul>
<li>This register stores the input values of port A. </li>
<li>If the value is 1 then the applied voltage on this pin is high. </li>
<li>If the value is 0 then the applied voltage on this pin is low. </li>
</ul>

</div>
</div>
<a id="ga49f0e8289e962c02128f24b94d7aea7c" name="ga49f0e8289e962c02128f24b94d7aea7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f0e8289e962c02128f24b94d7aea7c">&#9670;&nbsp;</a></span>PINB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINB&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x36))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input register for port A. </p>
<ul>
<li>This register stores the input values of port B. </li>
<li>If the value is 1 then the applied voltage on this pin is high. </li>
<li>If the value is 0 then the applied voltage on this pin is low. </li>
</ul>

</div>
</div>
<a id="ga0545e73dc7ae14b1f62293c1feba3983" name="ga0545e73dc7ae14b1f62293c1feba3983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0545e73dc7ae14b1f62293c1feba3983">&#9670;&nbsp;</a></span>PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINC&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x33))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input register for port C. </p>
<ul>
<li>This register stores the input values of port C. </li>
<li>If the value is 1 then the applied voltage on this pin is high. </li>
<li>If the value is 0 then the applied voltage on this pin is low. </li>
</ul>

</div>
</div>
<a id="ga50997bc44119b844ceaab463c564bfb7" name="ga50997bc44119b844ceaab463c564bfb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50997bc44119b844ceaab463c564bfb7">&#9670;&nbsp;</a></span>PIND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIND&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x30))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input register for port D. </p>
<ul>
<li>This register stores the input values of port D. </li>
<li>If the value is 1 then the applied voltage on this pin is high. </li>
<li>If the value is 0 then the applied voltage on this pin is low. </li>
</ul>

</div>
</div>
<a id="ga7c8a7f98a98d8cb125dd57a66720ab30" name="ga7c8a7f98a98d8cb125dd57a66720ab30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8a7f98a98d8cb125dd57a66720ab30">&#9670;&nbsp;</a></span>PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x3B))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output register for port A. </p>
<ul>
<li>This register controls the output of the pin. </li>
<li>Setting the bit in this register will make the pin high. </li>
<li>Clearing the bit in this register will make the pin low </li>
<li>If the pin is configured as output through DDRx and we write high to PORTx register this will activate internal pull up resistor (x may be A,B,C or D). </li>
</ul>

</div>
</div>
<a id="ga09a0c85cd3da09d9cdf63a5ac4c39f77" name="ga09a0c85cd3da09d9cdf63a5ac4c39f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a0c85cd3da09d9cdf63a5ac4c39f77">&#9670;&nbsp;</a></span>PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x38))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output register for port B. </p>
<ul>
<li>This register controls the output of the pin. </li>
<li>Setting the bit in this register will make the pin high. </li>
<li>Clearing the bit in this register will make the pin low </li>
<li>If the pin is configured as output through DDRx and we write high to PORTx register this will activate internal pull up resistor (x may be A,B,C or D). </li>
</ul>

</div>
</div>
<a id="ga68fea88642279a70246e026e7221b0a5" name="ga68fea88642279a70246e026e7221b0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68fea88642279a70246e026e7221b0a5">&#9670;&nbsp;</a></span>PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTC&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x35))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction register for port C. </p>
<ul>
<li>This register controls the direction of the pin. </li>
<li>Setting the bit in this register will make the pin output. </li>
<li>Clearing the bit in this register will make the pin input </li>
</ul>

</div>
</div>
<a id="ga3e6a2517db4f9cb7c9037adf0aefe79b" name="ga3e6a2517db4f9cb7c9037adf0aefe79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6a2517db4f9cb7c9037adf0aefe79b">&#9670;&nbsp;</a></span>PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD&#160;&#160;&#160;(*((volatile <a class="el" href="data_types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)0x32))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Direction register for port D. </p>
<ul>
<li>This register controls the direction of the pin. </li>
<li>Setting the bit in this register will make the pin output. </li>
<li>Clearing the bit in this register will make the pin input </li>
</ul>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
