{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538237458782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538237458783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 10:10:58 2018 " "Processing started: Sat Sep 29 10:10:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538237458783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1538237458783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project-ii -c project-ii --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project-ii -c project-ii --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1538237458783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1538237459947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1538237459947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/eraserow_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/eraserow_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eraseRow_tb " "Found entity 1: eraseRow_tb" {  } { { "src/eraseRow_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470685 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(60) " "Verilog HDL Expression warning at eraseRow.sv(60): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470694 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(73) " "Verilog HDL Expression warning at eraseRow.sv(73): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(86) " "Verilog HDL Expression warning at eraseRow.sv(86): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(99) " "Verilog HDL Expression warning at eraseRow.sv(99): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(112) " "Verilog HDL Expression warning at eraseRow.sv(112): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(125) " "Verilog HDL Expression warning at eraseRow.sv(125): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(138) " "Verilog HDL Expression warning at eraseRow.sv(138): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(151) " "Verilog HDL Expression warning at eraseRow.sv(151): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(164) " "Verilog HDL Expression warning at eraseRow.sv(164): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(177) " "Verilog HDL Expression warning at eraseRow.sv(177): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(190) " "Verilog HDL Expression warning at eraseRow.sv(190): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 190 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(203) " "Verilog HDL Expression warning at eraseRow.sv(203): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 203 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(216) " "Verilog HDL Expression warning at eraseRow.sv(216): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(229) " "Verilog HDL Expression warning at eraseRow.sv(229): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(242) " "Verilog HDL Expression warning at eraseRow.sv(242): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470695 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(255) " "Verilog HDL Expression warning at eraseRow.sv(255): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(268) " "Verilog HDL Expression warning at eraseRow.sv(268): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 268 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(281) " "Verilog HDL Expression warning at eraseRow.sv(281): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 281 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(294) " "Verilog HDL Expression warning at eraseRow.sv(294): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 294 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eraseRow.sv(307) " "Verilog HDL Expression warning at eraseRow.sv(307): truncated literal to match 10 bits" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1538237470696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/eraserow.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/eraserow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eraseRow " "Found entity 1: eraseRow" {  } { { "src/eraseRow.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/movetoken.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/movetoken.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "src/test.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_tb_fsm.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/ram_tb_fsm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "src/ram_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/ram.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/puttoken.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/puttoken.sv" { { "Info" "ISGN_ENTITY_NAME" "1 putToken " "Found entity 1: putToken" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "src/mux4.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/mux4.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "src/mux2.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/mux2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gentoken_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gentoken_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genToken_tb " "Found entity 1: genToken_tb" {  } { { "src/genToken_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gentoken.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gentoken.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genToken " "Found entity 1: genToken" {  } { { "src/genToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_vga " "Found entity 1: fsm_vga" {  } { { "src/fsm_vga.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/fsm_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counterwe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counterwe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterwe_tb " "Found entity 1: counterwe_tb" {  } { { "src/counterwe_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counterwe_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counterwe.sv(15) " "Verilog HDL information at counterwe.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "src/counterwe.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counterwe.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1538237470831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counterwe.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counterwe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterwe " "Found entity 1: counterwe" {  } { { "src/counterwe.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counterwe.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/comparator.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538237470858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1538237470858 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "code/ram.sv " "Can't analyze file -- file code/ram.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1538237470865 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "code/fsm_vga.sv " "Can't analyze file -- file code/fsm_vga.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1538237470870 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "code/comparator.sv " "Can't analyze file -- file code/comparator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1538237470875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_adress eraseRow_tb.sv(7) " "Verilog HDL Implicit Net warning at eraseRow_tb.sv(7): created implicit net for \"write_adress\"" {  } { { "src/eraseRow_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow_tb.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1538237470875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bis_data_o eraseRow_tb.sv(7) " "Verilog HDL Implicit Net warning at eraseRow_tb.sv(7): created implicit net for \"bis_data_o\"" {  } { { "src/eraseRow_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/eraseRow_tb.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1538237470875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start genToken.sv(23) " "Verilog HDL Implicit Net warning at genToken.sv(23): created implicit net for \"start\"" {  } { { "src/genToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1538237470875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genToken_tb " "Elaborating entity \"genToken_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1538237470939 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk_i genToken_tb.sv(23) " "Verilog HDL warning at genToken_tb.sv(23): assignments to clk_i create a combinational loop" {  } { { "src/genToken_tb.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1538237470941 "|genToken_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genToken genToken:dut " "Elaborating entity \"genToken\" for hierarchy \"genToken:dut\"" {  } { { "src/genToken_tb.sv" "dut" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538237470956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterwe genToken:dut\|counterwe:tokListCount " "Elaborating entity \"counterwe\" for hierarchy \"genToken:dut\|counterwe:tokListCount\"" {  } { { "src/genToken.sv" "tokListCount" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538237470962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counterwe.sv(17) " "Verilog HDL assignment warning at counterwe.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "src/counterwe.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counterwe.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1538237470963 "|genToken_tb|genToken:dut|counterwe:tokListCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "putToken genToken:dut\|putToken:putToken1 " "Elaborating entity \"putToken\" for hierarchy \"genToken:dut\|putToken:putToken1\"" {  } { { "src/genToken.sv" "putToken1" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538237470968 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "putToken.sv(47) " "Verilog HDL Case Statement warning at putToken.sv(47): incomplete case statement has no default case item" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1538237470969 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "putToken.sv(47) " "Verilog HDL Case Statement information at putToken.sv(47): all case item expressions in this case statement are onehot" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1538237470969 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[0\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[0\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470969 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[1\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[1\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470969 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[2\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[2\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[3\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[3\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[4\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[4\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[5\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[5\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[6\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[6\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[7\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[7\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[8\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[8\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_data_o\[9\] putToken.sv(47) " "Inferred latch for \"bus_data_o\[9\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] putToken.sv(47) " "Inferred latch for \"address\[0\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] putToken.sv(47) " "Inferred latch for \"address\[1\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] putToken.sv(47) " "Inferred latch for \"address\[2\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] putToken.sv(47) " "Inferred latch for \"address\[3\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] putToken.sv(47) " "Inferred latch for \"address\[4\]\" at putToken.sv(47)" {  } { { "src/putToken.sv" "" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1538237470970 "|genToken_tb|genToken:dut|putToken:putToken1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:dut2 " "Elaborating entity \"ram\" for hierarchy \"ram:dut2\"" {  } { { "src/genToken_tb.sv" "dut2" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1538237470974 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_i " "Net \"clk_i\" is missing source, defaulting to GND" {  } { { "src/genToken_tb.sv" "clk_i" { Text "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1538237470996 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1538237470996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1538237471046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/output_files/project-ii.map.smsg " "Generated suppressed messages file C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/output_files/project-ii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1538237471099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538237471114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 10:11:11 2018 " "Processing ended: Sat Sep 29 10:11:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538237471114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538237471114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538237471114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1538237471114 ""}
