Analysis & Synthesis report for hdvb1
Wed Jan 12 13:28:53 2005
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (No Restructuring Performed)
  5. Registers Protected by SYN_PRESERVE, DONT_TOUCH
  6. General Register Statistics
  7. WYSIWYG Cells
  8. Hierarchy
  9. State Machine - crc292check:U10DC|state
 10. State Machine - crc292check:U10DY|state
 11. State Machine - crc292check:U10CC|state
 12. State Machine - crc292check:U10CY|state
 13. State Machine - hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state
 14. State Machine - video_detect:U11B|state
 15. State Machine - smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state
 16. State Machine - video_detect:U11A|state
 17. State Machine - smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state
 18. State Machine - autorate:u13b|state
 19. State Machine - autorate:u13a|state
 20. Analysis & Synthesis Resource Utilization by Entity
 21. Analysis & Synthesis Equations
 22. Analysis & Synthesis Source Files Read
 23. Analysis & Synthesis Resource Usage Summary
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jan 12 13:28:53 2005        ;
; Quartus II Version          ; 4.1 Build 208 09/10/2004 SP 2 SJ Web Edition ;
; Revision Name               ; hdvb1                                        ;
; Top-level Entity Name       ; hdvb1                                        ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 10,027                                       ;
; Total pins                  ; 160                                          ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP1C20F324C8 ;               ;
; Disk space/compilation speed tradeoff                              ; Smart        ; Normal        ;
; Family name                                                        ; Cyclone      ; Stratix       ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; Top-level entity name                                              ; hdvb1        ; hdvb1         ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone                                  ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
+--------------------------------------------------------------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|txctc[0]~reg0                                                                  ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|txctd[0]~reg0                                                                  ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|state_counter:counter|count[4]~reg0 ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst|A[16]          ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst|A[10]          ;
; 2:1                ; 8 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |hdvb1|spi:u1|data_out[0]                                                             ;
; 2:1                ; 9 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |hdvb1|spi:u1|address[0]                                                              ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|rp198:U8A|samplecount[7]                                                       ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|eg1_292:U6A|samplecount[2]                                                     ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|rp198:U8A|linecount[7]                                                         ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|eg1_292:U6A|linecount[8]                                                       ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|rp198:U8B|samplecount[1]                                                       ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|samplecount[11]                                                   ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|eg1_292:U6B|samplecount[5]                                                     ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|rp198:U8B|linecount[7]                                                         ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|linecount[4]                                                      ;
; 2:1                ; 11 bits   ; 11 LEs        ; 11 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|eg1_292:U6B|linecount[0]                                                       ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|eg1:u1|wordcount[6]                                                  ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|grey:u2|wordcount[10]                                                ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|rp178:u3|wordcount[11]                                               ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|eg1:u1|wordcount[2]                                                  ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|grey:u2|wordcount[4]                                                 ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|rp178:u3|wordcount[11]                                               ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|eg1:u1|linecount[6]                                                  ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|rp178:u3|linecount[9]                                                ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|grey:u2|linecount[9]                                                 ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|eg1:u1|linecount[1]                                                  ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|rp178:u3|linecount[5]                                                ;
; 2:1                ; 10 bits   ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|grey:u2|linecount[8]                                                 ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|smpte_core:u4b|dscramrx:u1|offset3[2]                                          ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|smpte_core:u4a|dscramrx:u1|offset3[2]                                          ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|video_detect:U11B|fdata_in[4]                                                  ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|video_detect:U11A|fdata_in[5]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hdvb1|crc292check:U10DC|crc_errors[12]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hdvb1|crc292check:U10DY|crc_errors[29]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hdvb1|crc292check:U10CC|crc_errors[4]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hdvb1|crc292check:U10CY|crc_errors[7]                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |hdvb1|autorate:u13b|timer200ms[0]                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |hdvb1|autorate:u13a|timer200ms[21]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|smpte_core:u4a|scramtx:u2|iregA[0]                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|smpte_core:u4b|scramtx:u2|iregA[7]                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |hdvb1|autorate:u13b|lficount[0]                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |hdvb1|autorate:u13a|timer200ms[8]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|edh:U12A|a_crc[14]                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|edh:U12A|f_crc[4]                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|edh:U12B|a_crc[2]                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|edh:U12B|f_crc[6]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hdvb1|edh:U12B|acrc_errors[6]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hdvb1|edh:U12B|fcrc_errors[7]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hdvb1|edh:U12A|acrc_errors[7]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hdvb1|edh:U12A|fcrc_errors[3]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|tpgen:U5A|edh:u4|a_crc[10]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|tpgen:U5A|edh:u4|f_crc[3]                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|tpgen:U5B|edh:u4|a_crc[1]                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdvb1|tpgen:U5B|edh:u4|f_crc[7]                                                      ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb1|rp198:U8A|Y_crc[1]                                                             ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|hd_framegenerator:hdframe|chroma_crc[5]                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb1|eg1_292:U6A|C_crc[10]                                                          ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb1|rp198:U8B|C_crc[3]                                                             ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb1|grey_292:U9B|C_crc[11]                                                         ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |hdvb1|eg1_292:U6B|Y_crc[14]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[4]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hdvb1|crc292check:U10DY|crc[1]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hdvb1|crc292check:U10DC|crc[1]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hdvb1|crc292check:U10CY|crc[0]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hdvb1|crc292check:U10CC|crc[2]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|grey:u2|data[7]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|grey:u2|data[8]                                                      ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|smpte_core:u4b|dscramrx:u1|dout[8]                                             ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|smpte_core:u4a|dscramrx:u1|dout[4]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hdvb1|edh:U12B|inc_acrc_errors                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |hdvb1|edh:U12A|inc_fcrc_errors                                                       ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tx292data_inc[10]                                                              ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|tx292data_ind[10]                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |hdvb1|video_detect:U11B|video_type[2]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |hdvb1|video_detect:U11A|video_type[2]                                                ;
; 32:1               ; 20 bits   ; 420 LEs       ; 260 LEs              ; 160 LEs                ; Yes        ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst|dscram20:dscram20_inst|dout[10]   ;
; 32:1               ; 20 bits   ; 420 LEs       ; 260 LEs              ; 160 LEs                ; Yes        ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst|dscram20:dscram20_inst|dout[6]    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |hdvb1|rp198:U8A|Y_data_out[0]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |hdvb1|rp198:U8B|Y_data_out[0]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|C_data_out[0]                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|C_data_out[8]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|rp198:U8A|Y_data_out[5]                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|rp198:U8B|Y_data_out[5]                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|C_data_out[5]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|Y_data_out[1]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|Y_data_out[7]                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|grey_292:U9B|Y_data_out[2]                                                     ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |hdvb1|crc292check:U10DC|crc[3]                                                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |hdvb1|crc292check:U10DY|crc[3]                                                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |hdvb1|crc292check:U10CC|crc[6]                                                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |hdvb1|crc292check:U10CY|crc[3]                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|hd_framegenerator:hdframe|chroma_out[2]                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |hdvb1|tpgen:U5A|edh:u4|data_out[1]                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |hdvb1|tpgen:U5B|edh:u4|data_out[1]                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |hdvb1|edh:U12A|data_out[0]                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |hdvb1|edh:U12B|data_out[1]                                                           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |hdvb1|rp198:U8A|C_data_out[0]                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |hdvb1|rp198:U8A|C_data_out[5]                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |hdvb1|rp198:U8B|C_data_out[0]                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |hdvb1|rp198:U8B|C_data_out[2]                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; Yes        ; |hdvb1|eg1_292:U6A|Y_data_out[5]                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; Yes        ; |hdvb1|eg1_292:U6B|Y_data_out[2]                                                      ;
; 41:1               ; 2 bits    ; 54 LEs        ; 34 LEs               ; 20 LEs                 ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|hd_framegenerator:hdframe|luma_out[0]                       ;
; 41:1               ; 3 bits    ; 81 LEs        ; 48 LEs               ; 33 LEs                 ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|hd_framegenerator:hdframe|luma_out[8]                       ;
; 41:1               ; 4 bits    ; 108 LEs       ; 76 LEs               ; 32 LEs                 ; Yes        ; |hdvb1|hdsdi_ffebu_cb:U9A|hd_framegenerator:hdframe|luma_out[4]                       ;
; 20:1               ; 10 bits   ; 130 LEs       ; 20 LEs               ; 110 LEs                ; Yes        ; |hdvb1|video_detect:U11B|count[10]                                                    ;
; 20:1               ; 10 bits   ; 130 LEs       ; 20 LEs               ; 110 LEs                ; Yes        ; |hdvb1|video_detect:U11A|count[10]                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |hdvb1|tpgen:U5A|edh:u4|data_out[6]                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |hdvb1|tpgen:U5A|edh:u4|data_out[5]                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |hdvb1|tpgen:U5A|edh:u4|data_out[4]                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |hdvb1|tpgen:U5B|edh:u4|data_out[6]                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |hdvb1|tpgen:U5B|edh:u4|data_out[5]                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |hdvb1|tpgen:U5B|edh:u4|data_out[8]                                                   ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; Yes        ; |hdvb1|edh:U12A|data_out[4]                                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; Yes        ; |hdvb1|edh:U12A|data_out[6]                                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; Yes        ; |hdvb1|edh:U12A|data_out[2]                                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; Yes        ; |hdvb1|edh:U12B|data_out[8]                                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; Yes        ; |hdvb1|edh:U12B|data_out[6]                                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; Yes        ; |hdvb1|edh:U12B|data_out[5]                                                           ;
; 30:1               ; 10 bits   ; 200 LEs       ; 60 LEs               ; 140 LEs                ; Yes        ; |hdvb1|video_detect:U11B|linecount[1]                                                 ;
; 30:1               ; 10 bits   ; 200 LEs       ; 60 LEs               ; 140 LEs                ; Yes        ; |hdvb1|video_detect:U11A|linecount[0]                                                 ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb1|edh:U12A|crc_ranges~52                                                         ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb1|edh:U12B|crc_ranges~50                                                         ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_core:u4a|scramtx:u2|iregB[0]                                             ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_core:u4b|scramtx:u2|iregB[1]                                             ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hdvb1|crc292check:U10DY|crc_errors~5                                                 ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hdvb1|crc292check:U10DC|crc_errors~17                                                ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hdvb1|crc292check:U10CY|crc_errors~22                                                ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hdvb1|crc292check:U10CC|crc_errors~29                                                ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst|B[1]           ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst|B[0]           ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst|B[11]          ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst|B[11]          ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5A|edh:u4|crc_ranges~54                                                 ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5B|edh:u4|crc_ranges~54                                                 ;
; 2:1                ; 3 bits    ; 3 LEs         ; 3 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6A|Y_data_out~60                                                      ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6A|Y_data_out~4                                                       ;
; 2:1                ; 3 bits    ; 3 LEs         ; 3 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6B|Y_data_out~60                                                      ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6B|Y_data_out~3                                                       ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hdvb1|edh:U12A|fdata_in[5]                                                           ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hdvb1|edh:U12B|fdata_in[2]                                                           ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5A|edh:u4|fdata_in[0]                                                   ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5B|edh:u4|fdata_in[2]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5A|linecount[1]                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5B|wordcount[5]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6A|Y_data_out~59                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |hdvb1|eg1_292:U6A|C_data_out~48                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6A|Y_data_out~2                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6A|Y_data_out~52                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6B|Y_data_out~59                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |hdvb1|eg1_292:U6B|C_data_out~47                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6B|Y_data_out~36                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|eg1_292:U6B|Y_data_out~51                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |hdvb1|grey_292:U9B|Y_data_out~14                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5A|edh:u4|full_crc_range                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hdvb1|tpgen:U5B|edh:u4|active_crc_range                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |hdvb1|edh:U12A|active_crc_range                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |hdvb1|edh:U12B|full_crc_range                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |hdvb1|eg1_292:U6A|C_data_out~124                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |hdvb1|eg1_292:U6B|C_data_out~124                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_core:u4b|dscramrx:u1|offset1[2]                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |hdvb1|smpte_core:u4a|dscramrx:u1|offset1[2]                                          ;
; 12:1               ; 12 bits   ; 96 LEs        ; 84 LEs               ; 12 LEs                 ; No         ; |hdvb1|tpgen:U5A|edh:u4|edhcount[11]                                                  ;
; 12:1               ; 12 bits   ; 96 LEs        ; 84 LEs               ; 12 LEs                 ; No         ; |hdvb1|tpgen:U5B|edh:u4|edhcount[8]                                                   ;
; 14:1               ; 12 bits   ; 108 LEs       ; 96 LEs               ; 12 LEs                 ; No         ; |hdvb1|edh:U12A|edhcount[9]                                                           ;
; 14:1               ; 12 bits   ; 108 LEs       ; 96 LEs               ; 12 LEs                 ; No         ; |hdvb1|edh:U12B|edhcount[0]                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |hdvb1|smpte_core:u4b|dscramrx:u1|offset1[0]                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |hdvb1|smpte_core:u4a|dscramrx:u1|offset1[3]                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by SYN_PRESERVE, DONT_TOUCH                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------+
; Register Name                                                                                                                                 ; Protected by syn_preserve ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------+
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[3]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[4]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[5]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[6]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[7]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[8]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[9]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[10]     ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[3]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[4]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[5]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[6]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[7]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[8]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[9]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[10]     ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[1]      ; yes                       ; yes                                        ;
; smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[2]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[1]      ; yes                       ; yes                                        ;
; smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|output_cell_L[2]      ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[15] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[12] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[13] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[14] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[16] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[17] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[18] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[19] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[20] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[21] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[5]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[2]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[3]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[4]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[6]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[7]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[8]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[9]  ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[10] ; yes                       ; yes                                        ;
; smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[11] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[15] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[12] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[13] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[14] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[16] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[17] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[18] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[19] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[20] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[21] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[5]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[2]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[3]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[4]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[6]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[7]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[8]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[9]  ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[10] ; yes                       ; yes                                        ;
; smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|output_cell_L[11] ; yes                       ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 411   ;
; Number of registers using Asynchronous Clear ; 1845  ;
; Number of registers using Asynchronous Load  ; 255   ;
; Number of registers using Clock Enable       ; 457   ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 1278  ;
; Number of synthesis-generated cells                    ; 8749  ;
; Number of WYSIWYG LUTs                                 ; 1278  ;
; Number of synthesis-generated LUTs                     ; 7097  ;
; Number of WYSIWYG registers                            ; 624   ;
; Number of synthesis-generated registers                ; 2819  ;
; Number of cells with combinational logic only          ; 6584  ;
; Number of cells with registers only                    ; 1652  ;
; Number of cells with combinational logic and registers ; 1791  ;
+--------------------------------------------------------+-------+


+-----------+
; Hierarchy ;
+-----------+
hdvb1
 |-- spi:u1
      |-- lpm_counter:bitcount_rtl_2
           |-- alt_counter_stratix:wysi_counter
 |-- channelregs:u2
 |-- channelregs:u3
 |-- smpte_core:u4a
      |-- dscramrx:u1
           |-- port_sel:ABsel
      |-- scramtx:u2
 |-- smpte_core:u4b
      |-- dscramrx:u1
           |-- port_sel:ABsel
      |-- scramtx:u2
 |-- tpgen:U5A
      |-- eg1:u1
      |-- grey:u2
      |-- rp178:u3
      |-- edh:u4
 |-- tpgen:U5B
      |-- eg1:u1
      |-- grey:u2
      |-- rp178:u3
      |-- edh:u4
 |-- eg1_292:U6A
 |-- eg1_292:U6B
 |-- smpte_292:U7A
      |-- dscram20_top:dscram20_top_inst
           |-- altera_ddr_input10:altera_ddr_input_inst10
                |-- altddio_in:altddio_in_component
                     |-- cyclone_ddio_in:ddio_in
                     |-- cyclone_ddio_in:ddio_in[0]
                     |-- cyclone_ddio_in:ddio_in[1]
                     |-- cyclone_ddio_in:ddio_in[2]
                     |-- cyclone_ddio_in:ddio_in[3]
                     |-- cyclone_ddio_in:ddio_in[4]
                     |-- cyclone_ddio_in:ddio_in[5]
                     |-- cyclone_ddio_in:ddio_in[6]
                     |-- cyclone_ddio_in:ddio_in[7]
                     |-- cyclone_ddio_in:ddio_in[8]
                     |-- cyclone_ddio_in:ddio_in[9]
           |-- altera_ddr_output22:altera_ddr_output_inst22
                |-- altddio_out:altddio_out_component
                     |-- cyclone_ddio_out:ddio_out
                     |-- cyclone_ddio_out:ddio_out[0]
                     |-- cyclone_ddio_out:ddio_out[1]
                     |-- cyclone_ddio_out:ddio_out[2]
                     |-- cyclone_ddio_out:ddio_out[3]
                     |-- cyclone_ddio_out:ddio_out[4]
                     |-- cyclone_ddio_out:ddio_out[5]
                     |-- cyclone_ddio_out:ddio_out[6]
                     |-- cyclone_ddio_out:ddio_out[7]
                     |-- cyclone_ddio_out:ddio_out[8]
                     |-- cyclone_ddio_out:ddio_out[9]
                     |-- cyclone_ddio_out:ddio_out[10]
                     |-- cyclone_ddio_out:ddio_out[11]
                     |-- cyclone_ddio_out:ddio_out[12]
                     |-- cyclone_ddio_out:ddio_out[13]
                     |-- cyclone_ddio_out:ddio_out[14]
                     |-- cyclone_ddio_out:ddio_out[15]
                     |-- cyclone_ddio_out:ddio_out[16]
                     |-- cyclone_ddio_out:ddio_out[17]
                     |-- cyclone_ddio_out:ddio_out[18]
                     |-- cyclone_ddio_out:ddio_out[19]
                     |-- cyclone_ddio_out:ddio_out[20]
                     |-- cyclone_ddio_out:ddio_out[21]
           |-- dscram20:dscram20_inst
      |-- scram20_top:scram20_top_inst
           |-- altera_ddr_input22:altera_ddr_input_inst
                |-- altddio_in:altddio_in_component
                     |-- cyclone_ddio_in:ddio_in
                     |-- cyclone_ddio_in:ddio_in[0]
                     |-- cyclone_ddio_in:ddio_in[1]
                     |-- cyclone_ddio_in:ddio_in[2]
                     |-- cyclone_ddio_in:ddio_in[3]
                     |-- cyclone_ddio_in:ddio_in[4]
                     |-- cyclone_ddio_in:ddio_in[5]
                     |-- cyclone_ddio_in:ddio_in[6]
                     |-- cyclone_ddio_in:ddio_in[7]
                     |-- cyclone_ddio_in:ddio_in[8]
                     |-- cyclone_ddio_in:ddio_in[9]
                     |-- cyclone_ddio_in:ddio_in[10]
                     |-- cyclone_ddio_in:ddio_in[11]
                     |-- cyclone_ddio_in:ddio_in[12]
                     |-- cyclone_ddio_in:ddio_in[13]
                     |-- cyclone_ddio_in:ddio_in[14]
                     |-- cyclone_ddio_in:ddio_in[15]
                     |-- cyclone_ddio_in:ddio_in[16]
                     |-- cyclone_ddio_in:ddio_in[17]
                     |-- cyclone_ddio_in:ddio_in[18]
                     |-- cyclone_ddio_in:ddio_in[19]
                     |-- cyclone_ddio_in:ddio_in[20]
                     |-- cyclone_ddio_in:ddio_in[21]
           |-- altera_ddr_output11:altera_ddr_output_inst
                |-- altddio_out:altddio_out_component
                     |-- cyclone_ddio_out:ddio_out
                     |-- cyclone_ddio_out:ddio_out[0]
                     |-- cyclone_ddio_out:ddio_out[1]
                     |-- cyclone_ddio_out:ddio_out[2]
                     |-- cyclone_ddio_out:ddio_out[3]
                     |-- cyclone_ddio_out:ddio_out[4]
                     |-- cyclone_ddio_out:ddio_out[5]
                     |-- cyclone_ddio_out:ddio_out[6]
                     |-- cyclone_ddio_out:ddio_out[7]
                     |-- cyclone_ddio_out:ddio_out[8]
                     |-- cyclone_ddio_out:ddio_out[9]
                     |-- cyclone_ddio_out:ddio_out[10]
           |-- scram20:scram20_inst
 |-- smpte_292:U7B
      |-- dscram20_top:dscram20_top_inst
           |-- altera_ddr_input10:altera_ddr_input_inst10
                |-- altddio_in:altddio_in_component
                     |-- cyclone_ddio_in:ddio_in
                     |-- cyclone_ddio_in:ddio_in[0]
                     |-- cyclone_ddio_in:ddio_in[1]
                     |-- cyclone_ddio_in:ddio_in[2]
                     |-- cyclone_ddio_in:ddio_in[3]
                     |-- cyclone_ddio_in:ddio_in[4]
                     |-- cyclone_ddio_in:ddio_in[5]
                     |-- cyclone_ddio_in:ddio_in[6]
                     |-- cyclone_ddio_in:ddio_in[7]
                     |-- cyclone_ddio_in:ddio_in[8]
                     |-- cyclone_ddio_in:ddio_in[9]
           |-- altera_ddr_output22:altera_ddr_output_inst22
                |-- altddio_out:altddio_out_component
                     |-- cyclone_ddio_out:ddio_out
                     |-- cyclone_ddio_out:ddio_out[0]
                     |-- cyclone_ddio_out:ddio_out[1]
                     |-- cyclone_ddio_out:ddio_out[2]
                     |-- cyclone_ddio_out:ddio_out[3]
                     |-- cyclone_ddio_out:ddio_out[4]
                     |-- cyclone_ddio_out:ddio_out[5]
                     |-- cyclone_ddio_out:ddio_out[6]
                     |-- cyclone_ddio_out:ddio_out[7]
                     |-- cyclone_ddio_out:ddio_out[8]
                     |-- cyclone_ddio_out:ddio_out[9]
                     |-- cyclone_ddio_out:ddio_out[10]
                     |-- cyclone_ddio_out:ddio_out[11]
                     |-- cyclone_ddio_out:ddio_out[12]
                     |-- cyclone_ddio_out:ddio_out[13]
                     |-- cyclone_ddio_out:ddio_out[14]
                     |-- cyclone_ddio_out:ddio_out[15]
                     |-- cyclone_ddio_out:ddio_out[16]
                     |-- cyclone_ddio_out:ddio_out[17]
                     |-- cyclone_ddio_out:ddio_out[18]
                     |-- cyclone_ddio_out:ddio_out[19]
                     |-- cyclone_ddio_out:ddio_out[20]
                     |-- cyclone_ddio_out:ddio_out[21]
           |-- dscram20:dscram20_inst
      |-- scram20_top:scram20_top_inst
           |-- altera_ddr_input22:altera_ddr_input_inst
                |-- altddio_in:altddio_in_component
                     |-- cyclone_ddio_in:ddio_in
                     |-- cyclone_ddio_in:ddio_in[0]
                     |-- cyclone_ddio_in:ddio_in[1]
                     |-- cyclone_ddio_in:ddio_in[2]
                     |-- cyclone_ddio_in:ddio_in[3]
                     |-- cyclone_ddio_in:ddio_in[4]
                     |-- cyclone_ddio_in:ddio_in[5]
                     |-- cyclone_ddio_in:ddio_in[6]
                     |-- cyclone_ddio_in:ddio_in[7]
                     |-- cyclone_ddio_in:ddio_in[8]
                     |-- cyclone_ddio_in:ddio_in[9]
                     |-- cyclone_ddio_in:ddio_in[10]
                     |-- cyclone_ddio_in:ddio_in[11]
                     |-- cyclone_ddio_in:ddio_in[12]
                     |-- cyclone_ddio_in:ddio_in[13]
                     |-- cyclone_ddio_in:ddio_in[14]
                     |-- cyclone_ddio_in:ddio_in[15]
                     |-- cyclone_ddio_in:ddio_in[16]
                     |-- cyclone_ddio_in:ddio_in[17]
                     |-- cyclone_ddio_in:ddio_in[18]
                     |-- cyclone_ddio_in:ddio_in[19]
                     |-- cyclone_ddio_in:ddio_in[20]
                     |-- cyclone_ddio_in:ddio_in[21]
           |-- altera_ddr_output11:altera_ddr_output_inst
                |-- altddio_out:altddio_out_component
                     |-- cyclone_ddio_out:ddio_out
                     |-- cyclone_ddio_out:ddio_out[0]
                     |-- cyclone_ddio_out:ddio_out[1]
                     |-- cyclone_ddio_out:ddio_out[2]
                     |-- cyclone_ddio_out:ddio_out[3]
                     |-- cyclone_ddio_out:ddio_out[4]
                     |-- cyclone_ddio_out:ddio_out[5]
                     |-- cyclone_ddio_out:ddio_out[6]
                     |-- cyclone_ddio_out:ddio_out[7]
                     |-- cyclone_ddio_out:ddio_out[8]
                     |-- cyclone_ddio_out:ddio_out[9]
                     |-- cyclone_ddio_out:ddio_out[10]
           |-- scram20:scram20_inst
 |-- rp198:U8A
 |-- rp198:U8B
 |-- hdsdi_ffebu_cb:U9A
      |-- ffebu_colorbar:colorbar
           |-- new_color_lut:color
           |-- state_counter:counter
      |-- hd_framegenerator:hdframe
 |-- grey_292:U9B
 |-- crc292check:U10CC
 |-- crc292check:U10CY
 |-- crc292check:U10DC
 |-- crc292check:U10DY
 |-- video_detect:U11A
 |-- video_detect:U11B
 |-- edh:U12A
 |-- edh:U12B
 |-- autorate:u13a
      |-- lpm_counter:lficount_rtl_1
           |-- alt_counter_stratix:wysi_counter
 |-- autorate:u13b
      |-- lpm_counter:lficount_rtl_0
           |-- alt_counter_stratix:wysi_counter


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - crc292check:U10DC|state                                                                                                                  ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state~36 ; state~35 ; state~34 ; state~33 ; state~32 ; state~31 ; state~30 ; state~29 ; state~28 ; state~27 ; state~26 ; state~25 ; state~24 ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - crc292check:U10DY|state                                                                                                                  ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state~36 ; state~35 ; state~34 ; state~33 ; state~32 ; state~31 ; state~30 ; state~29 ; state~28 ; state~27 ; state~26 ; state~25 ; state~24 ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - crc292check:U10CC|state                                                                                                                  ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state~36 ; state~35 ; state~34 ; state~33 ; state~32 ; state~31 ; state~30 ; state~29 ; state~28 ; state~27 ; state~26 ; state~25 ; state~24 ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - crc292check:U10CY|state                                                                                                                  ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state~36 ; state~35 ; state~34 ; state~33 ; state~32 ; state~31 ; state~30 ; state~29 ; state~28 ; state~27 ; state~26 ; state~25 ; state~24 ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state                                                                                                                                                                                                                                         ;
+--------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name         ; h_state~47 ; h_state~46 ; h_state~45 ; h_state~44 ; h_state~43 ; h_state~42 ; h_state~41 ; h_state~40 ; h_state~39 ; h_state~38 ; h_state~37 ; h_state~36 ; h_state~35 ; h_state~34 ; h_state~33 ; h_state~32 ; h_state~31 ; h_state~30 ; h_state~29 ; h_state~28 ; h_state~27 ; h_state~26 ;
+--------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; h_state.mute ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; h_state.h1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; h_state.h2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; h_state.h3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; h_state.h4   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h5   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h6   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h7   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h8   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h9   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h10  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h11  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h12  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h13  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h14  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h15  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h16  ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h17  ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h18  ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h19  ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h20  ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; h_state.h21  ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+--------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------+
; State Machine - video_detect:U11B|state                                          ;
+----------------+----------+----------+----------+----------+----------+----------+
; Name           ; state~39 ; state~38 ; state~37 ; state~36 ; state~35 ; state~34 ;
+----------------+----------+----------+----------+----------+----------+----------+
; state.wait_trs ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.trs0     ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.trs1     ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.test_eav ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.wait_sav ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.foundsav ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------+
; State Machine - smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state                                         ;
+----------------+------------+------------+------------+------------+------------+------------+------------+
; Name           ; s_state~29 ; s_state~28 ; s_state~27 ; s_state~26 ; s_state~25 ; s_state~24 ; s_state~23 ;
+----------------+------------+------------+------------+------------+------------+------------+------------+
; s_state.state0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; s_state.state1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; s_state.state2 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; s_state.state3 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; s_state.state4 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; s_state.state5 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; s_state.state6 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+----------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------+
; State Machine - video_detect:U11A|state                                          ;
+----------------+----------+----------+----------+----------+----------+----------+
; Name           ; state~39 ; state~38 ; state~37 ; state~36 ; state~35 ; state~34 ;
+----------------+----------+----------+----------+----------+----------+----------+
; state.wait_trs ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.trs0     ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.trs1     ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.test_eav ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.wait_sav ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.foundsav ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------+
; State Machine - smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state                                         ;
+----------------+------------+------------+------------+------------+------------+------------+------------+
; Name           ; s_state~29 ; s_state~28 ; s_state~27 ; s_state~26 ; s_state~25 ; s_state~24 ; s_state~23 ;
+----------------+------------+------------+------------+------------+------------+------------+------------+
; s_state.state0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; s_state.state1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; s_state.state2 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; s_state.state3 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; s_state.state4 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; s_state.state5 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; s_state.state6 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+----------------+------------+------------+------------+------------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - autorate:u13b|state                                                                                                             ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name        ; state~139 ; state~138 ; state~137 ; state~136 ; state~135 ; state~134 ; state~133 ; state~132 ; state~131 ; state~130 ; state~129 ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.idle  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.s270  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.s360  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.s540  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.s1485 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.s270p ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s360p ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s540p ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s270l ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s360l ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s540l ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - autorate:u13a|state                                                                                                             ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name        ; state~139 ; state~138 ; state~137 ; state~136 ; state~135 ; state~134 ; state~133 ; state~132 ; state~131 ; state~130 ; state~129 ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.idle  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.s270  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.s360  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.s540  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.s1485 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.s270p ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s360p ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s540p ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s270l ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s360l ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.s540l ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                              ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                ;
+---------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------+
; |hdvb1                                                  ; 10027 (243) ; 3443         ; 0           ; 160  ; 0            ; 6584 (119)   ; 1652 (64)         ; 1791 (60)        ; 1098 (0)        ; |hdvb1                                                                                                                             ;
;    |autorate:u13a|                                      ; 79 (71)     ; 45           ; 0           ; 0    ; 0            ; 34 (34)      ; 2 (2)             ; 43 (35)          ; 30 (22)         ; |hdvb1|autorate:u13a                                                                                                               ;
;       |lpm_counter:lficount_rtl_1|                      ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |hdvb1|autorate:u13a|lpm_counter:lficount_rtl_1                                                                                    ;
;          |alt_counter_stratix:wysi_counter|             ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |hdvb1|autorate:u13a|lpm_counter:lficount_rtl_1|alt_counter_stratix:wysi_counter                                                   ;
;    |autorate:u13b|                                      ; 79 (71)     ; 45           ; 0           ; 0    ; 0            ; 34 (34)      ; 2 (2)             ; 43 (35)          ; 30 (22)         ; |hdvb1|autorate:u13b                                                                                                               ;
;       |lpm_counter:lficount_rtl_0|                      ; 8 (0)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |hdvb1|autorate:u13b|lpm_counter:lficount_rtl_0                                                                                    ;
;          |alt_counter_stratix:wysi_counter|             ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |hdvb1|autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter                                                   ;
;    |channelregs:u2|                                     ; 160 (160)   ; 83           ; 0           ; 0    ; 0            ; 77 (77)      ; 83 (83)           ; 0 (0)            ; 0 (0)           ; |hdvb1|channelregs:u2                                                                                                              ;
;    |channelregs:u3|                                     ; 177 (177)   ; 83           ; 0           ; 0    ; 0            ; 94 (94)      ; 83 (83)           ; 0 (0)            ; 0 (0)           ; |hdvb1|channelregs:u3                                                                                                              ;
;    |crc292check:U10CC|                                  ; 158 (158)   ; 84           ; 0           ; 0    ; 0            ; 74 (74)      ; 29 (29)           ; 55 (55)          ; 32 (32)         ; |hdvb1|crc292check:U10CC                                                                                                           ;
;    |crc292check:U10CY|                                  ; 158 (158)   ; 84           ; 0           ; 0    ; 0            ; 74 (74)      ; 29 (29)           ; 55 (55)          ; 32 (32)         ; |hdvb1|crc292check:U10CY                                                                                                           ;
;    |crc292check:U10DC|                                  ; 158 (158)   ; 84           ; 0           ; 0    ; 0            ; 74 (74)      ; 29 (29)           ; 55 (55)          ; 32 (32)         ; |hdvb1|crc292check:U10DC                                                                                                           ;
;    |crc292check:U10DY|                                  ; 158 (158)   ; 84           ; 0           ; 0    ; 0            ; 74 (74)      ; 29 (29)           ; 55 (55)          ; 32 (32)         ; |hdvb1|crc292check:U10DY                                                                                                           ;
;    |edh:U12A|                                           ; 563 (563)   ; 95           ; 0           ; 0    ; 0            ; 468 (468)    ; 35 (35)           ; 60 (60)          ; 122 (122)       ; |hdvb1|edh:U12A                                                                                                                    ;
;    |edh:U12B|                                           ; 564 (564)   ; 95           ; 0           ; 0    ; 0            ; 469 (469)    ; 35 (35)           ; 60 (60)          ; 122 (122)       ; |hdvb1|edh:U12B                                                                                                                    ;
;    |eg1_292:U6A|                                        ; 422 (422)   ; 102          ; 0           ; 0    ; 0            ; 320 (320)    ; 21 (21)           ; 81 (81)          ; 23 (23)         ; |hdvb1|eg1_292:U6A                                                                                                                 ;
;    |eg1_292:U6B|                                        ; 422 (422)   ; 102          ; 0           ; 0    ; 0            ; 320 (320)    ; 21 (21)           ; 81 (81)          ; 23 (23)         ; |hdvb1|eg1_292:U6B                                                                                                                 ;
;    |grey_292:U9B|                                       ; 244 (244)   ; 102          ; 0           ; 0    ; 0            ; 142 (142)    ; 21 (21)           ; 81 (81)          ; 23 (23)         ; |hdvb1|grey_292:U9B                                                                                                                ;
;    |hdsdi_ffebu_cb:U9A|                                 ; 380 (0)     ; 128          ; 0           ; 0    ; 0            ; 252 (0)      ; 39 (0)            ; 89 (0)           ; 34 (0)          ; |hdvb1|hdsdi_ffebu_cb:U9A                                                                                                          ;
;       |ffebu_colorbar:colorbar|                         ; 68 (28)     ; 24           ; 0           ; 0    ; 0            ; 44 (15)      ; 5 (1)             ; 19 (12)          ; 11 (0)          ; |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar                                                                                  ;
;          |new_color_lut:color|                          ; 17 (17)     ; 0            ; 0           ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color                                                              ;
;          |state_counter:counter|                        ; 23 (23)     ; 11           ; 0           ; 0    ; 0            ; 12 (12)      ; 4 (4)             ; 7 (7)            ; 11 (11)         ; |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|state_counter:counter                                                            ;
;       |hd_framegenerator:hdframe|                       ; 312 (312)   ; 104          ; 0           ; 0    ; 0            ; 208 (208)    ; 34 (34)           ; 70 (70)          ; 23 (23)         ; |hdvb1|hdsdi_ffebu_cb:U9A|hd_framegenerator:hdframe                                                                                ;
;    |rp198:U8A|                                          ; 274 (274)   ; 102          ; 0           ; 0    ; 0            ; 172 (172)    ; 21 (21)           ; 81 (81)          ; 23 (23)         ; |hdvb1|rp198:U8A                                                                                                                   ;
;    |rp198:U8B|                                          ; 274 (274)   ; 102          ; 0           ; 0    ; 0            ; 172 (172)    ; 21 (21)           ; 81 (81)          ; 23 (23)         ; |hdvb1|rp198:U8B                                                                                                                   ;
;    |smpte_292:U7A|                                      ; 801 (0)     ; 508          ; 0           ; 0    ; 0            ; 293 (0)      ; 354 (0)           ; 154 (0)          ; 0 (0)           ; |hdvb1|smpte_292:U7A                                                                                                               ;
;       |dscram20_top:dscram20_top_inst|                  ; 516 (1)     ; 286          ; 0           ; 0    ; 0            ; 230 (0)      ; 181 (1)           ; 105 (0)          ; 0 (0)           ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst                                                                                ;
;          |altera_ddr_input10:altera_ddr_input_inst10|   ; 30 (0)      ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10                                     ;
;             |altddio_in:altddio_in_component|           ; 30 (30)     ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component     ;
;          |altera_ddr_output22:altera_ddr_output_inst22| ; 40 (0)      ; 40           ; 0           ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 20 (0)           ; 0 (0)           ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22                                   ;
;             |altddio_out:altddio_out_component|         ; 40 (40)     ; 40           ; 0           ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 20 (20)          ; 0 (0)           ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component ;
;          |dscram20:dscram20_inst|                       ; 445 (445)   ; 215          ; 0           ; 0    ; 0            ; 230 (230)    ; 130 (130)         ; 85 (85)          ; 0 (0)           ; |hdvb1|smpte_292:U7A|dscram20_top:dscram20_top_inst|dscram20:dscram20_inst                                                         ;
;       |scram20_top:scram20_top_inst|                    ; 285 (89)    ; 222          ; 0           ; 0    ; 0            ; 63 (7)       ; 173 (81)          ; 49 (1)           ; 0 (0)           ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst                                                                                  ;
;          |altera_ddr_input22:altera_ddr_input_inst|     ; 39 (0)      ; 20           ; 0           ; 0    ; 0            ; 19 (0)       ; 20 (0)            ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst                                         ;
;             |altddio_in:altddio_in_component|           ; 39 (39)     ; 20           ; 0           ; 0    ; 0            ; 19 (19)      ; 20 (20)           ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component         ;
;          |altera_ddr_output11:altera_ddr_output_inst|   ; 20 (0)      ; 20           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 10 (0)           ; 0 (0)           ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst                                       ;
;             |altddio_out:altddio_out_component|         ; 20 (20)     ; 20           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 10 (10)          ; 0 (0)           ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component     ;
;          |scram20:scram20_inst|                         ; 137 (137)   ; 100          ; 0           ; 0    ; 0            ; 37 (37)      ; 62 (62)           ; 38 (38)          ; 0 (0)           ; |hdvb1|smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst                                                             ;
;    |smpte_292:U7B|                                      ; 802 (0)     ; 508          ; 0           ; 0    ; 0            ; 294 (0)      ; 355 (0)           ; 153 (0)          ; 0 (0)           ; |hdvb1|smpte_292:U7B                                                                                                               ;
;       |dscram20_top:dscram20_top_inst|                  ; 516 (1)     ; 286          ; 0           ; 0    ; 0            ; 230 (0)      ; 181 (1)           ; 105 (0)          ; 0 (0)           ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst                                                                                ;
;          |altera_ddr_input10:altera_ddr_input_inst10|   ; 30 (0)      ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10                                     ;
;             |altddio_in:altddio_in_component|           ; 30 (30)     ; 30           ; 0           ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component     ;
;          |altera_ddr_output22:altera_ddr_output_inst22| ; 40 (0)      ; 40           ; 0           ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 20 (0)           ; 0 (0)           ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22                                   ;
;             |altddio_out:altddio_out_component|         ; 40 (40)     ; 40           ; 0           ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 20 (20)          ; 0 (0)           ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component ;
;          |dscram20:dscram20_inst|                       ; 445 (445)   ; 215          ; 0           ; 0    ; 0            ; 230 (230)    ; 130 (130)         ; 85 (85)          ; 0 (0)           ; |hdvb1|smpte_292:U7B|dscram20_top:dscram20_top_inst|dscram20:dscram20_inst                                                         ;
;       |scram20_top:scram20_top_inst|                    ; 286 (89)    ; 222          ; 0           ; 0    ; 0            ; 64 (7)       ; 174 (81)          ; 48 (1)           ; 0 (0)           ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst                                                                                  ;
;          |altera_ddr_input22:altera_ddr_input_inst|     ; 39 (0)      ; 20           ; 0           ; 0    ; 0            ; 19 (0)       ; 20 (0)            ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst                                         ;
;             |altddio_in:altddio_in_component|           ; 39 (39)     ; 20           ; 0           ; 0    ; 0            ; 19 (19)      ; 20 (20)           ; 0 (0)            ; 0 (0)           ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component         ;
;          |altera_ddr_output11:altera_ddr_output_inst|   ; 20 (0)      ; 20           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 10 (0)           ; 0 (0)           ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst                                       ;
;             |altddio_out:altddio_out_component|         ; 20 (20)     ; 20           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 10 (10)          ; 0 (0)           ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component     ;
;          |scram20:scram20_inst|                         ; 138 (138)   ; 100          ; 0           ; 0    ; 0            ; 38 (38)      ; 63 (63)           ; 37 (37)          ; 0 (0)           ; |hdvb1|smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst                                                             ;
;    |smpte_core:u4a|                                     ; 276 (0)     ; 153          ; 0           ; 0    ; 0            ; 123 (0)      ; 82 (0)            ; 71 (0)           ; 0 (0)           ; |hdvb1|smpte_core:u4a                                                                                                              ;
;       |dscramrx:u1|                                     ; 216 (216)   ; 103          ; 0           ; 0    ; 0            ; 113 (113)    ; 68 (68)           ; 35 (35)          ; 0 (0)           ; |hdvb1|smpte_core:u4a|dscramrx:u1                                                                                                  ;
;       |scramtx:u2|                                      ; 60 (60)     ; 50           ; 0           ; 0    ; 0            ; 10 (10)      ; 14 (14)           ; 36 (36)          ; 0 (0)           ; |hdvb1|smpte_core:u4a|scramtx:u2                                                                                                   ;
;    |smpte_core:u4b|                                     ; 272 (0)     ; 152          ; 0           ; 0    ; 0            ; 120 (0)      ; 82 (0)            ; 70 (0)           ; 0 (0)           ; |hdvb1|smpte_core:u4b                                                                                                              ;
;       |dscramrx:u1|                                     ; 212 (212)   ; 102          ; 0           ; 0    ; 0            ; 110 (110)    ; 68 (68)           ; 34 (34)          ; 0 (0)           ; |hdvb1|smpte_core:u4b|dscramrx:u1                                                                                                  ;
;       |scramtx:u2|                                      ; 60 (60)     ; 50           ; 0           ; 0    ; 0            ; 10 (10)      ; 14 (14)           ; 36 (36)          ; 0 (0)           ; |hdvb1|smpte_core:u4b|scramtx:u2                                                                                                   ;
;    |spi:u1|                                             ; 74 (69)     ; 42           ; 0           ; 0    ; 0            ; 32 (32)      ; 33 (33)           ; 9 (4)            ; 5 (0)           ; |hdvb1|spi:u1                                                                                                                      ;
;       |lpm_counter:bitcount_rtl_2|                      ; 5 (0)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |hdvb1|spi:u1|lpm_counter:bitcount_rtl_2                                                                                           ;
;          |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |hdvb1|spi:u1|lpm_counter:bitcount_rtl_2|alt_counter_stratix:wysi_counter                                                          ;
;    |tpgen:U5A|                                          ; 1248 (81)   ; 221          ; 0           ; 0    ; 0            ; 1027 (71)    ; 80 (10)           ; 141 (0)          ; 224 (0)         ; |hdvb1|tpgen:U5A                                                                                                                   ;
;       |edh:u4|                                          ; 474 (474)   ; 42           ; 0           ; 0    ; 0            ; 432 (432)    ; 0 (0)             ; 42 (42)          ; 114 (114)       ; |hdvb1|tpgen:U5A|edh:u4                                                                                                            ;
;       |eg1:u1|                                          ; 385 (385)   ; 57           ; 0           ; 0    ; 0            ; 328 (328)    ; 23 (23)           ; 34 (34)          ; 33 (33)         ; |hdvb1|tpgen:U5A|eg1:u1                                                                                                            ;
;       |grey:u2|                                         ; 132 (132)   ; 56           ; 0           ; 0    ; 0            ; 76 (76)      ; 23 (23)           ; 33 (33)          ; 33 (33)         ; |hdvb1|tpgen:U5A|grey:u2                                                                                                           ;
;       |rp178:u3|                                        ; 176 (176)   ; 56           ; 0           ; 0    ; 0            ; 120 (120)    ; 24 (24)           ; 32 (32)          ; 44 (44)         ; |hdvb1|tpgen:U5A|rp178:u3                                                                                                          ;
;    |tpgen:U5B|                                          ; 1245 (81)   ; 221          ; 0           ; 0    ; 0            ; 1024 (71)    ; 80 (10)           ; 141 (0)          ; 224 (0)         ; |hdvb1|tpgen:U5B                                                                                                                   ;
;       |edh:u4|                                          ; 467 (467)   ; 42           ; 0           ; 0    ; 0            ; 425 (425)    ; 0 (0)             ; 42 (42)          ; 114 (114)       ; |hdvb1|tpgen:U5B|edh:u4                                                                                                            ;
;       |eg1:u1|                                          ; 389 (389)   ; 57           ; 0           ; 0    ; 0            ; 332 (332)    ; 23 (23)           ; 34 (34)          ; 33 (33)         ; |hdvb1|tpgen:U5B|eg1:u1                                                                                                            ;
;       |grey:u2|                                         ; 132 (132)   ; 56           ; 0           ; 0    ; 0            ; 76 (76)      ; 23 (23)           ; 33 (33)          ; 33 (33)         ; |hdvb1|tpgen:U5B|grey:u2                                                                                                           ;
;       |rp178:u3|                                        ; 176 (176)   ; 56           ; 0           ; 0    ; 0            ; 120 (120)    ; 24 (24)           ; 32 (32)          ; 44 (44)         ; |hdvb1|tpgen:U5B|rp178:u3                                                                                                          ;
;    |video_detect:U11A|                                  ; 398 (398)   ; 47           ; 0           ; 0    ; 0            ; 351 (351)    ; 11 (11)           ; 36 (36)          ; 32 (32)         ; |hdvb1|video_detect:U11A                                                                                                           ;
;    |video_detect:U11B|                                  ; 398 (398)   ; 47           ; 0           ; 0    ; 0            ; 351 (351)    ; 11 (11)           ; 36 (36)          ; 32 (32)         ; |hdvb1|video_detect:U11B                                                                                                           ;
+---------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.map.eqn.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                              ;
+-----------------------------------------------------------------------------------+-----------------+
; File Name                                                                         ; Used in Netlist ;
+-----------------------------------------------------------------------------------+-----------------+
; pack_reverse_bit_order.vhd                                                        ; yes             ;
; state_counter.vhd                                                                 ; yes             ;
; new_color_lut.vhd                                                                 ; yes             ;
; ffebu_colorbar.vhd                                                                ; yes             ;
; hd_framegen.vhd                                                                   ; yes             ;
; hdsdi_ffebu_cb.vhd                                                                ; yes             ;
; video_detect.vhd                                                                  ; yes             ;
; tpgen.vhd                                                                         ; yes             ;
; spi.vhd                                                                           ; yes             ;
; smpte_core.vhd                                                                    ; yes             ;
; smpte_292.vhd                                                                     ; yes             ;
; scramtx20_top.vhd                                                                 ; yes             ;
; scramtx20.vhd                                                                     ; yes             ;
; SCRAMTX.VHD                                                                       ; yes             ;
; rp198.vhd                                                                         ; yes             ;
; rp178.vhd                                                                         ; yes             ;
; port_SEL.VHD                                                                      ; yes             ;
; grey_292.vhd                                                                      ; yes             ;
; eg1_292.vhd                                                                       ; yes             ;
; eg1.vhd                                                                           ; yes             ;
; edh.vhd                                                                           ; yes             ;
; dscramrx20_top.vhd                                                                ; yes             ;
; dscramrx20.vhd                                                                    ; yes             ;
; DSCRAMRX.VHD                                                                      ; yes             ;
; crc292check.vhd                                                                   ; yes             ;
; channelregs.vhd                                                                   ; yes             ;
; autorate.vhd                                                                      ; yes             ;
; hdvb1.vhd                                                                         ; yes             ;
; F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/grey.vhd                              ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf          ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/aglobal41.inc           ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v       ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf         ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/stratix_lcell.inc       ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v      ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf         ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_constant.inc        ; yes             ;
; c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf ; yes             ;
+-----------------------------------------------------------------------------------+-----------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Logic cells                       ; 10,027  ;
; Total combinational functions     ; 8375    ;
; Total 4-input functions           ; 5037    ;
; Total 3-input functions           ; 1451    ;
; Total 2-input functions           ; 1033    ;
; Total 1-input functions           ; 849     ;
; Total 0-input functions           ; 5       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 3443    ;
; Total logic cells in carry chains ; 1098    ;
; I/O pins                          ; 160     ;
; Maximum fan-out node              ; txclkc2 ;
; Maximum fan-out                   ; 582     ;
; Total fan-out                     ; 37171   ;
; Average fan-out                   ; 3.65    ;
+-----------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 12 13:18:36 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off hdvb1 -c hdvb1
Info: Found 2 design units, including 0 entities, in source file pack_reverse_bit_order.vhd
    Info: Found design unit 1: pack_reverse_bit_order
    Info: Found design unit 2: pack_reverse_bit_order-body
Info: Found 2 design units, including 0 entities, in source file crc.vhd
    Info: Found design unit 1: pack_crc
    Info: Found design unit 2: pack_crc-body
Info: Found 2 design units, including 1 entities, in source file state_counter.vhd
    Info: Found design unit 1: state_counter-Behavioral
    Info: Found entity 1: state_counter
Info: Found 2 design units, including 1 entities, in source file new_color_lut.vhd
    Info: Found design unit 1: new_color_lut-Behavioral
    Info: Found entity 1: new_color_lut
Info: Found 2 design units, including 1 entities, in source file ffebu_colorbar.vhd
    Info: Found design unit 1: ffebu_colorbar-Behavioral
    Info: Found entity 1: ffebu_colorbar
Info: Found 2 design units, including 1 entities, in source file hd_framegen.vhd
    Info: Found design unit 1: hd_framegenerator-behavioral
    Info: Found entity 1: hd_framegenerator
Info: Found 2 design units, including 1 entities, in source file hdsdi_ffebu_cb.vhd
    Info: Found design unit 1: hdsdi_ffebu_cb-Behavioral
    Info: Found entity 1: hdsdi_ffebu_cb
Info: Found 2 design units, including 1 entities, in source file video_detect.vhd
    Info: Found design unit 1: video_detect-a
    Info: Found entity 1: video_detect
Info: Found 2 design units, including 1 entities, in source file upconvert.vhd
    Info: Found design unit 1: upconvert-a
    Info: Found entity 1: upconvert
Info: Found 2 design units, including 1 entities, in source file tpgen.vhd
    Info: Found design unit 1: tpgen-a
    Info: Found entity 1: tpgen
Info: Found 2 design units, including 1 entities, in source file spi.vhd
    Info: Found design unit 1: spi-a
    Info: Found entity 1: spi
Info: Found 2 design units, including 1 entities, in source file smpte_core.vhd
    Info: Found design unit 1: smpte_core-a
    Info: Found entity 1: smpte_core
Info: Found 2 design units, including 1 entities, in source file smpte_292.vhd
    Info: Found design unit 1: smpte_292-structure
    Info: Found entity 1: smpte_292
Info: Found 6 design units, including 3 entities, in source file scramtx20_top.vhd
    Info: Found design unit 1: scram20_top-behavior
    Info: Found design unit 2: altera_ddr_input22-SYN
    Info: Found design unit 3: altera_ddr_output11-SYN
    Info: Found entity 1: scram20_top
    Info: Found entity 2: altera_ddr_input22
    Info: Found entity 3: altera_ddr_output11
Info: Found 2 design units, including 1 entities, in source file scramtx20.vhd
    Info: Found design unit 1: scram20-archscram
    Info: Found entity 1: scram20
Info: Found 2 design units, including 1 entities, in source file SCRAMTX.VHD
    Info: Found design unit 1: scramtx-archscram
    Info: Found entity 1: scramtx
Info: Found 2 design units, including 1 entities, in source file rp198.vhd
    Info: Found design unit 1: rp198-a_rp198
    Info: Found entity 1: rp198
Info: Found 2 design units, including 1 entities, in source file rp178.vhd
    Info: Found design unit 1: rp178-a_rp178
    Info: Found entity 1: rp178
Info: Found 3 design units, including 1 entities, in source file port_SEL.VHD
    Info: Found design unit 1: port_select
    Info: Found design unit 2: port_sel-arch1
    Info: Found entity 1: port_sel
Info: Found 2 design units, including 1 entities, in source file pll2.vhd
    Info: Found design unit 1: pll2-SYN
    Info: Found entity 1: pll2
Info: Found 2 design units, including 1 entities, in source file pll1.vhd
    Info: Found design unit 1: pll1-SYN
    Info: Found entity 1: pll1
Info: Found 2 design units, including 1 entities, in source file line_buff.vhd
    Info: Found design unit 1: line_buff-SYN
    Info: Found entity 1: line_buff
Info: Found 2 design units, including 1 entities, in source file grey_292.vhd
    Info: Found design unit 1: grey_292-a_grey_292
    Info: Found entity 1: grey_292
Info: Found 2 design units, including 1 entities, in source file eg1_292.vhd
    Info: Found design unit 1: eg1_292-a_eg1_292
    Info: Found entity 1: eg1_292
Info: Found 2 design units, including 1 entities, in source file eg1.vhd
    Info: Found design unit 1: eg1-a_eg1
    Info: Found entity 1: eg1
Info: Found 2 design units, including 1 entities, in source file edh.vhd
    Info: Found design unit 1: edh-a
    Info: Found entity 1: edh
Info: Found 6 design units, including 3 entities, in source file dscramrx20_top.vhd
    Info: Found design unit 1: dscram20_top-behavior
    Info: Found design unit 2: altera_ddr_input10-SYN
    Info: Found design unit 3: altera_ddr_output22-SYN
    Info: Found entity 1: dscram20_top
    Info: Found entity 2: altera_ddr_input10
    Info: Found entity 3: altera_ddr_output22
Info: Found 2 design units, including 1 entities, in source file dscramrx20.vhd
    Info: Found design unit 1: dscram20-structural
    Info: Found entity 1: dscram20
Info: Found 2 design units, including 1 entities, in source file DSCRAMRX.VHD
    Info: Found design unit 1: dscramrx-structural
    Info: Found entity 1: dscramrx
Info: Found 2 design units, including 1 entities, in source file crc292check.vhd
    Info: Found design unit 1: crc292check-a
    Info: Found entity 1: crc292check
Info: Found 2 design units, including 1 entities, in source file channelregs.vhd
    Info: Found design unit 1: channelregs-a
    Info: Found entity 1: channelregs
Info: Found 2 design units, including 1 entities, in source file autorate.vhd
    Info: Found design unit 1: autorate-a
    Info: Found entity 1: autorate
Info: Found 2 design units, including 1 entities, in source file hdvb1.vhd
    Info: Found design unit 1: hdvb1-a
    Info: Found entity 1: hdvb1
Warning: VHDL Signal Declaration warning at hdvb1.vhd(255): used implicit default value for signal sync_end because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: VHDL Case Statement information at spi.vhd(106): OTHERS choice is never selected
Warning: VHDL Process Statement warning at channelregs.vhd(84): signal or variable txsrcreg may not be assigned a new value in every possible path through the Process Statement. Signal or variable txsrcreg holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: VHDL Case Statement information at autorate.vhd(138): OTHERS choice is never selected
Warning: VHDL Signal Declaration warning at port_SEL.VHD(84): ignored default value for signal s_state
Info: VHDL Case Statement information at port_SEL.VHD(200): OTHERS choice is never selected
Warning: VHDL Process Statement warning at edh.vhd(135): signal or variable reset_crc may not be assigned a new value in every possible path through the Process Statement. Signal or variable reset_crc holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: Using design file grey.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: grey-a_grey
    Info: Found entity 1: grey
Warning: VHDL Process Statement warning at grey.vhd(121): signal asl is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at rp178.vhd(107): signal asl is in statement, but is not in sensitivity list
Warning: VHDL Signal Declaration warning at ffebu_colorbar.vhd(70): used explicit default value for signal timeout because signal was never assigned a value
Warning: VHDL Signal Declaration warning at ffebu_colorbar.vhd(71): used explicit default value for signal ebucb because signal was never assigned a value
Warning: VHDL Process Statement warning at state_counter.vhd(27): signal load_val is in statement, but is not in sensitivity list
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(25): ignored default value for signal h1_y
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(26): ignored default value for signal h1_cb
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(27): ignored default value for signal h1_cr
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(28): ignored default value for signal h2_option
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(29): ignored default value for signal h9_option
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(30): used explicit default value for signal h2_pattern2 because signal was never assigned a value
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(31): used explicit default value for signal h2_pattern3 because signal was never assigned a value
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(32): ignored default value for signal h2_y
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(33): ignored default value for signal h2_cb
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(34): ignored default value for signal h2_cr
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(35): ignored default value for signal h8_y
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(36): ignored default value for signal h8_cb
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(37): ignored default value for signal h8_cr
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(38): ignored default value for signal h9_y
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(39): ignored default value for signal h9_cb
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(40): ignored default value for signal h9_cr
Warning: VHDL Signal Declaration warning at new_color_lut.vhd(41): ignored default value for signal yramp
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf
    Info: Found entity 1: altddio_in
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_in.v
    Info: Found entity 1: cyclone_ddio_in
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf
    Info: Found entity 1: altddio_out
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/cyclone_ddio_out.v
    Info: Found entity 1: cyclone_ddio_out
Warning: Reduced register smpte_292:U7B|dscram20_top:dscram20_top_inst|bypass_int with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|dscram20_top:dscram20_top_inst|ten_twenty_sync with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|oe_cell_1 is not specified -- using unspecified power-up level
Warning: Reduced register smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|oe_cell_1 with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|bypass_int with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|ten_twenty_sync with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|oe_cell_1 is not specified -- using unspecified power-up level
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|oe_cell_1 with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst|bypassl with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|dscram20_top:dscram20_top_inst|bypass_int with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|dscram20_top:dscram20_top_inst|ten_twenty_sync with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|oe_cell_1 is not specified -- using unspecified power-up level
Warning: Reduced register smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|altddio_out:altddio_out_component|oe_cell_1 with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|bypass_int with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|ten_twenty_sync with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|oe_cell_1 is not specified -- using unspecified power-up level
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|oe_cell_1 with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst|bypassl with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[10] with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[9] with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[8] with stuck data_in port to stuck value GND
Info: Power-up level of register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[7] is not specified -- using unspecified power-up level
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[7] with stuck data_in port to stuck value VCC
Info: Power-up level of register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[6] is not specified -- using unspecified power-up level
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[6] with stuck data_in port to stuck value VCC
Info: Power-up level of register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[5] is not specified -- using unspecified power-up level
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[5] with stuck data_in port to stuck value VCC
Info: Power-up level of register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[0] is not specified -- using unspecified power-up level
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[0] with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_core:u4b|scramtx:u2|svsen with stuck data_in port to stuck value GND
Warning: Reduced register smpte_core:u4b|scramtx:u2|scden with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_core:u4b|scramtx:u2|DVB_enl is not specified -- using unspecified power-up level
Warning: Reduced register smpte_core:u4b|scramtx:u2|DVB_enl with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_core:u4b|scramtx:u2|trs_filtl with stuck data_in port to stuck value GND
Warning: Reduced register smpte_core:u4b|scramtx:u2|bypassl with stuck data_in port to stuck value GND
Warning: Reduced register smpte_core:u4a|scramtx:u2|svsen with stuck data_in port to stuck value GND
Warning: Reduced register smpte_core:u4a|scramtx:u2|scden with stuck data_in port to stuck value GND
Info: Power-up level of register smpte_core:u4a|scramtx:u2|DVB_enl is not specified -- using unspecified power-up level
Warning: Reduced register smpte_core:u4a|scramtx:u2|DVB_enl with stuck data_in port to stuck value VCC
Warning: Reduced register smpte_core:u4a|scramtx:u2|trs_filtl with stuck data_in port to stuck value GND
Warning: Reduced register smpte_core:u4a|scramtx:u2|bypassl with stuck data_in port to stuck value GND
Info: Ignored 46 buffer(s)
    Info: Ignored 46 SOFT buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register tpgen:U5B|rp178:u3|data[0] merged to single register tpgen:U5B|rp178:u3|data[1]
    Info: Duplicate register tpgen:U5B|grey:u2|data[0] merged to single register tpgen:U5B|grey:u2|data[1]
    Info: Duplicate register tpgen:U5A|rp178:u3|data[0] merged to single register tpgen:U5A|rp178:u3|data[1]
    Info: Duplicate register tpgen:U5A|grey:u2|data[0] merged to single register tpgen:U5A|grey:u2|data[1]
Warning: LATCH primitive tpgen:U5A|edh:u4|reset_crc is permanently enabled
Warning: LATCH primitive tpgen:U5B|edh:u4|reset_crc is permanently enabled
Info: Duplicate registers merged to single register
    Info: Duplicate register video_detect:U11B|data_out[8] merged to single register video_detect:U11B|fdata_in[8]
    Info: Duplicate register video_detect:U11B|data_out[7] merged to single register video_detect:U11B|fdata_in[7]
    Info: Duplicate register video_detect:U11B|data_out[6] merged to single register video_detect:U11B|fdata_in[6]
    Info: Duplicate register video_detect:U11B|data_out[9] merged to single register video_detect:U11B|fdata_in[9]
    Info: Duplicate register video_detect:U11A|data_out[8] merged to single register video_detect:U11A|fdata_in[8]
    Info: Duplicate register video_detect:U11A|data_out[7] merged to single register video_detect:U11A|fdata_in[7]
    Info: Duplicate register video_detect:U11A|data_out[6] merged to single register video_detect:U11A|fdata_in[6]
    Info: Duplicate register video_detect:U11A|data_out[9] merged to single register video_detect:U11A|fdata_in[9]
    Info: Duplicate register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[1] merged to single register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[2]
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: autorate:u13b|lficount[0]~56
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: autorate:u13a|lficount[0]~56
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: spi:u1|bitcount[0]~0
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf
    Info: Found entity 1: alt_counter_stratix
Info: State machine |hdvb1|crc292check:U10DC|state contains 13 states and 0 state bits
Info: State machine |hdvb1|crc292check:U10DY|state contains 13 states and 0 state bits
Info: State machine |hdvb1|crc292check:U10CC|state contains 13 states and 0 state bits
Info: State machine |hdvb1|crc292check:U10CY|state contains 13 states and 0 state bits
Info: State machine |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state contains 22 states and 0 state bits
Info: State machine |hdvb1|video_detect:U11B|state contains 6 states and 0 state bits
Info: State machine |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state contains 7 states and 0 state bits
Info: State machine |hdvb1|video_detect:U11A|state contains 6 states and 0 state bits
Info: State machine |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state contains 7 states and 0 state bits
Info: State machine |hdvb1|autorate:u13b|state contains 11 states and 0 state bits
Info: State machine |hdvb1|autorate:u13a|state contains 11 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |hdvb1|crc292check:U10DC|state
Info: Encoding result for state machine |hdvb1|crc292check:U10DC|state
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit crc292check:U10DC|state~36
        Info: Encoded state bit crc292check:U10DC|state~35
        Info: Encoded state bit crc292check:U10DC|state~34
        Info: Encoded state bit crc292check:U10DC|state~33
        Info: Encoded state bit crc292check:U10DC|state~32
        Info: Encoded state bit crc292check:U10DC|state~31
        Info: Encoded state bit crc292check:U10DC|state~30
        Info: Encoded state bit crc292check:U10DC|state~29
        Info: Encoded state bit crc292check:U10DC|state~28
        Info: Encoded state bit crc292check:U10DC|state~27
        Info: Encoded state bit crc292check:U10DC|state~26
        Info: Encoded state bit crc292check:U10DC|state~25
        Info: Encoded state bit crc292check:U10DC|state~24
    Info: State |hdvb1|crc292check:U10DC|state.s0 uses code string 0000000000000
    Info: State |hdvb1|crc292check:U10DC|state.s1 uses code string 0000000000011
    Info: State |hdvb1|crc292check:U10DC|state.s2 uses code string 0000000000101
    Info: State |hdvb1|crc292check:U10DC|state.s3 uses code string 0000000001001
    Info: State |hdvb1|crc292check:U10DC|state.s4 uses code string 0000000010001
    Info: State |hdvb1|crc292check:U10DC|state.s5 uses code string 0000000100001
    Info: State |hdvb1|crc292check:U10DC|state.s6 uses code string 0000001000001
    Info: State |hdvb1|crc292check:U10DC|state.s7 uses code string 0000010000001
    Info: State |hdvb1|crc292check:U10DC|state.s8 uses code string 0000100000001
    Info: State |hdvb1|crc292check:U10DC|state.s9 uses code string 0001000000001
    Info: State |hdvb1|crc292check:U10DC|state.s10 uses code string 0010000000001
    Info: State |hdvb1|crc292check:U10DC|state.s11 uses code string 0100000000001
    Info: State |hdvb1|crc292check:U10DC|state.s12 uses code string 1000000000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|crc292check:U10DY|state
Info: Encoding result for state machine |hdvb1|crc292check:U10DY|state
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit crc292check:U10DY|state~36
        Info: Encoded state bit crc292check:U10DY|state~35
        Info: Encoded state bit crc292check:U10DY|state~34
        Info: Encoded state bit crc292check:U10DY|state~33
        Info: Encoded state bit crc292check:U10DY|state~32
        Info: Encoded state bit crc292check:U10DY|state~31
        Info: Encoded state bit crc292check:U10DY|state~30
        Info: Encoded state bit crc292check:U10DY|state~29
        Info: Encoded state bit crc292check:U10DY|state~28
        Info: Encoded state bit crc292check:U10DY|state~27
        Info: Encoded state bit crc292check:U10DY|state~26
        Info: Encoded state bit crc292check:U10DY|state~25
        Info: Encoded state bit crc292check:U10DY|state~24
    Info: State |hdvb1|crc292check:U10DY|state.s0 uses code string 0000000000000
    Info: State |hdvb1|crc292check:U10DY|state.s1 uses code string 0000000000011
    Info: State |hdvb1|crc292check:U10DY|state.s2 uses code string 0000000000101
    Info: State |hdvb1|crc292check:U10DY|state.s3 uses code string 0000000001001
    Info: State |hdvb1|crc292check:U10DY|state.s4 uses code string 0000000010001
    Info: State |hdvb1|crc292check:U10DY|state.s5 uses code string 0000000100001
    Info: State |hdvb1|crc292check:U10DY|state.s6 uses code string 0000001000001
    Info: State |hdvb1|crc292check:U10DY|state.s7 uses code string 0000010000001
    Info: State |hdvb1|crc292check:U10DY|state.s8 uses code string 0000100000001
    Info: State |hdvb1|crc292check:U10DY|state.s9 uses code string 0001000000001
    Info: State |hdvb1|crc292check:U10DY|state.s10 uses code string 0010000000001
    Info: State |hdvb1|crc292check:U10DY|state.s11 uses code string 0100000000001
    Info: State |hdvb1|crc292check:U10DY|state.s12 uses code string 1000000000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|crc292check:U10CC|state
Info: Encoding result for state machine |hdvb1|crc292check:U10CC|state
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit crc292check:U10CC|state~36
        Info: Encoded state bit crc292check:U10CC|state~35
        Info: Encoded state bit crc292check:U10CC|state~34
        Info: Encoded state bit crc292check:U10CC|state~33
        Info: Encoded state bit crc292check:U10CC|state~32
        Info: Encoded state bit crc292check:U10CC|state~31
        Info: Encoded state bit crc292check:U10CC|state~30
        Info: Encoded state bit crc292check:U10CC|state~29
        Info: Encoded state bit crc292check:U10CC|state~28
        Info: Encoded state bit crc292check:U10CC|state~27
        Info: Encoded state bit crc292check:U10CC|state~26
        Info: Encoded state bit crc292check:U10CC|state~25
        Info: Encoded state bit crc292check:U10CC|state~24
    Info: State |hdvb1|crc292check:U10CC|state.s0 uses code string 0000000000000
    Info: State |hdvb1|crc292check:U10CC|state.s1 uses code string 0000000000011
    Info: State |hdvb1|crc292check:U10CC|state.s2 uses code string 0000000000101
    Info: State |hdvb1|crc292check:U10CC|state.s3 uses code string 0000000001001
    Info: State |hdvb1|crc292check:U10CC|state.s4 uses code string 0000000010001
    Info: State |hdvb1|crc292check:U10CC|state.s5 uses code string 0000000100001
    Info: State |hdvb1|crc292check:U10CC|state.s6 uses code string 0000001000001
    Info: State |hdvb1|crc292check:U10CC|state.s7 uses code string 0000010000001
    Info: State |hdvb1|crc292check:U10CC|state.s8 uses code string 0000100000001
    Info: State |hdvb1|crc292check:U10CC|state.s9 uses code string 0001000000001
    Info: State |hdvb1|crc292check:U10CC|state.s10 uses code string 0010000000001
    Info: State |hdvb1|crc292check:U10CC|state.s11 uses code string 0100000000001
    Info: State |hdvb1|crc292check:U10CC|state.s12 uses code string 1000000000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|crc292check:U10CY|state
Info: Encoding result for state machine |hdvb1|crc292check:U10CY|state
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit crc292check:U10CY|state~36
        Info: Encoded state bit crc292check:U10CY|state~35
        Info: Encoded state bit crc292check:U10CY|state~34
        Info: Encoded state bit crc292check:U10CY|state~33
        Info: Encoded state bit crc292check:U10CY|state~32
        Info: Encoded state bit crc292check:U10CY|state~31
        Info: Encoded state bit crc292check:U10CY|state~30
        Info: Encoded state bit crc292check:U10CY|state~29
        Info: Encoded state bit crc292check:U10CY|state~28
        Info: Encoded state bit crc292check:U10CY|state~27
        Info: Encoded state bit crc292check:U10CY|state~26
        Info: Encoded state bit crc292check:U10CY|state~25
        Info: Encoded state bit crc292check:U10CY|state~24
    Info: State |hdvb1|crc292check:U10CY|state.s0 uses code string 0000000000000
    Info: State |hdvb1|crc292check:U10CY|state.s1 uses code string 0000000000011
    Info: State |hdvb1|crc292check:U10CY|state.s2 uses code string 0000000000101
    Info: State |hdvb1|crc292check:U10CY|state.s3 uses code string 0000000001001
    Info: State |hdvb1|crc292check:U10CY|state.s4 uses code string 0000000010001
    Info: State |hdvb1|crc292check:U10CY|state.s5 uses code string 0000000100001
    Info: State |hdvb1|crc292check:U10CY|state.s6 uses code string 0000001000001
    Info: State |hdvb1|crc292check:U10CY|state.s7 uses code string 0000010000001
    Info: State |hdvb1|crc292check:U10CY|state.s8 uses code string 0000100000001
    Info: State |hdvb1|crc292check:U10CY|state.s9 uses code string 0001000000001
    Info: State |hdvb1|crc292check:U10CY|state.s10 uses code string 0010000000001
    Info: State |hdvb1|crc292check:U10CY|state.s11 uses code string 0100000000001
    Info: State |hdvb1|crc292check:U10CY|state.s12 uses code string 1000000000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state
Info: Encoding result for state machine |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state
    Info: Completed encoding using 22 state bits
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~47
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~46
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~45
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~44
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~43
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~42
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~41
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~40
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~39
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~38
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~37
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~36
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~35
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~34
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~33
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~32
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~31
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~30
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~29
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~28
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~27
        Info: Encoded state bit hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~26
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.mute uses code string 0000000000000000000000
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h1 uses code string 0000000000000000000011
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h2 uses code string 0000000000000000000101
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h3 uses code string 0000000000000000001001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h4 uses code string 0000000000000000010001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h5 uses code string 0000000000000000100001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h6 uses code string 0000000000000001000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h7 uses code string 0000000000000010000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h8 uses code string 0000000000000100000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h9 uses code string 0000000000001000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h10 uses code string 0000000000010000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h11 uses code string 0000000000100000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h12 uses code string 0000000001000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h13 uses code string 0000000010000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h14 uses code string 0000000100000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h15 uses code string 0000001000000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h16 uses code string 0000010000000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h17 uses code string 0000100000000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h18 uses code string 0001000000000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h19 uses code string 0010000000000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h20 uses code string 0100000000000000000001
    Info: State |hdvb1|hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state.h21 uses code string 1000000000000000000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|video_detect:U11B|state
Info: Encoding result for state machine |hdvb1|video_detect:U11B|state
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit video_detect:U11B|state~39
        Info: Encoded state bit video_detect:U11B|state~38
        Info: Encoded state bit video_detect:U11B|state~37
        Info: Encoded state bit video_detect:U11B|state~36
        Info: Encoded state bit video_detect:U11B|state~35
        Info: Encoded state bit video_detect:U11B|state~34
    Info: State |hdvb1|video_detect:U11B|state.wait_trs uses code string 000000
    Info: State |hdvb1|video_detect:U11B|state.trs0 uses code string 000011
    Info: State |hdvb1|video_detect:U11B|state.trs1 uses code string 000101
    Info: State |hdvb1|video_detect:U11B|state.test_eav uses code string 001001
    Info: State |hdvb1|video_detect:U11B|state.wait_sav uses code string 010001
    Info: State |hdvb1|video_detect:U11B|state.foundsav uses code string 100001
Info: Selected Auto state machine encoding method for state machine |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state
Info: Encoding result for state machine |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~29
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~28
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~27
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~26
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~25
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~24
        Info: Encoded state bit smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state~23
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state0 uses code string 0000000
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state1 uses code string 0000011
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state2 uses code string 0000101
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state3 uses code string 0001001
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state4 uses code string 0010001
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state5 uses code string 0100001
    Info: State |hdvb1|smpte_core:u4b|dscramrx:u1|port_sel:ABsel|s_state.state6 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|video_detect:U11A|state
Info: Encoding result for state machine |hdvb1|video_detect:U11A|state
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit video_detect:U11A|state~39
        Info: Encoded state bit video_detect:U11A|state~38
        Info: Encoded state bit video_detect:U11A|state~37
        Info: Encoded state bit video_detect:U11A|state~36
        Info: Encoded state bit video_detect:U11A|state~35
        Info: Encoded state bit video_detect:U11A|state~34
    Info: State |hdvb1|video_detect:U11A|state.wait_trs uses code string 000000
    Info: State |hdvb1|video_detect:U11A|state.trs0 uses code string 000011
    Info: State |hdvb1|video_detect:U11A|state.trs1 uses code string 000101
    Info: State |hdvb1|video_detect:U11A|state.test_eav uses code string 001001
    Info: State |hdvb1|video_detect:U11A|state.wait_sav uses code string 010001
    Info: State |hdvb1|video_detect:U11A|state.foundsav uses code string 100001
Info: Selected Auto state machine encoding method for state machine |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state
Info: Encoding result for state machine |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~29
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~28
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~27
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~26
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~25
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~24
        Info: Encoded state bit smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state~23
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state0 uses code string 0000000
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state1 uses code string 0000011
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state2 uses code string 0000101
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state3 uses code string 0001001
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state4 uses code string 0010001
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state5 uses code string 0100001
    Info: State |hdvb1|smpte_core:u4a|dscramrx:u1|port_sel:ABsel|s_state.state6 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|autorate:u13b|state
Info: Encoding result for state machine |hdvb1|autorate:u13b|state
    Info: Completed encoding using 11 state bits
        Info: Encoded state bit autorate:u13b|state~139
        Info: Encoded state bit autorate:u13b|state~138
        Info: Encoded state bit autorate:u13b|state~137
        Info: Encoded state bit autorate:u13b|state~136
        Info: Encoded state bit autorate:u13b|state~135
        Info: Encoded state bit autorate:u13b|state~134
        Info: Encoded state bit autorate:u13b|state~133
        Info: Encoded state bit autorate:u13b|state~132
        Info: Encoded state bit autorate:u13b|state~131
        Info: Encoded state bit autorate:u13b|state~130
        Info: Encoded state bit autorate:u13b|state~129
    Info: State |hdvb1|autorate:u13b|state.idle uses code string 00000000000
    Info: State |hdvb1|autorate:u13b|state.s270 uses code string 00000000011
    Info: State |hdvb1|autorate:u13b|state.s360 uses code string 00000000101
    Info: State |hdvb1|autorate:u13b|state.s540 uses code string 00000001001
    Info: State |hdvb1|autorate:u13b|state.s1485 uses code string 00000010001
    Info: State |hdvb1|autorate:u13b|state.s270p uses code string 00000100001
    Info: State |hdvb1|autorate:u13b|state.s360p uses code string 00001000001
    Info: State |hdvb1|autorate:u13b|state.s540p uses code string 00010000001
    Info: State |hdvb1|autorate:u13b|state.s270l uses code string 00100000001
    Info: State |hdvb1|autorate:u13b|state.s360l uses code string 01000000001
    Info: State |hdvb1|autorate:u13b|state.s540l uses code string 10000000001
Info: Selected Auto state machine encoding method for state machine |hdvb1|autorate:u13a|state
Info: Encoding result for state machine |hdvb1|autorate:u13a|state
    Info: Completed encoding using 11 state bits
        Info: Encoded state bit autorate:u13a|state~139
        Info: Encoded state bit autorate:u13a|state~138
        Info: Encoded state bit autorate:u13a|state~137
        Info: Encoded state bit autorate:u13a|state~136
        Info: Encoded state bit autorate:u13a|state~135
        Info: Encoded state bit autorate:u13a|state~134
        Info: Encoded state bit autorate:u13a|state~133
        Info: Encoded state bit autorate:u13a|state~132
        Info: Encoded state bit autorate:u13a|state~131
        Info: Encoded state bit autorate:u13a|state~130
        Info: Encoded state bit autorate:u13a|state~129
    Info: State |hdvb1|autorate:u13a|state.idle uses code string 00000000000
    Info: State |hdvb1|autorate:u13a|state.s270 uses code string 00000000011
    Info: State |hdvb1|autorate:u13a|state.s360 uses code string 00000000101
    Info: State |hdvb1|autorate:u13a|state.s540 uses code string 00000001001
    Info: State |hdvb1|autorate:u13a|state.s1485 uses code string 00000010001
    Info: State |hdvb1|autorate:u13a|state.s270p uses code string 00000100001
    Info: State |hdvb1|autorate:u13a|state.s360p uses code string 00001000001
    Info: State |hdvb1|autorate:u13a|state.s540p uses code string 00010000001
    Info: State |hdvb1|autorate:u13a|state.s270l uses code string 00100000001
    Info: State |hdvb1|autorate:u13a|state.s360l uses code string 01000000001
    Info: State |hdvb1|autorate:u13a|state.s540l uses code string 10000000001
Warning: Feature Netlist Optimizations is not available with your current license
Info: WYSIWYG I/O primitives converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[3] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[4] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[5] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[6] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[7] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[8] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[9] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[10] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[3] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[4] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[5] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[6] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[7] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[8] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[9] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[10] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[1] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[2] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[1] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|dataout[2] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[15] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[12] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[13] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[14] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[16] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[17] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[18] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[19] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[20] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[21] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[5] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[2] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[3] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[4] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[6] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[7] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[8] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[9] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[10] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[11] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[15] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[12] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[13] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[14] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[16] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[17] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[18] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[19] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[20] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[21] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[5] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[2] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[3] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[4] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[6] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[7] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[8] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[9] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[10] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_output22:altera_ddr_output_inst22|dataout[11] converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[11]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[10]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[21]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[20]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[19]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[18]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[17]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[16]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[15]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[14]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[13]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[12]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[11]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[10]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[9]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[8]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[7]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[6]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[5]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[4]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[3]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[2]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[21]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[20]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[19]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[18]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[17]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[16]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[15]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[14]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[13]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[12]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[0]|ioatom converted to equivalent logic
    Info: WYSIWYG I/O primitive smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|cyclone_ddio_in:ddio_in[1]|ioatom converted to equivalent logic
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|input_cell_H[0] with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|input_cell_H[1] with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|input_cell_H[0] with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|input_cell_H[1] with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~42 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~46 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~47 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_upper10_int1 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_lower10_int1 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_upper10_int1 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_lower10_int1 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_upper10_int2 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_lower10_int2 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_upper10_int2 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_lower10_int2 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_upper10_int3 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_upper10_int4 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_lower10_int3 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_upper10_int3 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_upper10_int4 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_lower10_int3 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst|trs_filtl_upper10 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|trs_filt_lower10_int4 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst|trs_filtl_upper10 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|trs_filt_lower10_int4 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7A|scram20_top:scram20_top_inst|scram20:scram20_inst|trs_filtl_lower10 with stuck data_in port to stuck value GND
Warning: Reduced register smpte_292:U7B|scram20_top:scram20_top_inst|scram20:scram20_inst|trs_filtl_lower10 with stuck data_in port to stuck value GND
Warning: Converted TRI buffer to OR gate or removed OPNDRN
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[7] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[6] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[5] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[4] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[3] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[2] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[1] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[0] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[7] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[6] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[5] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[4] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[3] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[2] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[1] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[0] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[9] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|scramtx:u2|data_out[8] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[9] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|scramtx:u2|data_out[8] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[9] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[8] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[7] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[6] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[5] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[4] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[3] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[2] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[1] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4a|dscramrx:u1|data_out[0] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[9] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[8] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[7] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[6] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[5] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[4] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[3] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[2] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[1] that feeds logic to an OR gate
    Warning: Converting TRI node smpte_core:u4b|dscramrx:u1|data_out[0] that feeds logic to an OR gate
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~36 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~37 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~38 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~27 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[2] merged to single register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|load_val[3]
Info: Duplicate registers merged to single register
    Info: Duplicate register video_detect:U11A|fdata_in[5] merged to single register video_detect:U11A|data_out[5]
    Info: Duplicate register video_detect:U11A|fdata_in[4] merged to single register video_detect:U11A|data_out[4]
    Info: Duplicate register video_detect:U11A|fdata_in[3] merged to single register video_detect:U11A|data_out[3]
    Info: Duplicate register video_detect:U11A|fdata_in[2] merged to single register video_detect:U11A|data_out[2]
    Info: Duplicate register video_detect:U11B|fdata_in[5] merged to single register video_detect:U11B|data_out[5]
    Info: Duplicate register video_detect:U11B|fdata_in[4] merged to single register video_detect:U11B|data_out[4]
    Info: Duplicate register video_detect:U11B|fdata_in[3] merged to single register video_detect:U11B|data_out[3]
    Info: Duplicate register video_detect:U11B|fdata_in[2] merged to single register video_detect:U11B|data_out[2]
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~39 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~40 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~41 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|yramp_en with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[0] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[1] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[2] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[3] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[4] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[5] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[6] with stuck preset port to stuck value VCC
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[7] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[8] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|new_color_lut:color|yramp[9] with stuck clear port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~43 with stuck data_in port to stuck value GND
Warning: Reduced register hdsdi_ffebu_cb:U9A|ffebu_colorbar:colorbar|h_state~44 with stuck data_in port to stuck value GND
Warning: TRI or OPNDRN buffers permanently disabled
    Warning: Node cd_mutec~1
    Warning: Node cd_muted~1
    Warning: Node ifclk~1
    Warning: Node pa7_flagd_slcs~1
    Warning: Node fd[15]~31
    Warning: Node fd[14]~29
    Warning: Node fd[13]~27
    Warning: Node fd[12]~25
    Warning: Node fd[11]~23
    Warning: Node fd[10]~21
    Warning: Node fd[9]~19
    Warning: Node fd[8]~17
    Warning: Node fd[7]~15
    Warning: Node fd[6]~13
    Warning: Node fd[5]~11
    Warning: Node fd[4]~9
    Warning: Node fd[3]~7
    Warning: Node fd[2]~5
    Warning: Node fd[1]~3
    Warning: Node fd[0]~1
Warning: Output pins are stuck at VCC or GND
    Warning: Pin ulcc stuck at VCC
    Warning: Pin ulcd stuck at VCC
    Warning: Pin fclkc_p stuck at GND
    Warning: Pin fclkc_n stuck at GND
    Warning: Pin fclkd_p stuck at GND
    Warning: Pin fclkd_n stuck at GND
    Warning: Pin prxclkc stuck at GND
    Warning: Pin prxclkd stuck at GND
    Warning: Pin led2 stuck at GND
    Warning: Pin rdy[1] stuck at GND
    Warning: Pin rdy[0] stuck at GND
Info: Registers with preset signals will power-up high
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning: No output dependent on input pin rxstc[2]
    Warning: No output dependent on input pin rxstd[2]
    Warning: No output dependent on input pin txerrc
    Warning: No output dependent on input pin txerrd
    Warning: No output dependent on input pin ptxclkc
    Warning: No output dependent on input pin ptxclkd
    Warning: No output dependent on input pin ctl[2]
    Warning: No output dependent on input pin ctl[1]
    Warning: No output dependent on input pin ctl[0]
Info: Implemented 10187 device resources after synthesis - the final resource count might be different
    Info: Implemented 64 input pins
    Info: Implemented 76 output pins
    Info: Implemented 20 bidirectional pins
    Info: Implemented 10027 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Processing ended: Wed Jan 12 13:28:52 2005
    Info: Elapsed time: 00:10:17


