// Seed: 2933703233
module module_0 (
    input wire id_0,
    input wand id_1,
    output wor id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    output wire id_6
    , id_25,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input wand id_12,
    input uwire id_13,
    output tri id_14,
    input tri0 id_15
    , id_26,
    input uwire id_16,
    output wand id_17,
    input wire id_18,
    output wire id_19
    , id_27,
    output wand id_20,
    input tri0 id_21,
    output uwire id_22,
    output supply0 id_23
);
  parameter id_28 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_3 = 32'd58
) (
    input  tri0 id_0,
    input  wor  id_1,
    input  wire _id_2,
    input  wire _id_3,
    output tri  id_4,
    input  tri  id_5
);
  logic id_7 = -1;
  assign id_7 = ~id_5;
  wire [id_3  ==  1  +  1 : id_2] id_8;
  assign id_4 = -1 >> 1;
  assign id_4 = -1;
  assign id_7 = id_1;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_4,
      id_0,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1,
      id_4,
      id_4,
      id_1,
      id_5,
      id_4,
      id_0,
      id_0,
      id_4,
      id_1,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
