--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
ddr2_pinning.ucf -ucf pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.452ns.
--------------------------------------------------------------------------------
Slack:                  0.008ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Report:    0.452ns delay meets   0.460ns timing constraint by 0.008ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G2                        0.452  
H4.I                              SLICE_X0Y66.F3                        0.390  
H4.I                              SLICE_X0Y67.F4                        0.432  
H4.I                              SLICE_X0Y67.G4                        0.429  
H4.I                              SLICE_X1Y66.F3                        0.404  
H4.I                              SLICE_X1Y66.G2                        0.452  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.499ns.
--------------------------------------------------------------------------------
Slack:                  1.508ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.499ns delay meets   3.007ns timing constraint by 1.508ns
From                              To                                Delay(ns)
SLICE_X3Y53.X                     SLICE_X2Y62.SR                        0.509  
SLICE_X3Y53.X                     SLICE_X0Y58.SR                        0.761  
SLICE_X3Y53.X                     SLICE_X0Y50.SR                        0.678  
SLICE_X3Y53.X                     SLICE_X2Y52.SR                        0.400  
SLICE_X3Y53.X                     SLICE_X0Y52.SR                        1.499  
SLICE_X3Y53.X                     SLICE_X2Y50.SR                        0.467  
SLICE_X3Y53.X                     SLICE_X2Y58.SR                        0.499  
SLICE_X3Y53.X                     SLICE_X0Y62.SR                        1.054  
SLICE_X3Y53.X                     SLICE_X1Y50.CE                        0.683  
SLICE_X3Y53.X                     SLICE_X1Y49.CE                        1.229  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.158ns.
--------------------------------------------------------------------------------
Slack:                  4.232ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    2.158ns delay meets   6.390ns timing constraint by 4.232ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        1.871  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        1.325  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.911  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        0.980  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.591  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        1.176  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        1.581  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        2.158  
SLICE_X1Y50.YQ                    SLICE_X1Y50.F4                        0.790  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F3                        0.530  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G3                        0.562  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.976ns.
--------------------------------------------------------------------------------
Slack:                  4.414ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    1.976ns delay meets   6.390ns timing constraint by 4.414ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        1.697  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.146  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.665  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        1.273  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        1.158  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.558  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.428  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        1.976  
SLICE_X1Y50.XQ                    SLICE_X1Y50.F3                        0.587  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G3                        0.619  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F1                        0.649  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G1                        0.662  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.014ns.
--------------------------------------------------------------------------------
Slack:                  4.376ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    2.014ns delay meets   6.390ns timing constraint by 4.376ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.742  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.171  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        0.555  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.831  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        0.831  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.834  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        2.011  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        2.014  
SLICE_X1Y49.YQ                    SLICE_X1Y50.F2                        0.634  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G4                        0.509  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F4                        0.607  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G4                        0.609  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.603ns.
--------------------------------------------------------------------------------
Slack:                  4.787ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.603ns delay meets   6.390ns timing constraint by 4.787ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        1.603  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.284  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.667  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        0.849  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        0.936  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.576  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.118  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.598  
SLICE_X1Y49.XQ                    SLICE_X1Y50.F1                        0.734  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G1                        0.747  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F2                        0.573  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G2                        0.555  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.517ns.
--------------------------------------------------------------------------------
Slack:                  1.490ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.517ns delay meets   3.007ns timing constraint by 1.490ns
From                              To                                Delay(ns)
SLICE_X1Y52.X                     SLICE_X2Y63.SR                        0.852  
SLICE_X1Y52.X                     SLICE_X0Y59.SR                        0.804  
SLICE_X1Y52.X                     SLICE_X0Y51.SR                        0.968  
SLICE_X1Y52.X                     SLICE_X2Y53.SR                        1.517  
SLICE_X1Y52.X                     SLICE_X0Y53.SR                        0.785  
SLICE_X1Y52.X                     SLICE_X2Y51.SR                        1.074  
SLICE_X1Y52.X                     SLICE_X2Y59.SR                        0.842  
SLICE_X1Y52.X                     SLICE_X0Y63.SR                        0.812  
SLICE_X1Y52.X                     SLICE_X3Y50.CE                        0.804  
SLICE_X1Y52.X                     SLICE_X3Y49.CE                        0.781  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.712ns.
--------------------------------------------------------------------------------
Slack:                  4.678ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    1.712ns delay meets   6.390ns timing constraint by 4.678ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.703  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        1.497  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        1.428  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        1.445  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        1.440  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.700  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        1.225  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.712  
SLICE_X3Y49.YQ                    SLICE_X3Y50.F4                        0.579  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G4                        0.581  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F4                        0.535  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.902ns.
--------------------------------------------------------------------------------
Slack:                  4.488ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    1.902ns delay meets   6.390ns timing constraint by 4.488ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        1.356  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.902  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        0.627  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        0.869  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        0.896  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.868  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.355  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.633  
SLICE_X3Y49.XQ                    SLICE_X3Y50.F1                        0.707  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G1                        0.720  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F2                        1.133  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G2                        1.115  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.625ns.
--------------------------------------------------------------------------------
Slack:                  4.765ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.625ns delay meets   6.390ns timing constraint by 4.765ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        1.625  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.063  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        1.237  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.960  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        0.968  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.961  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.335  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.353  
SLICE_X3Y50.YQ                    SLICE_X3Y50.F3                        0.556  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G3                        0.588  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F1                        0.690  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G1                        0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.750ns.
--------------------------------------------------------------------------------
Slack:                  4.640ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.750ns delay meets   6.390ns timing constraint by 4.640ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        1.485  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.468  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.580  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.638  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.638  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.948  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.203  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.750  
SLICE_X3Y50.XQ                    SLICE_X3Y50.F2                        0.675  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G2                        0.657  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F3                        0.541  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G3                        0.573  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.698ns.
--------------------------------------------------------------------------------
Slack:                  1.309ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    1.698ns delay meets   3.007ns timing constraint by 1.309ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        1.698  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.773  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        0.772  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        0.768  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        0.909  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        0.766  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        0.911  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.035  
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        0.658  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        1.192  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.635ns.
--------------------------------------------------------------------------------
Slack:                  4.755ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    1.635ns delay meets   6.390ns timing constraint by 4.755ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.616  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.362  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.668  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.085  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        1.357  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        1.092  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.668  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.635  
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.495  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.497  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.547  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.569ns.
--------------------------------------------------------------------------------
Slack:                  4.821ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    1.569ns delay meets   6.390ns timing constraint by 4.821ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        0.761  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.569  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        0.901  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.300  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.035  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        1.170  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.624  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        1.304  
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        0.683  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        0.715  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F3                        0.546  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G3                        0.578  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.613ns.
--------------------------------------------------------------------------------
Slack:                  4.777ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.613ns delay meets   6.390ns timing constraint by 4.777ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        0.582  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.067  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.663  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        0.795  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        1.613  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.535  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        0.663  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.344  
SLICE_X1Y70.YQ                    SLICE_X1Y70.F2                        0.661  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G2                        0.643  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F2                        0.742  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G2                        0.724  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.461ns.
--------------------------------------------------------------------------------
Slack:                  4.929ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    1.461ns delay meets   6.390ns timing constraint by 4.929ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        0.612  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.461  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        0.881  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.198  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        1.191  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        0.612  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.511  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.196  
SLICE_X1Y70.XQ                    SLICE_X1Y70.F1                        0.679  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G1                        0.692  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.578  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G1                        0.591  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.547ns.
--------------------------------------------------------------------------------
Slack:                  1.460ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    1.547ns delay meets   3.007ns timing constraint by 1.460ns
From                              To                                Delay(ns)
SLICE_X3Y71.X                     SLICE_X0Y71.SR                        0.327  
SLICE_X3Y71.X                     SLICE_X2Y79.SR                        0.457  
SLICE_X3Y71.X                     SLICE_X2Y69.SR                        0.858  
SLICE_X3Y71.X                     SLICE_X2Y77.SR                        0.454  
SLICE_X3Y71.X                     SLICE_X0Y77.SR                        0.726  
SLICE_X3Y71.X                     SLICE_X2Y71.SR                        0.436  
SLICE_X3Y71.X                     SLICE_X0Y69.SR                        0.854  
SLICE_X3Y71.X                     SLICE_X0Y79.SR                        1.547  
SLICE_X3Y71.X                     SLICE_X3Y70.CE                        1.267  
SLICE_X3Y71.X                     SLICE_X3Y69.CE                        0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.460ns.
--------------------------------------------------------------------------------
Slack:                  4.930ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.460ns delay meets   6.390ns timing constraint by 4.930ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        1.137  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.212  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.663  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.212  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.399  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.602  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        0.878  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.460  
SLICE_X3Y69.YQ                    SLICE_X3Y70.F3                        0.963  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G3                        0.995  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F4                        0.542  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.536ns.
--------------------------------------------------------------------------------
Slack:                  4.854ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.536ns delay meets   6.390ns timing constraint by 4.854ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.694  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.536  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        0.698  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.314  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.307  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.699  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.698  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.308  
SLICE_X3Y69.XQ                    SLICE_X3Y70.F2                        0.691  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G2                        0.673  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F1                        0.793  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G1                        0.806  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.217ns.
--------------------------------------------------------------------------------
Slack:                  5.173ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.217ns delay meets   6.390ns timing constraint by 5.173ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        1.097  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.217  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.551  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        0.949  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        0.672  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        0.800  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        0.828  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        0.941  
SLICE_X3Y70.YQ                    SLICE_X3Y70.F4                        0.511  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G4                        0.513  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F2                        0.630  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G2                        0.612  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.549ns.
--------------------------------------------------------------------------------
Slack:                  4.841ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.549ns delay meets   6.390ns timing constraint by 4.841ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        0.666  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.280  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        0.600  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        1.549  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        1.141  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        1.282  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        1.473  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.285  
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        1.349  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        1.362  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F3                        0.585  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G3                        0.617  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.557ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.557ns delay meets   0.580ns timing constraint by 0.023ns
From                              To                                Delay(ns)
K3.I                              SLICE_X0Y54.F3                        0.437  
K3.I                              SLICE_X0Y54.G3                        0.436  
K3.I                              SLICE_X0Y55.F3                        0.437  
K3.I                              SLICE_X0Y55.G4                        0.477  
K3.I                              SLICE_X2Y54.F3                        0.450  
K3.I                              SLICE_X2Y54.G4                        0.485  
K3.I                              SLICE_X2Y55.F4                        0.439  
K3.I                              SLICE_X2Y55.G3                        0.451  
K3.I                              SLICE_X3Y54.G2                        0.512  
K3.I                              SLICE_X1Y54.G3                        0.450  
K3.I                              SLICE_X3Y55.G2                        0.512  
K3.I                              SLICE_X1Y55.G1                        0.557  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.382ns.
--------------------------------------------------------------------------------
Slack:                  -0.192ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Error:      0.382ns delay exceeds   0.190ns timing constraint by 0.192ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G3                        0.382  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.500ns.
--------------------------------------------------------------------------------
Slack:                  0.080ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Report:    0.500ns delay meets   0.580ns timing constraint by 0.080ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G2                        0.500  
K6.I                              SLICE_X1Y75.G3                        0.498  
K6.I                              SLICE_X3Y74.G2                        0.500  
K6.I                              SLICE_X1Y74.G3                        0.498  
K6.I                              SLICE_X0Y74.F3                        0.425  
K6.I                              SLICE_X0Y74.G4                        0.477  
K6.I                              SLICE_X0Y75.F4                        0.431  
K6.I                              SLICE_X0Y75.G3                        0.436  
K6.I                              SLICE_X2Y74.F4                        0.439  
K6.I                              SLICE_X2Y74.G3                        0.439  
K6.I                              SLICE_X2Y75.F4                        0.439  
K6.I                              SLICE_X2Y75.G3                        0.439  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.151ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Error:      0.341ns delay exceeds   0.190ns timing constraint by 0.151ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.669ns.
--------------------------------------------------------------------------------
Slack:                  1.338ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.669ns delay meets   3.007ns timing constraint by 1.338ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X3Y72.F1                        0.815  
SLICE_X0Y67.X                     SLICE_X3Y72.G1                        0.828  
SLICE_X0Y67.X                     SLICE_X3Y53.F3                        1.339  
SLICE_X0Y67.X                     SLICE_X3Y53.G1                        1.192  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        0.926  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.669  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Report:    0.044ns delay meets   0.200ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G3                        0.044  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.341ns.
--------------------------------------------------------------------------------
Slack:                  -0.141ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Error:      0.341ns delay exceeds   0.200ns timing constraint by 0.141ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G4                        0.341  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10926 paths analyzed, 2259 endpoints analyzed, 229 failing endpoints
 229 timing errors detected. (229 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.213ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_19 (SLICE_X24Y69.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/i_valid (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          3.759ns
  Data Path Delay:      5.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.235 - 0.278)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/i_valid to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y69.XQ      Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/i_valid
                                                       INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X22Y74.F4      net (fanout=22)       0.849   INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X22Y74.X       Tilo                  0.692   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X24Y69.G3      net (fanout=32)       1.295   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X24Y69.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000034
    SLICE_X24Y69.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_19_mux000034/O
    SLICE_X24Y69.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (2.832ns logic, 2.187ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/data_out_19 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.438 - 0.536)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/data_out_19 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y73.XQ      Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/data_out<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_19
    SLICE_X24Y69.G1      net (fanout=3)        1.083   INST_MMU/INST_DDR2_Control_VHDL/data_out<19>
    SLICE_X24Y69.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000034
    SLICE_X24Y69.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_19_mux000034/O
    SLICE_X24Y69.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (2.140ns logic, 1.126ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/MMU_STATE_FSM_FFd7 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.577 - 0.704)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/MMU_STATE_FSM_FFd7 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.XQ      Tcko                  0.631   INST_MMU/MMU_STATE_FSM_FFd7
                                                       INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X22Y74.F1      net (fanout=22)       2.337   INST_MMU/MMU_STATE_FSM_FFd7
    SLICE_X22Y74.X       Tilo                  0.692   INST_MMU/MMU_STATE_FSM_FFd3
                                                       INST_MMU/MMU_STATE_FSM_FFd3-In1
    SLICE_X24Y69.G3      net (fanout=32)       1.295   INST_MMU/MMU_STATE_FSM_FFd3-In
    SLICE_X24Y69.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000034
    SLICE_X24Y69.F3      net (fanout=1)        0.043   INST_MMU/ddr2_data_buffer_19_mux000034/O
    SLICE_X24Y69.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.832ns logic, 3.675ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/ddr2_data_buffer_19 (SLICE_X24Y69.F4), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_9 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.689ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.577 - 0.699)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_9 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.XQ      Tcko                  0.631   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_9
    SLICE_X32Y66.G2      net (fanout=4)        0.588   INST_MMU/ram_access_cnt<9>
    SLICE_X32Y66.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X32Y66.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X32Y66.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y70.G1      net (fanout=15)       0.950   INST_MMU/br_data_in_and0000
    SLICE_X20Y70.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X26Y72.G3      net (fanout=42)       1.051   INST_MMU/N68
    SLICE_X26Y72.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_23_mux000033
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X25Y68.F4      net (fanout=8)        0.796   INST_MMU/N73
    SLICE_X25Y68.X       Tilo                  0.643   INST_MMU/ddr2_data_buffer_19_mux000033
                                                       INST_MMU/ddr2_data_buffer_19_mux000033
    SLICE_X24Y69.F4      net (fanout=1)        0.355   INST_MMU/ddr2_data_buffer_19_mux000033
    SLICE_X24Y69.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      8.689ns (4.889ns logic, 3.800ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.641ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.577 - 0.699)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X32Y66.G1      net (fanout=4)        0.591   INST_MMU/ram_access_cnt<10>
    SLICE_X32Y66.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X32Y66.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X32Y66.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y70.G1      net (fanout=15)       0.950   INST_MMU/br_data_in_and0000
    SLICE_X20Y70.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X26Y72.G3      net (fanout=42)       1.051   INST_MMU/N68
    SLICE_X26Y72.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_23_mux000033
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X25Y68.F4      net (fanout=8)        0.796   INST_MMU/N73
    SLICE_X25Y68.X       Tilo                  0.643   INST_MMU/ddr2_data_buffer_19_mux000033
                                                       INST_MMU/ddr2_data_buffer_19_mux000033
    SLICE_X24Y69.F4      net (fanout=1)        0.355   INST_MMU/ddr2_data_buffer_19_mux000033
    SLICE_X24Y69.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (4.838ns logic, 3.803ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_4 (FF)
  Destination:          INST_MMU/ddr2_data_buffer_19 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.577 - 0.699)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_4 to INST_MMU/ddr2_data_buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_4
    SLICE_X32Y66.G3      net (fanout=4)        0.544   INST_MMU/ram_access_cnt<4>
    SLICE_X32Y66.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X32Y66.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X32Y66.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X20Y70.G1      net (fanout=15)       0.950   INST_MMU/br_data_in_and0000
    SLICE_X20Y70.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_23_mux000011
                                                       INST_MMU/ddr2_data_buffer_16_mux000051
    SLICE_X26Y72.G3      net (fanout=42)       1.051   INST_MMU/N68
    SLICE_X26Y72.Y       Tilo                  0.707   INST_MMU/ddr2_data_buffer_23_mux000033
                                                       INST_MMU/ddr2_data_buffer_16_mux000071
    SLICE_X25Y68.F4      net (fanout=8)        0.796   INST_MMU/N73
    SLICE_X25Y68.X       Tilo                  0.643   INST_MMU/ddr2_data_buffer_19_mux000033
                                                       INST_MMU/ddr2_data_buffer_19_mux000033
    SLICE_X24Y69.F4      net (fanout=1)        0.355   INST_MMU/ddr2_data_buffer_19_mux000033
    SLICE_X24Y69.CLK     Tfck                  0.802   INST_MMU/ddr2_data_buffer<19>
                                                       INST_MMU/ddr2_data_buffer_19_mux000042
                                                       INST_MMU/ddr2_data_buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (4.838ns logic, 3.756ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/br_data_in_5 (SLICE_X39Y61.G3), 58 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_9 (FF)
  Destination:          INST_MMU/br_data_in_5 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_9 to INST_MMU/br_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y67.XQ      Tcko                  0.631   INST_MMU/ram_access_cnt<9>
                                                       INST_MMU/ram_access_cnt_9
    SLICE_X32Y66.G2      net (fanout=4)        0.588   INST_MMU/ram_access_cnt<9>
    SLICE_X32Y66.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X32Y66.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X32Y66.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y67.G1      net (fanout=15)       0.574   INST_MMU/br_data_in_and0000
    SLICE_X36Y67.X       Tif5x                 0.987   INST_MMU/MMU_STATE_cmp_eq0001
                                                       INST_MMU/MMU_STATE_cmp_eq000111
                                                       INST_MMU/MMU_STATE_cmp_eq00011_f5
    SLICE_X37Y60.F3      net (fanout=48)       1.188   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X37Y60.X       Tilo                  0.643   INST_MMU/N9
                                                       INST_MMU/br_data_in_mux0000<0>127
    SLICE_X36Y58.BX      net (fanout=8)        0.650   INST_MMU/N9
    SLICE_X36Y58.X       Tbxx                  0.860   N2441
                                                       INST_MMU/br_data_in_mux0000<2>10_SW0_f5
    SLICE_X39Y61.G3      net (fanout=1)        0.394   N2441
    SLICE_X39Y61.CLK     Tgck                  0.727   INST_MMU/br_data_in<5>
                                                       INST_MMU/br_data_in_mux0000<2>10
                                                       INST_MMU/br_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                      8.701ns (5.247ns logic, 3.454ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_10 (FF)
  Destination:          INST_MMU/br_data_in_5 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.653ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_10 to INST_MMU/br_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<10>
                                                       INST_MMU/ram_access_cnt_10
    SLICE_X32Y66.G1      net (fanout=4)        0.591   INST_MMU/ram_access_cnt<10>
    SLICE_X32Y66.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X32Y66.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X32Y66.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y67.G1      net (fanout=15)       0.574   INST_MMU/br_data_in_and0000
    SLICE_X36Y67.X       Tif5x                 0.987   INST_MMU/MMU_STATE_cmp_eq0001
                                                       INST_MMU/MMU_STATE_cmp_eq000111
                                                       INST_MMU/MMU_STATE_cmp_eq00011_f5
    SLICE_X37Y60.F3      net (fanout=48)       1.188   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X37Y60.X       Tilo                  0.643   INST_MMU/N9
                                                       INST_MMU/br_data_in_mux0000<0>127
    SLICE_X36Y58.BX      net (fanout=8)        0.650   INST_MMU/N9
    SLICE_X36Y58.X       Tbxx                  0.860   N2441
                                                       INST_MMU/br_data_in_mux0000<2>10_SW0_f5
    SLICE_X39Y61.G3      net (fanout=1)        0.394   N2441
    SLICE_X39Y61.CLK     Tgck                  0.727   INST_MMU/br_data_in<5>
                                                       INST_MMU/br_data_in_mux0000<2>10
                                                       INST_MMU/br_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                      8.653ns (5.196ns logic, 3.457ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/ram_access_cnt_4 (FF)
  Destination:          INST_MMU/br_data_in_5 (FF)
  Requirement:          7.518ns
  Data Path Delay:      8.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/ram_access_cnt_4 to INST_MMU/br_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y67.YQ      Tcko                  0.580   INST_MMU/ram_access_cnt<5>
                                                       INST_MMU/ram_access_cnt_4
    SLICE_X32Y66.G3      net (fanout=4)        0.544   INST_MMU/ram_access_cnt<4>
    SLICE_X32Y66.Y       Tilo                  0.707   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001_SW0
    SLICE_X32Y66.F4      net (fanout=1)        0.060   INST_MMU/MMU_STATE_cmp_eq00001_SW0/O
    SLICE_X32Y66.X       Tilo                  0.692   INST_MMU/br_data_in_and0000
                                                       INST_MMU/MMU_STATE_cmp_eq00001
    SLICE_X36Y67.G1      net (fanout=15)       0.574   INST_MMU/br_data_in_and0000
    SLICE_X36Y67.X       Tif5x                 0.987   INST_MMU/MMU_STATE_cmp_eq0001
                                                       INST_MMU/MMU_STATE_cmp_eq000111
                                                       INST_MMU/MMU_STATE_cmp_eq00011_f5
    SLICE_X37Y60.F3      net (fanout=48)       1.188   INST_MMU/MMU_STATE_cmp_eq0001
    SLICE_X37Y60.X       Tilo                  0.643   INST_MMU/N9
                                                       INST_MMU/br_data_in_mux0000<0>127
    SLICE_X36Y58.BX      net (fanout=8)        0.650   INST_MMU/N9
    SLICE_X36Y58.X       Tbxx                  0.860   N2441
                                                       INST_MMU/br_data_in_mux0000<2>10_SW0_f5
    SLICE_X39Y61.G3      net (fanout=1)        0.394   N2441
    SLICE_X39Y61.CLK     Tgck                  0.727   INST_MMU/br_data_in<5>
                                                       INST_MMU/br_data_in_mux0000<2>10
                                                       INST_MMU/br_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                      8.606ns (5.196ns logic, 3.410ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (SLICE_X6Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_15 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_15 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y15.XQ       Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_15
    SLICE_X6Y14.BX       net (fanout=1)        0.343   INST_MMU/INST_DDR2_Control_VHDL/input_adress<15>
    SLICE_X6Y14.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<3>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.359ns logic, 0.343ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr (U4.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_5 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.311 - 0.285)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_5 to INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.XQ       Tcko                  0.473   INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_5
    U4.O1                net (fanout=1)        0.291   INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1<5>
    U4.OTCLK1            Tiocko      (-Th)     0.012   cntrl0_ddr2_a<5>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.461ns logic, 0.291ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (K2.O1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.316 - 0.252)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0 to INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.YQ       Tcko                  0.464   INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0
                                                       INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0
    K2.O1                net (fanout=4)        0.401   INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0
    K2.OTCLK1            Tiocko      (-Th)     0.012   cntrl0_ddr2_dqs_n<0>
                                                       INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.452ns logic, 0.401ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.947ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Logical resource: INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_tb
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR
  Location pin: SLICE_X20Y59.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR
  Location pin: SLICE_X20Y59.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.930ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12 (SLICE_X3Y80.F1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.493 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X5Y51.G3       net (fanout=4)        0.639   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X5Y51.X        Tif5x                 0.924   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X3Y80.G2       net (fanout=32)       2.562   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X3Y80.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<19>_SW0
    SLICE_X3Y80.F1       net (fanout=1)        0.704   N82
    SLICE_X3Y80.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.925ns logic, 3.905ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.493 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X5Y51.G2       net (fanout=3)        0.670   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X5Y51.X        Tif5x                 0.924   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X3Y80.G2       net (fanout=32)       2.562   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X3Y80.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<19>_SW0
    SLICE_X3Y80.F1       net (fanout=1)        0.704   N82
    SLICE_X3Y80.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (2.885ns logic, 3.936ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.493 - 0.588)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X5Y51.BX       net (fanout=3)        0.777   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X5Y51.X        Tbxx                  0.756   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X3Y80.G2       net (fanout=32)       2.562   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X3Y80.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<19>_SW0
    SLICE_X3Y80.F1       net (fanout=1)        0.704   N82
    SLICE_X3Y80.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<12>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<19>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (2.717ns logic, 4.043ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29 (SLICE_X2Y84.F4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.470 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X5Y53.G3       net (fanout=4)        0.619   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X5Y53.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<0>11
    SLICE_X2Y84.G2       net (fanout=32)       2.765   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0
    SLICE_X2Y84.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<2>_SW0
    SLICE_X2Y84.F4       net (fanout=1)        0.060   N58
    SLICE_X2Y84.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<2>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (2.788ns logic, 3.444ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.470 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3
    SLICE_X5Y53.G2       net (fanout=3)        0.419   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3
    SLICE_X5Y53.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<0>11
    SLICE_X2Y84.G2       net (fanout=32)       2.765   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0
    SLICE_X2Y84.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<2>_SW0
    SLICE_X2Y84.F4       net (fanout=1)        0.060   N58
    SLICE_X2Y84.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<2>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29
    -------------------------------------------------  ---------------------------
    Total                                      6.077ns (2.833ns logic, 3.244ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.470 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X5Y53.G4       net (fanout=3)        0.425   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X5Y53.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<0>11
    SLICE_X2Y84.G2       net (fanout=32)       2.765   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0
    SLICE_X2Y84.Y        Tilo                  0.707   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<2>_SW0
    SLICE_X2Y84.F4       net (fanout=1)        0.060   N58
    SLICE_X2Y84.CLK      Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<29>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<2>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (2.748ns logic, 3.250ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30 (SLICE_X5Y84.F3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.445 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X5Y53.G3       net (fanout=4)        0.619   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
    SLICE_X5Y53.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<0>11
    SLICE_X5Y84.G2       net (fanout=32)       2.895   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0
    SLICE_X5Y84.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<30>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<1>_SW0
    SLICE_X5Y84.F3       net (fanout=1)        0.043   N80
    SLICE_X5Y84.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<30>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<1>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (2.649ns logic, 3.557ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.445 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3
    SLICE_X5Y53.G2       net (fanout=3)        0.419   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3
    SLICE_X5Y53.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<0>11
    SLICE_X5Y84.G2       net (fanout=32)       2.895   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0
    SLICE_X5Y84.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<30>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<1>_SW0
    SLICE_X5Y84.F3       net (fanout=1)        0.043   N80
    SLICE_X5Y84.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<30>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<1>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (2.694ns logic, 3.357ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.445 - 0.593)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.XQ       Tcko                  0.591   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X5Y53.G4       net (fanout=3)        0.425   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X5Y53.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<3>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<0>11
    SLICE_X5Y84.G2       net (fanout=32)       2.895   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0
    SLICE_X5Y84.Y        Tilo                  0.648   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<30>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<1>_SW0
    SLICE_X5Y84.F3       net (fanout=1)        0.043   N80
    SLICE_X5Y84.CLK      Tfck                  0.722   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<30>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<1>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (2.609ns logic, 3.363ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (SLICE_X4Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.349 - 0.240)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4
    SLICE_X4Y52.BY       net (fanout=2)        0.376   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<4>
    SLICE_X4Y52.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.338ns logic, 0.376ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E (SLICE_X4Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_27 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.344 - 0.269)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_27 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y75.XQ       Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<27>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_27
    SLICE_X4Y74.BX       net (fanout=2)        0.384   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<27>
    SLICE_X4Y74.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<27>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.327ns logic, 0.384ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E (SLICE_X6Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_17 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.266 - 0.217)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_17 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.XQ       Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<17>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_17
    SLICE_X6Y59.BX       net (fanout=2)        0.364   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<17>
    SLICE_X6Y59.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4<17>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.359ns logic, 0.364ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<20>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_20/SR
  Location pin: SLICE_X6Y55.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<20>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_20/SR
  Location pin: SLICE_X6Y55.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<18>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_18/SR
  Location pin: SLICE_X8Y54.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|     10.213ns|            0|          229|            0|        11991|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|     10.213ns|          N/A|          229|            0|        10926|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      6.930ns|          N/A|            0|            0|         1065|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    8.811|    5.062|    3.742|    7.301|
clk_50mhz      |    8.811|    5.062|    3.742|    7.301|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    8.811|    5.062|    3.742|    7.301|
clk_50mhz      |    8.811|    5.062|    3.742|    7.301|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 232  Score: 113701  (Setup/Max: 113701, Hold: 0)

Constraints cover 11991 paths, 52 nets, and 5953 connections

Design statistics:
   Minimum period:  10.213ns{1}   (Maximum frequency:  97.914MHz)
   Maximum net delay:   2.158ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 24 17:53:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



