m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nor
vSR_latch_nand
Z0 !s110 1596770675
!i10b 1
!s100 iNP=O3aI_J`lJ=VhW8X9L1
I<ic5FmOB:>[DcjLk4QIK53
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand
w1596770538
8C:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand.v
L0 1
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1596770675.000000
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand.v|
!s101 -O0
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@s@r_latch_nand
vSR_latch_nand_tb
R0
!i10b 1
!s100 I2[b4PlH2I`TiPJ@DcoGO1
IJgUodnoRC1X^4]@B0Z_QR0
R1
R2
w1596770661
8C:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand_tb.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/latches/SR_nand/SR_nand_tb.v|
!s101 -O0
!i113 1
R5
n@s@r_latch_nand_tb
