[ START MERGED ]
mico_cpu_inst/counter_2__N_178 counter_2_adj_3985
mico_cpu_inst/sramASRAM_DAT_O_31__I_0/core_inst/w_clk_cpu_enable_184 mico_cpu_inst/sramASRAM_DAT_O_31__I_0/core_inst/state_1
mico_cpu_inst/sramASRAM_DAT_O_31__I_0/core_inst/n5 mico_cpu_inst/sramASRAM_DAT_O_31__I_0/core_inst/state_0
reset_n_N_45 w_locked
r_3__I_0/led_idx_1 r_3__I_0/w_pixel_count_6
mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_cores/jtag_lm32_inst/DATA_BIT0/CLK_N_3046 jtaghub16_jtck
mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_cores/jtag_lm32_inst/DATA_BIT0/RESET_N_N_3048 jtaghub16_jrstn
mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_cores/jtag_lm32_inst/JSHIFT_N_3042 jtaghub16_jshift
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_stall_request_x mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/cycles_5__N_2495
mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_update_N_2932 mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_update
xo2chub/cdn.CN jtaghub16_jtck
xo2chub/jrstn_i jtaghub16_jrstn
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/add_sub_inv mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder_op_x_n
[ END MERGED ]
[ START CLIPPED ]
xo2chub/GND
VCC_net
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/scuba_vlo
xo2chub/VCC
xo2chub/bit_count_cry_0_COUT[3]
xo2chub/rom_rd_addr_cry_0_S0[0]
xo2chub/N_2
xo2chub/rom_rd_addr_s_0_S1[7]
xo2chub/rom_rd_addr_s_0_COUT[7]
xo2chub/jtdo2_int_prm_16_0_0_S1
xo2chub/jtdo2_int_prm_16_0_0_S0
xo2chub/N_3
xo2chub/er2_tdo[14]
xo2chub/er2_tdo[15]
xo2chub/jtdo2_int_prm_15_0_0_S1
xo2chub/jtdo2_int_prm_15_0_0_S0
xo2chub/er2_tdo[12]
xo2chub/er2_tdo[13]
xo2chub/jtdo2_int_prm_13_0_0_S1
xo2chub/jtdo2_int_prm_13_0_0_S0
xo2chub/er2_tdo[10]
xo2chub/er2_tdo[11]
xo2chub/jtdo2_int_prm_11_0_0_S1
xo2chub/jtdo2_int_prm_11_0_0_S0
xo2chub/er2_tdo[8]
xo2chub/er2_tdo[9]
xo2chub/jtdo2_int_prm_9_0_0_S1
xo2chub/jtdo2_int_prm_9_0_0_S0
xo2chub/er2_tdo[6]
xo2chub/er2_tdo[7]
xo2chub/jtdo2_int_prm_7_0_0_S1
xo2chub/jtdo2_int_prm_7_0_0_S0
xo2chub/er2_tdo[4]
xo2chub/er2_tdo[5]
xo2chub/jtdo2_int_prm_5_0_0_S1
xo2chub/jtdo2_int_prm_5_0_0_S0
xo2chub/er2_tdo[2]
xo2chub/er2_tdo[3]
xo2chub/jtdo2_int_prm_3_0_0_S1
xo2chub/jtdo2_int_prm_3_0_0_S0
xo2chub/er2_tdo[1]
xo2chub/jtdo2_int_prm_1_0_0_S0
xo2chub/jtdo2_int_prm_1_0_0_COUT
xo2chub/ip_enable[15]
xo2chub/genblk7.un1_jtagf_u_1
xo2chub/genblk7.un1_jtagf_u
xo2chub/tdoa
xo2chub/tdia
xo2chub/tmsa
xo2chub/tcka
xo2chub/cdn
xo2chub/bit_count_cry_0_S0[0]
xo2chub/N_1
n228810/DO2
n228810/DO3
n228810/DO1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/scuba_vhi
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/addsub_0/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/precin_inst102/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/precin_inst102/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/addsubd/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/co16d
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/addsubd/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/adder/addsub/pmi_addsubMachXO2off3232/co16
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_3_1/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_3_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_3_1/CI
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_2_31/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_2_31/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_3_31/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_2_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/instruction_unit/add_18875_rep_2_1/CI
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/p_30__I_0_add_2_33/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/cycles_19669_add_4_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/cycles_19669_add_4_1/CI
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/cycles_19669_add_4_7/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/cycles_19669_add_4_7/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/p_30__I_0_add_2_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/mc_arithmetic/p_30__I_0_add_2_1/CI
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_6_4/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_5_6/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_7_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_7_2/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_8_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_8_15/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_2/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_2/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_4/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_4/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_6/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_6/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_8/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_8/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_9_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_10/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_10/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_12/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_12/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_14/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_14/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_16/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_16/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_18/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_18/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_20/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_20/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_22/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_22/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_24/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_24/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_26/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_26/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_28/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_28/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_30/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_30/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_0_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_16/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_1_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_9_11/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_1_14/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_10_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_2_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_10_7/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_11_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_2_12/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_11_3/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_3_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_3_10/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_t_mult_32u_32u_0_14_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_9/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_9/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_12_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_4_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_5_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_13/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_15/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_4_8/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_2_14/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_4_13/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_6_12/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_8_11/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_6_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_10_10/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_12_9/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_14_8/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_16_7/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_13_1/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_18_6/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_20_5/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_22_4/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_24_3/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_26_2/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_13_5/COUT
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_28_1/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_30_0/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_0/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_cin_lr_add_0/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_0/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_0/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_0/CI
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_25/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_25/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_19/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_19/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_27/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_27/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_29/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_29/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/pc_d_31__I_0_2/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/pc_d_31__I_0_2/CI
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_21/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_21/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_31/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_31/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_23/S1
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_23/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_32/S0
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_0_x_31__I_0_32/CO
mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/pc_d_31__I_0_30/CO
n230080/DO2
n230080/DO3
n230080/DO1
r_3__I_0/u_hvsync/pixel_count_19667_19668_add_4_1/S0
r_3__I_0/u_hvsync/pixel_count_19667_19668_add_4_1/CI
r_3__I_0/u_hvsync/pixel_count_19667_19668_add_4_11/CO
r_3__I_0/u_hvsync/add_15_1/S0
r_3__I_0/u_hvsync/add_15_1/CI
r_3__I_0/u_hvsync/add_15_13/S1
r_3__I_0/u_hvsync/add_15_13/CO
n230110/DO2
n230110/DO3
n230110/DO1
n228780/DO2
n228780/DO3
n228780/DO1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.10.1.112 -- WARNING: Map write only section -- Thu Nov 30 05:38:48 2017

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "sram_data[1]" SITE "82" ;
LOCATE COMP "sram_data[0]" SITE "81" ;
LOCATE COMP "sram_data[2]" SITE "83" ;
LOCATE COMP "sram_data[3]" SITE "84" ;
LOCATE COMP "sram_data[4]" SITE "98" ;
LOCATE COMP "sram_data[5]" SITE "99" ;
LOCATE COMP "sram_data[6]" SITE "100" ;
LOCATE COMP "sram_data[7]" SITE "103" ;
LOCATE COMP "sram_adr[16]" SITE "105" ;
LOCATE COMP "sram_adr[17]" SITE "104" ;
LOCATE COMP "sram_adr[18]" SITE "69" ;
LOCATE COMP "CLK50MHZ" SITE "49" ;
LOCATE COMP "b[0]" SITE "26" ;
LOCATE COMP "sram_csn" SITE "73" ;
LOCATE COMP "b[1]" SITE "25" ;
LOCATE COMP "sram_oen" SITE "107" ;
LOCATE COMP "b[2]" SITE "24" ;
LOCATE COMP "sram_wen" SITE "85" ;
LOCATE COMP "b[3]" SITE "23" ;
LOCATE COMP "sram_adr[0]" SITE "78" ;
LOCATE COMP "g[0]" SITE "22" ;
LOCATE COMP "sram_adr[1]" SITE "77" ;
LOCATE COMP "g[1]" SITE "21" ;
LOCATE COMP "sram_adr[2]" SITE "76" ;
LOCATE COMP "g[2]" SITE "20" ;
LOCATE COMP "sram_adr[3]" SITE "75" ;
LOCATE COMP "g[3]" SITE "19" ;
LOCATE COMP "sram_adr[4]" SITE "74" ;
LOCATE COMP "r[0]" SITE "17" ;
LOCATE COMP "sram_adr[5]" SITE "86" ;
LOCATE COMP "r[1]" SITE "15" ;
LOCATE COMP "sram_adr[6]" SITE "87" ;
LOCATE COMP "r[2]" SITE "14" ;
LOCATE COMP "r[3]" SITE "13" ;
LOCATE COMP "sram_adr[7]" SITE "89" ;
LOCATE COMP "sram_adr[8]" SITE "91" ;
LOCATE COMP "sram_adr[9]" SITE "92" ;
LOCATE COMP "sram_adr[10]" SITE "93" ;
LOCATE COMP "sram_adr[11]" SITE "94" ;
LOCATE COMP "sram_adr[12]" SITE "95" ;
LOCATE COMP "vsync" SITE "28" ;
LOCATE COMP "hsync" SITE "27" ;
LOCATE COMP "sram_adr[13]" SITE "96" ;
LOCATE COMP "sram_adr[14]" SITE "97" ;
LOCATE COMP "sram_adr[15]" SITE "106" ;
FREQUENCY NET "w_clk_cpu" 100.000000 MHz ;
FREQUENCY NET "CLK50MHZ_c" 50.000000 MHz ;
FREQUENCY NET "w_clk_video" 75.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
