#
# created by First Encounter v06.20-p006_1 on Fri Feb  1 10:12:59
#
VERSION 5.6 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN b02 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 20.140 ;
    DESIGN FE_CORE_BOX_UR_X REAL 27.415 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 20.020 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 24.220 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 94830 88440 ) ;

ROW CORE_ROW_0 Free_OMC_Si2_PDK45nm 40280 40040 FS DO 38 BY 1 STEP 380 0 ;
ROW CORE_ROW_1 Free_OMC_Si2_PDK45nm 40280 42840 N DO 38 BY 1 STEP 380 0 ;
ROW CORE_ROW_2 Free_OMC_Si2_PDK45nm 40280 45640 FS DO 38 BY 1 STEP 380 0 ;

TRACKS X 190 DO 250 STEP 380 LAYER M3 ;
TRACKS Y 140 DO 316 STEP 280 LAYER M3 ;
TRACKS Y 140 DO 316 STEP 280 LAYER M2 ;
TRACKS X 190 DO 250 STEP 380 LAYER M2 ;
TRACKS X 190 DO 250 STEP 380 LAYER M1 ;
TRACKS Y 140 DO 316 STEP 280 LAYER M1 ;

GCELLGRID X 91390 DO 2 STEP 3440 ;
GCELLGRID X 190 DO 25 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 86940 DO 2 STEP 1500 ;
GCELLGRID Y 140 DO 32 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 31 ;
- U29 INV_X1 + PLACED ( 53200 45640 ) FS
 ;
- U30 INV_X1 + PLACED ( 53200 40040 ) FS
 ;
- U31 INV_X1 + PLACED ( 53200 42840 ) N
 ;
- U32 NOR2_X1 + PLACED ( 41420 42840 ) N
 ;
- U33 NOR2_X1 + PLACED ( 40280 42840 ) FN
 ;
- U34 INV_X1 + PLACED ( 40660 45640 ) S
 ;
- U35 NOR2_X1 + PLACED ( 41800 45640 ) FS
 ;
- U36 NOR2_X1 + PLACED ( 42560 42840 ) FN
 ;
- U37 NOR2_X1 + PLACED ( 42940 45640 ) FS
 ;
- U38 NOR2_X1 + PLACED ( 44080 45640 ) FS
 ;
- U39 INV_X1 + PLACED ( 51300 40040 ) FS
 ;
- U40 NOR2_X1 + PLACED ( 49020 40040 ) FS
 ;
- U41 NOR2_X1 + PLACED ( 45600 40040 ) S
 ;
- U42 NOR2_X1 + PLACED ( 43700 42840 ) FN
 ;
- U43 XOR2_X1 + PLACED ( 44840 42840 ) FN
 ;
- U44 NOR2_X1 + PLACED ( 47120 40040 ) FS
 ;
- U45 NOR2_X1 + PLACED ( 47500 42840 ) FN
 ;
- U46 INV_X1 + PLACED ( 51680 42840 ) N
 ;
- U47 NOR2_X1 + PLACED ( 50540 42840 ) N
 ;
- U48 NOR2_X1 + PLACED ( 49400 42840 ) N
 ;
- U49 INV_X1 + PLACED ( 48640 42840 ) N
 ;
- U50 NOR2_X1 + PLACED ( 44460 40040 ) FS
 ;
- U51 NOR2_X1 + PLACED ( 40660 40040 ) S
 ;
- U52 INV_X1 + PLACED ( 42180 40040 ) S
 ;
- U53 INV_X1 + PLACED ( 45980 45640 ) S
 ;
- U54 NOR2_X1 + PLACED ( 42940 40040 ) S
 ;
- U55 INV_X1 + PLACED ( 45220 45640 ) S
 ;
- U56 NOR2_X1 + PLACED ( 50920 45640 ) FS
 ;
- U57 INV_X1 + PLACED ( 48260 45640 ) FS
 ;
- U58 NOR2_X1 + PLACED ( 46740 45640 ) FS
 ;
- U59 INV_X1 + PLACED ( 49400 45640 ) FS
 ;
END COMPONENTS

PINS 8 ;
- linea + NET linea + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 45030 0 ) N ;
- stato_reg_2_ + NET stato_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 46930 88440 ) S ;
- stato_reg_1_ + NET stato_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 46170 88440 ) S ;
- stato_reg_0_ + NET stato_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 44270 88440 ) S ;
- u31 + NET u31 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 94830 42140 ) W ;
- u33 + NET u33 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 51870 0 ) N ;
- u38 + NET u38 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 94830 43540 ) W ;
- u32 + NET u32 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 94830 44100 ) W ;
END PINS

SPECIALNETS 2 ;
- GND
  + USE GROUND
 ;
- VCC
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
