# Reading pref.tcl
# do PROJETO_MIC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:12 on Jan 09,2023
# vcom -reportprogress 300 -93 -work work C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PROJETO_MIC
# -- Compiling architecture comportamental of PROJETO_MIC
# End time: 19:59:12 on Jan 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:13 on Jan 09,2023
# vcom -reportprogress 300 -93 -work work C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MIC_Banck_Registers
# -- Compiling architecture behavioral of MIC_Banck_Registers
# End time: 19:59:13 on Jan 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:13 on Jan 09,2023
# vcom -reportprogress 300 -93 -work work C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_projeto_mic
# -- Compiling architecture tbench of tb_projeto_mic
# End time: 19:59:13 on Jan 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  PROJETO_MIC
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" PROJETO_MIC 
# Start time: 19:59:13 on Jan 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.projeto_mic(comportamental)
# Loading work.mic_banck_registers(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projeto_mic/Registers
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /projeto_mic/Registers
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /projeto_mic/Registers
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /projeto_mic/Registers
# End time: 20:00:20 on Jan 09,2023, Elapsed time: 0:01:07
# Errors: 0, Warnings: 4
