==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s75-fgga676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s75fgga676-1 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.762 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_files/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.66 seconds; current allocated memory: 258.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P10_-_HLS/Matrix_Multiplication/Smaller_Clk_Period/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< Col> at HLS_files/matrixmul.cpp:56:12 
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (HLS_files/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Product' (HLS_files/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 2 (HLS_files/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.99 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.14 seconds; current allocated memory: 261.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 261.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.512 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'Row'(HLS_files/matrixmul.cpp:54:9) and 'Col'(HLS_files/matrixmul.cpp:56:12) in function 'matrixmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Row' (HLS_files/matrixmul.cpp:54:9) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 283.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_Col'.
WARNING: [HLS 200-880] The II Violation in module 'matrixmul' (loop 'Row_Col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 2 bit ('add_ln56', HLS_files/matrixmul.cpp:56) and 'icmp' operation 1 bit ('icmp_ln56', HLS_files/matrixmul.cpp:56).
WARNING: [HLS 200-880] The II Violation in module 'matrixmul' (loop 'Row_Col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation 2 bit ('add_ln56', HLS_files/matrixmul.cpp:56) and 'icmp' operation 1 bit ('icmp_ln56', HLS_files/matrixmul.cpp:56).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'Row_Col'
WARNING: [HLS 200-871] Estimated clock period (3.308 ns) exceeds the target (target clock period: 3.000 ns, clock uncertainty: 0.810 ns, effective delay budget: 2.190 ns).
WARNING: [HLS 200-1016] The critical path in module 'matrixmul' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [14]  (1.581 ns)
	'load' operation 3 bit ('indvar_flatten_load', HLS_files/matrixmul.cpp:54) on local variable 'indvar_flatten' [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln54', HLS_files/matrixmul.cpp:54) [20]  (1.727 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 283.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 283.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul' pipeline 'Row_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 283.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 288.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 302.34 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.92 seconds. CPU system time: 0.89 seconds. Elapsed time: 8.52 seconds; current allocated memory: 31.387 MB.
