library ieee;
use ieee.std_logic_1164.all;
entity output_buffer is			
	port(
			phy_clk, reset: 	in std_logic;
			ctrl:					in std_logic;
			data_in:				in std_logic_vector (7 downto 0);
			ctrl_block:			in std_logic_vector (24 downto 0);
			data_out:			out std_logic_vector (3 downto 0);
end output_buffer;

architecture buffered of output_buffer is
	
begin
	
end buffered;