Simulator report for sifo3
Fri Oct 10 13:20:58 2025
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ALTSYNCRAM
  6. |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 us       ;
; Simulation Netlist Size     ; 232 nodes    ;
; Simulation Coverage         ;      52.12 % ;
; Total Number of Transitions ; 2405         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------+
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------+
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      52.12 % ;
; Total nodes checked                                 ; 232          ;
; Total output ports checked                          ; 236          ;
; Total output ports with complete 1/0-value coverage ; 123          ;
; Total output ports with no 1/0-value coverage       ; 43           ;
; Total output ports with no 1-value coverage         ; 94           ;
; Total output ports with no 0-value coverage         ; 62           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                           ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |sifo33|Data[4]                                                                                                         ; |sifo33|Data[4]                                                                                                            ; pin_out          ;
; |sifo33|Data[3]                                                                                                         ; |sifo33|Data[3]                                                                                                            ; pin_out          ;
; |sifo33|Data[2]                                                                                                         ; |sifo33|Data[2]                                                                                                            ; pin_out          ;
; |sifo33|Data[1]                                                                                                         ; |sifo33|Data[1]                                                                                                            ; pin_out          ;
; |sifo33|Data[0]                                                                                                         ; |sifo33|Data[0]                                                                                                            ; pin_out          ;
; |sifo33|gdfx_temp0[4]                                                                                                   ; |sifo33|gdfx_temp0[4]                                                                                                      ; out0             ;
; |sifo33|gdfx_temp0[3]                                                                                                   ; |sifo33|gdfx_temp0[3]                                                                                                      ; out0             ;
; |sifo33|gdfx_temp0[2]                                                                                                   ; |sifo33|gdfx_temp0[2]                                                                                                      ; out0             ;
; |sifo33|gdfx_temp0[1]                                                                                                   ; |sifo33|gdfx_temp0[1]                                                                                                      ; out0             ;
; |sifo33|gdfx_temp0[0]                                                                                                   ; |sifo33|gdfx_temp0[0]                                                                                                      ; out0             ;
; |sifo33|inst14                                                                                                          ; |sifo33|inst14                                                                                                             ; out0             ;
; |sifo33|rom_ram                                                                                                         ; |sifo33|rom_ram                                                                                                            ; out              ;
; |sifo33|read                                                                                                            ; |sifo33|read                                                                                                               ; out              ;
; |sifo33|inst15                                                                                                          ; |sifo33|inst15                                                                                                             ; out0             ;
; |sifo33|write                                                                                                           ; |sifo33|write                                                                                                              ; out              ;
; |sifo33|inst11                                                                                                          ; |sifo33|inst11                                                                                                             ; out0             ;
; |sifo33|inclock                                                                                                         ; |sifo33|inclock                                                                                                            ; out              ;
; |sifo33|inst17                                                                                                          ; |sifo33|inst17                                                                                                             ; out0             ;
; |sifo33|outclock                                                                                                        ; |sifo33|outclock                                                                                                           ; out              ;
; |sifo33|address[3]                                                                                                      ; |sifo33|address[3]                                                                                                         ; out              ;
; |sifo33|address[2]                                                                                                      ; |sifo33|address[2]                                                                                                         ; out              ;
; |sifo33|address[1]                                                                                                      ; |sifo33|address[1]                                                                                                         ; out              ;
; |sifo33|address[0]                                                                                                      ; |sifo33|address[0]                                                                                                         ; out              ;
; |sifo33|inst13                                                                                                          ; |sifo33|inst13                                                                                                             ; out0             ;
; |sifo33|inst10                                                                                                          ; |sifo33|inst10                                                                                                             ; out0             ;
; |sifo33|inst16                                                                                                          ; |sifo33|inst16                                                                                                             ; out0             ;
; |sifo33|lpm_rom:inst|otri[4]                                                                                            ; |sifo33|lpm_rom:inst|otri[4]                                                                                               ; out              ;
; |sifo33|lpm_rom:inst|otri[3]                                                                                            ; |sifo33|lpm_rom:inst|otri[3]                                                                                               ; out              ;
; |sifo33|lpm_rom:inst|otri[2]                                                                                            ; |sifo33|lpm_rom:inst|otri[2]                                                                                               ; out              ;
; |sifo33|lpm_rom:inst|otri[1]                                                                                            ; |sifo33|lpm_rom:inst|otri[1]                                                                                               ; out              ;
; |sifo33|lpm_rom:inst|otri[0]                                                                                            ; |sifo33|lpm_rom:inst|otri[0]                                                                                               ; out              ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0                        ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0]                                 ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a1                        ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[1]                                 ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a2                        ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[2]                                 ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a3                        ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[3]                                 ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a4                        ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[4]                                 ; portadataout0    ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[4]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[3]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[2]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[1]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                                         ; out              ;
; |sifo33|Block1:inst9|dout[4]                                                                                            ; |sifo33|Block1:inst9|dout[4]                                                                                               ; out0             ;
; |sifo33|Block1:inst9|dout[3]                                                                                            ; |sifo33|Block1:inst9|dout[3]                                                                                               ; out0             ;
; |sifo33|Block1:inst9|dout[2]                                                                                            ; |sifo33|Block1:inst9|dout[2]                                                                                               ; out0             ;
; |sifo33|Block1:inst9|dout[1]                                                                                            ; |sifo33|Block1:inst9|dout[1]                                                                                               ; out0             ;
; |sifo33|Block1:inst9|dout[0]                                                                                            ; |sifo33|Block1:inst9|dout[0]                                                                                               ; out0             ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[0]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[4]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[4]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[4]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[2]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[3]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[3]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0   ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0      ; sumout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0   ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1   ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1      ; sumout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1   ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita2   ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita2      ; sumout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_reg_bit1a[2] ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2]               ; regout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_reg_bit1a[1] ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[1]               ; regout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_reg_bit1a[0] ; |sifo33|Block1:inst9|lpm_counter1:inst45|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[0]               ; regout           ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[1]                                                         ; regout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0   ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0      ; sumout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0   ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1   ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1      ; sumout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1   ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita2   ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_comb_bita2      ; sumout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_reg_bit1a[2] ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[2]               ; regout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_reg_bit1a[1] ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[1]               ; regout           ;
; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|counter_reg_bit1a[0] ; |sifo33|Block1:inst9|lpm_counter1:inst44|lpm_counter:lpm_counter_component|cntr_5ai:auto_generated|safe_q[0]               ; regout           ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]             ; out0             ;
; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]          ; |sifo33|Block1:inst9|lpm_decode5:inst5|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]             ; out0             ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[4]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[3]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[2]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]                                                         ; out              ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0                  ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[0]                           ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a1                  ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[1]                           ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a2                  ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[2]                           ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a4                  ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[4]                           ; portadataout0    ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[4]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[2]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[1]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]                                                         ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[4]                                                       ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[4]                                                          ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]                                                       ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[3]                                                          ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]                                                       ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[2]                                                          ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]                                                       ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[1]                                                          ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]                                                       ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[0]                                                          ; out              ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |sifo33|Data[7]                                                                                        ; |sifo33|Data[7]                                                                                  ; pin_out          ;
; |sifo33|Data[6]                                                                                        ; |sifo33|Data[6]                                                                                  ; pin_out          ;
; |sifo33|Data[5]                                                                                        ; |sifo33|Data[5]                                                                                  ; pin_out          ;
; |sifo33|gdfx_temp0[7]                                                                                  ; |sifo33|gdfx_temp0[7]                                                                            ; out0             ;
; |sifo33|gdfx_temp0[6]                                                                                  ; |sifo33|gdfx_temp0[6]                                                                            ; out0             ;
; |sifo33|gdfx_temp0[5]                                                                                  ; |sifo33|gdfx_temp0[5]                                                                            ; out0             ;
; |sifo33|address[7]                                                                                     ; |sifo33|address[7]                                                                               ; out              ;
; |sifo33|address[6]                                                                                     ; |sifo33|address[6]                                                                               ; out              ;
; |sifo33|address[5]                                                                                     ; |sifo33|address[5]                                                                               ; out              ;
; |sifo33|address[4]                                                                                     ; |sifo33|address[4]                                                                               ; out              ;
; |sifo33|lpm_rom:inst|otri[7]                                                                           ; |sifo33|lpm_rom:inst|otri[7]                                                                     ; out              ;
; |sifo33|lpm_rom:inst|otri[6]                                                                           ; |sifo33|lpm_rom:inst|otri[6]                                                                     ; out              ;
; |sifo33|lpm_rom:inst|otri[5]                                                                           ; |sifo33|lpm_rom:inst|otri[5]                                                                     ; out              ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a5       ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[5]       ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a6       ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[6]       ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a7       ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[7]       ; portadataout0    ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[7]                                     ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[6]                                     ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |sifo33|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |sifo33|Block1:inst9|dout[7]                                                                           ; |sifo33|Block1:inst9|dout[7]                                                                     ; out0             ;
; |sifo33|Block1:inst9|dout[6]                                                                           ; |sifo33|Block1:inst9|dout[6]                                                                     ; out0             ;
; |sifo33|Block1:inst9|dout[5]                                                                           ; |sifo33|Block1:inst9|dout[5]                                                                     ; out0             ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[1]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[1]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[7]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[7]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[6]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[6]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[5]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[5]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[3]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[7]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[7]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[6]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[6]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[5]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[5]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[3]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[0]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst32|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[7]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[7]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[6]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[6]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[5]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[5]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[3]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[7]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[7]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[6]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[6]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[5]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[5]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[4]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[1]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[7]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[7]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[6]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[6]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[5]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[5]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[4]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[3]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[0]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[7]                                     ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[6]                                     ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |sifo33|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a3 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a5 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[5] ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a6 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[6] ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a7 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] ; portadataout0    ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]                                     ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]                               ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]                                     ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]                               ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]                                     ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[5]                               ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                                     ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[3]                               ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[7]                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[7]                                ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[6]                                ; out              ;
; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]                                      ; |sifo33|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|din[5]                                ; out              ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |sifo33|address[7]                                                                                     ; |sifo33|address[7]                                                                               ; out              ;
; |sifo33|address[6]                                                                                     ; |sifo33|address[6]                                                                               ; out              ;
; |sifo33|address[5]                                                                                     ; |sifo33|address[5]                                                                               ; out              ;
; |sifo33|address[4]                                                                                     ; |sifo33|address[4]                                                                               ; out              ;
; |sifo33|lpm_rom:inst|otri[7]                                                                           ; |sifo33|lpm_rom:inst|otri[7]                                                                     ; out              ;
; |sifo33|lpm_rom:inst|otri[6]                                                                           ; |sifo33|lpm_rom:inst|otri[6]                                                                     ; out              ;
; |sifo33|lpm_rom:inst|otri[5]                                                                           ; |sifo33|lpm_rom:inst|otri[5]                                                                     ; out              ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a5       ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[5]       ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a6       ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[6]       ; portadataout0    ;
; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a7       ; |sifo33|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[7]       ; portadataout0    ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[1]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[1]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[4]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[2]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[2]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[1]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[1]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf1|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[2]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf2|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[2]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[2]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[1]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[1]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf3|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[1]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf4|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[0]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst34|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[7]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[7]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[5]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[5]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[4]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[4]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[3]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[3]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[2]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[2]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[0]                                     ; |sifo33|Block1:inst9|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[0]                               ; regout           ;
; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[2]                        ; |sifo33|Block1:inst9|lpm_bustri0:inst35|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a3 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[3] ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a5 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[5] ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a6 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[6] ; portadataout0    ;
; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a7 ; |sifo33|lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|q_a[7] ; portadataout0    ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 10 13:20:58 2025
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sifo3 -c sifo3
Warning: Tcl Script File ../lab2/lpm_mux0.qip not found
    Info: set_global_assignment -name QIP_FILE ../lab2/lpm_mux0.qip
Warning: Tcl Script File ../lab2/lpm_mux4.qip not found
    Info: set_global_assignment -name QIP_FILE ../lab2/lpm_mux4.qip
Warning: Tcl Script File ../lab2/lpm_decode2.qip not found
    Info: set_global_assignment -name QIP_FILE ../lab2/lpm_decode2.qip
Warning: Tcl Script File ../lab2/lpm_decode3.qip not found
    Info: set_global_assignment -name QIP_FILE ../lab2/lpm_decode3.qip
Warning: Tcl Script File ../lab2/lpm_counter1.qip not found
    Info: set_global_assignment -name QIP_FILE ../lab2/lpm_counter1.qip
Warning: Tcl Script File ../lab2/lpm_counter2.qip not found
    Info: set_global_assignment -name QIP_FILE ../lab2/lpm_counter2.qip
Info: Using vector source file "C:/Users/atyme/OneDrive//GitHub/BSUIR-labs/5 term//lab3/sifo3.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of sifo3.vwf called sifo3.sim_ori.vwf has been created in the db folder
Warning: Can't find signal in vector source file for input pin "|sifo33|address[7]"
Warning: Can't find signal in vector source file for input pin "|sifo33|address[6]"
Warning: Can't find signal in vector source file for input pin "|sifo33|address[5]"
Warning: Can't find signal in vector source file for input pin "|sifo33|address[4]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      52.12 %
Info: Number of transitions in simulation is 2405
Info: Vector file sifo3.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Fri Oct 10 13:20:58 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


