****************************************
Report : timing
	-path full
	-delay min
	-max_paths 1
Design : fifo16x8
Version: U-2003.03-SP1
Date   : Sun Apr  5 12:02:38 2009
****************************************


  Startpoint: rst (input port clocked by CLK)
  Endpoint: p_rd_reg[2]
               (removal check against rising-edge clock CLK)
  Path Group: **async_default**
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.01       0.01 f
  U39/O (BUF3)                             0.10       0.11 f
  U85/O (INV4)                             0.06       0.17 r
  U60/O (BUF3)                             0.11       0.28 r
  p_rd_reg[2]/RB (DFFRBP)                  0.00       0.28 r
  data arrival time                                   0.28

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  p_rd_reg[2]/CK (DFFRBP)                             0.10 r
  library removal time                     0.11       0.21
  data required time                                  0.21
  ---------------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.28
  ---------------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: rd_n (input port clocked by CLK)
  Endpoint: do_reg[6] (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_n (in)                                0.02       0.02 r
  U86/O (INV3)                             0.04       0.05 f
  U21/O (MUX2)                             0.15       0.21 f
  do_reg[6]/D (DFFRBT)                     0.00       0.21 f
  data arrival time                                   0.21

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  do_reg[6]/CK (DFFRBT)                               0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  ---------------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.21
  ---------------------------------------------------------------
  slack (MET)                                         0.12


1
