


## Day 4: Gate Level Simulation (GLS) and Synthesis-Simulation mismatch

lab1: ternary_operator_mux.v 

Simulation Result
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/c7a54d5c-aa9f-4dd2-8c80-409a605d6f8e)


Synthesis Result: 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/1e82486a-d557-423a-970b-b982b899bca9)

GLS Simulation Result : 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/09045fac-d818-4747-9c8b-3e98c62da959)





lab2 : bad_mux.v 
RTL Simulation : 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/5bb03538-1f00-4788-ab00-91204bc6d619)


Synthesis Result: 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/9012430f-3970-4bc6-a3fb-113c7a478b46)


GLS Result: 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/8e2412a1-c03c-420e-ba27-d108daceca47)



lab: blocking_caveat.v 

RTL Simulation: 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/4df0c4df-233c-450d-9a27-1c13a9138b84)


Synthesis Result: 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/941144b9-ab81-438a-8377-b77dcdb9c9b8)


GLS Result: 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/64972f06-694a-4305-8a2f-88168870325e)

