<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: UDMA CPPI Protocol Specific Info</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__ENET__UDMA__CPPI__PSI.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UDMA CPPI Protocol Specific Info<div class="ingroups"><a class="el" href="group__DRV__ENET__MODULE.html">APIs for Enet LLD</a> &raquo; <a class="el" href="group__ENET__DMA__API.html">Enet Data Path (DMA)</a> &raquo; <a class="el" href="group__ENET__UDMA__API.html">Enet UDMA module APIs</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEnetUdma__RxProtoInfo.html">EnetUdma_RxProtoInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enet UDMA RX Protocol Info structure.  <a href="structEnetUdma__RxProtoInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEnetUdma__TxProtoInfo.html">EnetUdma_TxProtoInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enet UDMA TX Protocol Info structure.  <a href="structEnetUdma__TxProtoInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab49ea2ede0ddc9db93704035e82766d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab49ea2ede0ddc9db93704035e82766d5">ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gab49ea2ede0ddc9db93704035e82766d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - Flow Id bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab49ea2ede0ddc9db93704035e82766d5">More...</a><br /></td></tr>
<tr class="separator:gab49ea2ede0ddc9db93704035e82766d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1609196195a2dafc28c70d9b3aa171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga4b1609196195a2dafc28c70d9b3aa171">ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab49ea2ede0ddc9db93704035e82766d5">ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_SHIFT</a>)</td></tr>
<tr class="memdesc:ga4b1609196195a2dafc28c70d9b3aa171"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - Flow ID bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga4b1609196195a2dafc28c70d9b3aa171">More...</a><br /></td></tr>
<tr class="separator:ga4b1609196195a2dafc28c70d9b3aa171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65249abf1c766273de3752bb860e8b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga65249abf1c766273de3752bb860e8b6b">ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_SHIFT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memdesc:ga65249abf1c766273de3752bb860e8b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - CRC Type bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga65249abf1c766273de3752bb860e8b6b">More...</a><br /></td></tr>
<tr class="separator:ga65249abf1c766273de3752bb860e8b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc172b41a9bdc2518ce4302e8e7843ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gadc172b41a9bdc2518ce4302e8e7843ae">ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga65249abf1c766273de3752bb860e8b6b">ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_SHIFT</a>)</td></tr>
<tr class="memdesc:gadc172b41a9bdc2518ce4302e8e7843ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - CRC Type bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gadc172b41a9bdc2518ce4302e8e7843ae">More...</a><br /></td></tr>
<tr class="separator:gadc172b41a9bdc2518ce4302e8e7843ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c40b331a1239902ee3a8ae9b9aeb9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga80c40b331a1239902ee3a8ae9b9aeb9e">ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_SHIFT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memdesc:ga80c40b331a1239902ee3a8ae9b9aeb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - Pass CRC bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga80c40b331a1239902ee3a8ae9b9aeb9e">More...</a><br /></td></tr>
<tr class="separator:ga80c40b331a1239902ee3a8ae9b9aeb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e354e085f92ac709edd60e6b67b5532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga6e354e085f92ac709edd60e6b67b5532">ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga80c40b331a1239902ee3a8ae9b9aeb9e">ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_SHIFT</a>)</td></tr>
<tr class="memdesc:ga6e354e085f92ac709edd60e6b67b5532"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - Pass CRC bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga6e354e085f92ac709edd60e6b67b5532">More...</a><br /></td></tr>
<tr class="separator:ga6e354e085f92ac709edd60e6b67b5532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d1f4f51ed5a3d61b279b7c9b0341ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga71d1f4f51ed5a3d61b279b7c9b0341ee">ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_SHIFT</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memdesc:ga71d1f4f51ed5a3d61b279b7c9b0341ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - Packet Type bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga71d1f4f51ed5a3d61b279b7c9b0341ee">More...</a><br /></td></tr>
<tr class="separator:ga71d1f4f51ed5a3d61b279b7c9b0341ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33994815b79bcf89e4c92bb74a8600ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga33994815b79bcf89e4c92bb74a8600ea">ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1FU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga71d1f4f51ed5a3d61b279b7c9b0341ee">ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_SHIFT</a>)</td></tr>
<tr class="memdesc:ga33994815b79bcf89e4c92bb74a8600ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 0 - Packet Type bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga33994815b79bcf89e4c92bb74a8600ea">More...</a><br /></td></tr>
<tr class="separator:ga33994815b79bcf89e4c92bb74a8600ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b3169c4b00d4d4f7a149a81a5ac1561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga8b3169c4b00d4d4f7a149a81a5ac1561">ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga8b3169c4b00d4d4f7a149a81a5ac1561"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 1 - Packet Length bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga8b3169c4b00d4d4f7a149a81a5ac1561">More...</a><br /></td></tr>
<tr class="separator:ga8b3169c4b00d4d4f7a149a81a5ac1561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6521a3a37da7e3a9d70f16ebca602626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga6521a3a37da7e3a9d70f16ebca602626">ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x3FFF) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga8b3169c4b00d4d4f7a149a81a5ac1561">ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_SHIFT</a>)</td></tr>
<tr class="memdesc:ga6521a3a37da7e3a9d70f16ebca602626"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 1 - Packet Length bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga6521a3a37da7e3a9d70f16ebca602626">More...</a><br /></td></tr>
<tr class="separator:ga6521a3a37da7e3a9d70f16ebca602626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad395eaf6b2f3532319c420295c4f12f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad395eaf6b2f3532319c420295c4f12f1">ENETUDMA_CPPI_TXINFO_WORD3_SRCID_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:gad395eaf6b2f3532319c420295c4f12f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 3 - Source Id bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gad395eaf6b2f3532319c420295c4f12f1">More...</a><br /></td></tr>
<tr class="separator:gad395eaf6b2f3532319c420295c4f12f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7406ef4b40fc0ccc3724a6f58bf34ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad7406ef4b40fc0ccc3724a6f58bf34ca">ENETUDMA_CPPI_TXINFO_WORD3_SRCID_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFF) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad395eaf6b2f3532319c420295c4f12f1">ENETUDMA_CPPI_TXINFO_WORD3_SRCID_SHIFT</a>)</td></tr>
<tr class="memdesc:gad7406ef4b40fc0ccc3724a6f58bf34ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Info Word 3 - Source Id bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gad7406ef4b40fc0ccc3724a6f58bf34ca">More...</a><br /></td></tr>
<tr class="separator:gad7406ef4b40fc0ccc3724a6f58bf34ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b60973b710cc9aa920d212f262d7c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga0b60973b710cc9aa920d212f262d7c15">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga0b60973b710cc9aa920d212f262d7c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2- Checksum Add bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga0b60973b710cc9aa920d212f262d7c15">More...</a><br /></td></tr>
<tr class="separator:ga0b60973b710cc9aa920d212f262d7c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8202fa5a012e8f8a72a1783000f29745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga8202fa5a012e8f8a72a1783000f29745">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFFFF) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga0b60973b710cc9aa920d212f262d7c15">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_SHIFT</a>)</td></tr>
<tr class="memdesc:ga8202fa5a012e8f8a72a1783000f29745"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - Checksum Add bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga8202fa5a012e8f8a72a1783000f29745">More...</a><br /></td></tr>
<tr class="separator:ga8202fa5a012e8f8a72a1783000f29745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fb1ce4b40a464682c4de61b05fc89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga90fb1ce4b40a464682c4de61b05fc89e">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga90fb1ce4b40a464682c4de61b05fc89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - Checksum Error bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga90fb1ce4b40a464682c4de61b05fc89e">More...</a><br /></td></tr>
<tr class="separator:ga90fb1ce4b40a464682c4de61b05fc89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e910668afcfa1a6ba8ca8716ab98326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga5e910668afcfa1a6ba8ca8716ab98326">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga90fb1ce4b40a464682c4de61b05fc89e">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_SHIFT</a>)</td></tr>
<tr class="memdesc:ga5e910668afcfa1a6ba8ca8716ab98326"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - Checksum Error bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga5e910668afcfa1a6ba8ca8716ab98326">More...</a><br /></td></tr>
<tr class="separator:ga5e910668afcfa1a6ba8ca8716ab98326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624383322a132f8ea09b4dd2c2fea4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga624383322a132f8ea09b4dd2c2fea4ea">ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_SHIFT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memdesc:ga624383322a132f8ea09b4dd2c2fea4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - IP Fragment bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga624383322a132f8ea09b4dd2c2fea4ea">More...</a><br /></td></tr>
<tr class="separator:ga624383322a132f8ea09b4dd2c2fea4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae80ba17c7b79ae330f844dbeaf60ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gacae80ba17c7b79ae330f844dbeaf60ef">ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga624383322a132f8ea09b4dd2c2fea4ea">ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_SHIFT</a>)</td></tr>
<tr class="memdesc:gacae80ba17c7b79ae330f844dbeaf60ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - IP Fragment bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gacae80ba17c7b79ae330f844dbeaf60ef">More...</a><br /></td></tr>
<tr class="separator:gacae80ba17c7b79ae330f844dbeaf60ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43bad5b286a6c07b1cc6418de6c2770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab43bad5b286a6c07b1cc6418de6c2770">ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_SHIFT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memdesc:gab43bad5b286a6c07b1cc6418de6c2770"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - TCP or UDP bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab43bad5b286a6c07b1cc6418de6c2770">More...</a><br /></td></tr>
<tr class="separator:gab43bad5b286a6c07b1cc6418de6c2770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf">ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab43bad5b286a6c07b1cc6418de6c2770">ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_SHIFT</a>)</td></tr>
<tr class="memdesc:gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - TCP or UDP bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf">More...</a><br /></td></tr>
<tr class="separator:gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264c549248753a606a485af25550dcb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga264c549248753a606a485af25550dcb0">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_SHIFT</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memdesc:ga264c549248753a606a485af25550dcb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - IPv6 Valid bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga264c549248753a606a485af25550dcb0">More...</a><br /></td></tr>
<tr class="separator:ga264c549248753a606a485af25550dcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4842c0e21744d5dce2f952aaf46ca39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga4842c0e21744d5dce2f952aaf46ca39e">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga264c549248753a606a485af25550dcb0">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_SHIFT</a>)</td></tr>
<tr class="memdesc:ga4842c0e21744d5dce2f952aaf46ca39e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - IPv6 Valid bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga4842c0e21744d5dce2f952aaf46ca39e">More...</a><br /></td></tr>
<tr class="separator:ga4842c0e21744d5dce2f952aaf46ca39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413cf303d7a47d4f700139def509ee27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga413cf303d7a47d4f700139def509ee27">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memdesc:ga413cf303d7a47d4f700139def509ee27"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - IPv4 Valid bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga413cf303d7a47d4f700139def509ee27">More...</a><br /></td></tr>
<tr class="separator:ga413cf303d7a47d4f700139def509ee27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b9015d7291c64e90360e812cc0b042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga04b9015d7291c64e90360e812cc0b042">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga413cf303d7a47d4f700139def509ee27">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_SHIFT</a>)</td></tr>
<tr class="memdesc:ga04b9015d7291c64e90360e812cc0b042"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI TX Status Word 2 - IPv4 Valid bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga04b9015d7291c64e90360e812cc0b042">More...</a><br /></td></tr>
<tr class="separator:ga04b9015d7291c64e90360e812cc0b042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430d09d6efc8c6818e3e7f4dcf604418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga430d09d6efc8c6818e3e7f4dcf604418">ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_SHIFT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memdesc:ga430d09d6efc8c6818e3e7f4dcf604418"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Info Word 0 - CRC Type bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga430d09d6efc8c6818e3e7f4dcf604418">More...</a><br /></td></tr>
<tr class="separator:ga430d09d6efc8c6818e3e7f4dcf604418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0407ccee4971b10b188e3e1ca9a48693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga0407ccee4971b10b188e3e1ca9a48693">ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga430d09d6efc8c6818e3e7f4dcf604418">ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_SHIFT</a>)</td></tr>
<tr class="memdesc:ga0407ccee4971b10b188e3e1ca9a48693"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Info Word 0 - CRC Type bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga0407ccee4971b10b188e3e1ca9a48693">More...</a><br /></td></tr>
<tr class="separator:ga0407ccee4971b10b188e3e1ca9a48693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad702036d5aae476ff4592e22632729a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad702036d5aae476ff4592e22632729a1">ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_SHIFT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memdesc:gad702036d5aae476ff4592e22632729a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Info Word 0 - Pass CRC bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gad702036d5aae476ff4592e22632729a1">More...</a><br /></td></tr>
<tr class="separator:gad702036d5aae476ff4592e22632729a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf177ada7a1f7e99a7e60499d4bbaeda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaf177ada7a1f7e99a7e60499d4bbaeda9">ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad702036d5aae476ff4592e22632729a1">ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_SHIFT</a>)</td></tr>
<tr class="memdesc:gaf177ada7a1f7e99a7e60499d4bbaeda9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Info Word 0 - Pass CRC bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaf177ada7a1f7e99a7e60499d4bbaeda9">More...</a><br /></td></tr>
<tr class="separator:gaf177ada7a1f7e99a7e60499d4bbaeda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff50cefde367d0c1b59e59efacbcb70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaff50cefde367d0c1b59e59efacbcb70f">ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:gaff50cefde367d0c1b59e59efacbcb70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Info Word 2 - Port To Send bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaff50cefde367d0c1b59e59efacbcb70f">More...</a><br /></td></tr>
<tr class="separator:gaff50cefde367d0c1b59e59efacbcb70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e62eb1adeb822cbffea93fa8fd6cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga04e62eb1adeb822cbffea93fa8fd6cbc">ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1FU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaff50cefde367d0c1b59e59efacbcb70f">ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_SHIFT</a>)</td></tr>
<tr class="memdesc:ga04e62eb1adeb822cbffea93fa8fd6cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Info Word 2 - Port To Send bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga04e62eb1adeb822cbffea93fa8fd6cbc">More...</a><br /></td></tr>
<tr class="separator:ga04e62eb1adeb822cbffea93fa8fd6cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f5a5281b98feb1ce2f5620b4432027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gae0f5a5281b98feb1ce2f5620b4432027">ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gae0f5a5281b98feb1ce2f5620b4432027"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timesync Sequence Id bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gae0f5a5281b98feb1ce2f5620b4432027">More...</a><br /></td></tr>
<tr class="separator:gae0f5a5281b98feb1ce2f5620b4432027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5f68ac0d81a7e5cc71723fc73148a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga1d5f68ac0d81a7e5cc71723fc73148a9">ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFFFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gae0f5a5281b98feb1ce2f5620b4432027">ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT</a>)</td></tr>
<tr class="memdesc:ga1d5f68ac0d81a7e5cc71723fc73148a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timesync Sequence Id bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga1d5f68ac0d81a7e5cc71723fc73148a9">More...</a><br /></td></tr>
<tr class="separator:ga1d5f68ac0d81a7e5cc71723fc73148a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960281c8ae9bfb58c7a9b5c77fb85bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga2960281c8ae9bfb58c7a9b5c77fb85bc">ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga2960281c8ae9bfb58c7a9b5c77fb85bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timesync Message Type bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga2960281c8ae9bfb58c7a9b5c77fb85bc">More...</a><br /></td></tr>
<tr class="separator:ga2960281c8ae9bfb58c7a9b5c77fb85bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fec1ff7c9d5c83dc1bbb67b69b8f40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga5fec1ff7c9d5c83dc1bbb67b69b8f40f">ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga2960281c8ae9bfb58c7a9b5c77fb85bc">ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_SHIFT</a>)</td></tr>
<tr class="memdesc:ga5fec1ff7c9d5c83dc1bbb67b69b8f40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timesync Message Type bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga5fec1ff7c9d5c83dc1bbb67b69b8f40f">More...</a><br /></td></tr>
<tr class="separator:ga5fec1ff7c9d5c83dc1bbb67b69b8f40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad269a98c1a8529f11d7e1f92b2be91e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad269a98c1a8529f11d7e1f92b2be91e7">ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memdesc:gad269a98c1a8529f11d7e1f92b2be91e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timesync Domain bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gad269a98c1a8529f11d7e1f92b2be91e7">More...</a><br /></td></tr>
<tr class="separator:gad269a98c1a8529f11d7e1f92b2be91e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09ed4c19c2fcbc6f01370736cb1d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab09ed4c19c2fcbc6f01370736cb1d58c">ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad269a98c1a8529f11d7e1f92b2be91e7">ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_SHIFT</a>)</td></tr>
<tr class="memdesc:gab09ed4c19c2fcbc6f01370736cb1d58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timesync Domain bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab09ed4c19c2fcbc6f01370736cb1d58c">More...</a><br /></td></tr>
<tr class="separator:gab09ed4c19c2fcbc6f01370736cb1d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf652f0eac05a6b07a61eda4cc9d749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaaf652f0eac05a6b07a61eda4cc9d749e">ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memdesc:gaaf652f0eac05a6b07a61eda4cc9d749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timestamp Enabled bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaaf652f0eac05a6b07a61eda4cc9d749e">More...</a><br /></td></tr>
<tr class="separator:gaaf652f0eac05a6b07a61eda4cc9d749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7d6db84705aa6c1059bf734c1423f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga7b7d6db84705aa6c1059bf734c1423f7">ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaaf652f0eac05a6b07a61eda4cc9d749e">ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_SHIFT</a>)</td></tr>
<tr class="memdesc:ga7b7d6db84705aa6c1059bf734c1423f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 1 - Timestamp Enabled bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga7b7d6db84705aa6c1059bf734c1423f7">More...</a><br /></td></tr>
<tr class="separator:ga7b7d6db84705aa6c1059bf734c1423f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65bf0992422f8857f69f24b0cd84a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaf65bf0992422f8857f69f24b0cd84a64">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gaf65bf0992422f8857f69f24b0cd84a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Checksum Byte Count bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaf65bf0992422f8857f69f24b0cd84a64">More...</a><br /></td></tr>
<tr class="separator:gaf65bf0992422f8857f69f24b0cd84a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7504c94730bee780edba6197c52e30cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga7504c94730bee780edba6197c52e30cf">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x3FFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gae0f5a5281b98feb1ce2f5620b4432027">ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT</a>)</td></tr>
<tr class="memdesc:ga7504c94730bee780edba6197c52e30cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Checksum Byte Count bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga7504c94730bee780edba6197c52e30cf">More...</a><br /></td></tr>
<tr class="separator:ga7504c94730bee780edba6197c52e30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbfead6e3c61a0cbf01518d0e45ae3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga5dbfead6e3c61a0cbf01518d0e45ae3b">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_SHIFT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memdesc:ga5dbfead6e3c61a0cbf01518d0e45ae3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Inverted Checksum bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga5dbfead6e3c61a0cbf01518d0e45ae3b">More...</a><br /></td></tr>
<tr class="separator:ga5dbfead6e3c61a0cbf01518d0e45ae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e40252dcbddb5cb829374816066651b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga9e40252dcbddb5cb829374816066651b">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_MASK</a>&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga5dbfead6e3c61a0cbf01518d0e45ae3b">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_SHIFT</a>)</td></tr>
<tr class="memdesc:ga9e40252dcbddb5cb829374816066651b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Inverted Checksum bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga9e40252dcbddb5cb829374816066651b">More...</a><br /></td></tr>
<tr class="separator:ga9e40252dcbddb5cb829374816066651b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bae647e581240d51bc658da15510be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga67bae647e581240d51bc658da15510be">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga67bae647e581240d51bc658da15510be"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Checksum Start Byte bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga67bae647e581240d51bc658da15510be">More...</a><br /></td></tr>
<tr class="separator:ga67bae647e581240d51bc658da15510be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab965a5eea76153f0c9c2042024876266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab965a5eea76153f0c9c2042024876266">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga67bae647e581240d51bc658da15510be">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_SHIFT</a>)</td></tr>
<tr class="memdesc:gab965a5eea76153f0c9c2042024876266"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Checksum Start Byte bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab965a5eea76153f0c9c2042024876266">More...</a><br /></td></tr>
<tr class="separator:gab965a5eea76153f0c9c2042024876266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4173e15759c69a54b7813d2603a5b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab4173e15759c69a54b7813d2603a5b54">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memdesc:gab4173e15759c69a54b7813d2603a5b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Checksum Result bit shift.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab4173e15759c69a54b7813d2603a5b54">More...</a><br /></td></tr>
<tr class="separator:gab4173e15759c69a54b7813d2603a5b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6c92b798339a921fb0db769abcf15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga6e6c92b798339a921fb0db769abcf15e">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_MASK</a>&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab4173e15759c69a54b7813d2603a5b54">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_SHIFT</a>)</td></tr>
<tr class="memdesc:ga6e6c92b798339a921fb0db769abcf15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPPI RX Control Word 2 - Checksum Result bit mask.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga6e6c92b798339a921fb0db769abcf15e">More...</a><br /></td></tr>
<tr class="separator:ga6e6c92b798339a921fb0db769abcf15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb2c2ba5e96702666dd88db17378cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gafeb2c2ba5e96702666dd88db17378cda">ENETUDMA_CPPIPSI_GET_IPV4_FLAG</a>(chkSumInfo)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID)</td></tr>
<tr class="memdesc:gafeb2c2ba5e96702666dd88db17378cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get IPv4 flag from CPPI TX Status Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#gafeb2c2ba5e96702666dd88db17378cda">More...</a><br /></td></tr>
<tr class="separator:gafeb2c2ba5e96702666dd88db17378cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4897a6444fa1a14dd1e718f3d3ef62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga6b4897a6444fa1a14dd1e718f3d3ef62">ENETUDMA_CPPIPSI_GET_IPV6_FLAG</a>(chkSumInfo)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID)</td></tr>
<tr class="memdesc:ga6b4897a6444fa1a14dd1e718f3d3ef62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get IPv6 flag from CPPI TX Status Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga6b4897a6444fa1a14dd1e718f3d3ef62">More...</a><br /></td></tr>
<tr class="separator:ga6b4897a6444fa1a14dd1e718f3d3ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf29c49ea1f8ad817bc8097bce120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga6bcf29c49ea1f8ad817bc8097bce120d">ENETUDMA_CPPIPSI_GET_TCPUDP_N_FLAG</a>(chkSumInfo)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N)</td></tr>
<tr class="memdesc:ga6bcf29c49ea1f8ad817bc8097bce120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get TCP or UDP flag from CPPI TX Status Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga6bcf29c49ea1f8ad817bc8097bce120d">More...</a><br /></td></tr>
<tr class="separator:ga6bcf29c49ea1f8ad817bc8097bce120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051c1a3e31f8ffea070b6d0596ae46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab051c1a3e31f8ffea070b6d0596ae46b">ENETUDMA_CPPIPSI_GET_FRAGMENT_FLAG</a>(chkSumInfo)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT)</td></tr>
<tr class="memdesc:gab051c1a3e31f8ffea070b6d0596ae46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get IP Fragment flag from CPPI TX Status Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab051c1a3e31f8ffea070b6d0596ae46b">More...</a><br /></td></tr>
<tr class="separator:gab051c1a3e31f8ffea070b6d0596ae46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902bb3a57244838cf94dc1a9a6616e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga902bb3a57244838cf94dc1a9a6616e6f">ENETUDMA_CPPIPSI_GET_CHKSUM_ERR_FLAG</a>(chkSumInfo)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR)</td></tr>
<tr class="memdesc:ga902bb3a57244838cf94dc1a9a6616e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Checksum Error flag from CPPI TX Status Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga902bb3a57244838cf94dc1a9a6616e6f">More...</a><br /></td></tr>
<tr class="separator:ga902bb3a57244838cf94dc1a9a6616e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab531ef634465be9a05c8cbc6d96ec4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab531ef634465be9a05c8cbc6d96ec4d8">ENETUDMA_CPPIPSI_GET_CHKSUM_RESULT</a>(chkSumInfo)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD)</td></tr>
<tr class="memdesc:gab531ef634465be9a05c8cbc6d96ec4d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Checksum Result from CPPI TX Status Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#gab531ef634465be9a05c8cbc6d96ec4d8">More...</a><br /></td></tr>
<tr class="separator:gab531ef634465be9a05c8cbc6d96ec4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0a38a71a5225ad22bbb6cf21e36b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga2a0a38a71a5225ad22bbb6cf21e36b02">ENETUDMA_CPPIPSI_SET_CHKSUM_RES</a>(chkSumInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT, val)</td></tr>
<tr class="memdesc:ga2a0a38a71a5225ad22bbb6cf21e36b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Checksum Result into CPPI RX Control Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga2a0a38a71a5225ad22bbb6cf21e36b02">More...</a><br /></td></tr>
<tr class="separator:ga2a0a38a71a5225ad22bbb6cf21e36b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245e25220f83c6575985a32630637df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga245e25220f83c6575985a32630637df2">ENETUDMA_CPPIPSI_SET_CHKSUM_STARTBYTE</a>(chkSumInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE, val)</td></tr>
<tr class="memdesc:ga245e25220f83c6575985a32630637df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Checksum Start Byte into CPPI RX Control Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga245e25220f83c6575985a32630637df2">More...</a><br /></td></tr>
<tr class="separator:ga245e25220f83c6575985a32630637df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d2dd664ed6af4df57b3ae5470c461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaad6d2dd664ed6af4df57b3ae5470c461">ENETUDMA_CPPIPSI_SET_CHKSUM_INV_FLAG</a>(chkSumInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV, val)</td></tr>
<tr class="memdesc:gaad6d2dd664ed6af4df57b3ae5470c461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Invert Checksum flag into CPPI RX Control Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaad6d2dd664ed6af4df57b3ae5470c461">More...</a><br /></td></tr>
<tr class="separator:gaad6d2dd664ed6af4df57b3ae5470c461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6d996405208b7f57ade6573395f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaedf6d996405208b7f57ade6573395f22">ENETUDMA_CPPIPSI_SET_CHKSUM_BYTECNT</a>(chkSumInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT, val)</td></tr>
<tr class="memdesc:gaedf6d996405208b7f57ade6573395f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Checksum Byte Count into CPPI RX Control Word 2.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaedf6d996405208b7f57ade6573395f22">More...</a><br /></td></tr>
<tr class="separator:gaedf6d996405208b7f57ade6573395f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b8cd03674f58836c27ad45627d70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga59b8cd03674f58836c27ad45627d70a0">ENETUDMA_CPPIPSI_SET_TSEN</a>(tsInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_TSEN, val)</td></tr>
<tr class="memdesc:ga59b8cd03674f58836c27ad45627d70a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timestamp enable bit into CPPI RX Control Word. 1.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga59b8cd03674f58836c27ad45627d70a0">More...</a><br /></td></tr>
<tr class="separator:ga59b8cd03674f58836c27ad45627d70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394fc29388012e3f8b6a5763fc7ea069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga394fc29388012e3f8b6a5763fc7ea069">ENETUDMA_CPPIPSI_SET_DOMAIN</a>(tsInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN, val)</td></tr>
<tr class="memdesc:ga394fc29388012e3f8b6a5763fc7ea069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set domain value into CPPI RX Control Word 1.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga394fc29388012e3f8b6a5763fc7ea069">More...</a><br /></td></tr>
<tr class="separator:ga394fc29388012e3f8b6a5763fc7ea069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe6d2807a64560745b913243453ed0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaefe6d2807a64560745b913243453ed0f">ENETUDMA_CPPIPSI_SET_MSGTYPE</a>(tsInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE, val)</td></tr>
<tr class="memdesc:gaefe6d2807a64560745b913243453ed0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set message type value into CPPI RX Control Word 1.  <a href="group__ENET__UDMA__CPPI__PSI.html#gaefe6d2807a64560745b913243453ed0f">More...</a><br /></td></tr>
<tr class="separator:gaefe6d2807a64560745b913243453ed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26760226fe069d38aa0f99580fcf8fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga26760226fe069d38aa0f99580fcf8fab">ENETUDMA_CPPIPSI_SET_SEQID</a>(tsInfo,  val)&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_SEQID, val)</td></tr>
<tr class="memdesc:ga26760226fe069d38aa0f99580fcf8fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set sequence Id value into CPPI RX Control Word 1.  <a href="group__ENET__UDMA__CPPI__PSI.html#ga26760226fe069d38aa0f99580fcf8fab">More...</a><br /></td></tr>
<tr class="separator:ga26760226fe069d38aa0f99580fcf8fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab49ea2ede0ddc9db93704035e82766d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab49ea2ede0ddc9db93704035e82766d5">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - Flow Id bit shift. </p>

</div>
</div>
<a id="ga4b1609196195a2dafc28c70d9b3aa171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1609196195a2dafc28c70d9b3aa171">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_MASK&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab49ea2ede0ddc9db93704035e82766d5">ENETUDMA_CPPI_TXINFO_WORD0_FLOWID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - Flow ID bit mask. </p>

</div>
</div>
<a id="ga65249abf1c766273de3752bb860e8b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65249abf1c766273de3752bb860e8b6b">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_SHIFT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - CRC Type bit shift. </p>

</div>
</div>
<a id="gadc172b41a9bdc2518ce4302e8e7843ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc172b41a9bdc2518ce4302e8e7843ae">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga65249abf1c766273de3752bb860e8b6b">ENETUDMA_CPPI_TXINFO_WORD0_CRCTYPE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - CRC Type bit mask. </p>

</div>
</div>
<a id="ga80c40b331a1239902ee3a8ae9b9aeb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c40b331a1239902ee3a8ae9b9aeb9e">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_SHIFT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - Pass CRC bit shift. </p>

</div>
</div>
<a id="ga6e354e085f92ac709edd60e6b67b5532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e354e085f92ac709edd60e6b67b5532">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga80c40b331a1239902ee3a8ae9b9aeb9e">ENETUDMA_CPPI_TXINFO_WORD0_PASSCRC_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - Pass CRC bit mask. </p>

</div>
</div>
<a id="ga71d1f4f51ed5a3d61b279b7c9b0341ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71d1f4f51ed5a3d61b279b7c9b0341ee">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_SHIFT&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - Packet Type bit shift. </p>

</div>
</div>
<a id="ga33994815b79bcf89e4c92bb74a8600ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33994815b79bcf89e4c92bb74a8600ea">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_MASK&#160;&#160;&#160;(((uint32_t) 0x1FU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga71d1f4f51ed5a3d61b279b7c9b0341ee">ENETUDMA_CPPI_TXINFO_WORD0_PKTTYPE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 0 - Packet Type bit mask. </p>

</div>
</div>
<a id="ga8b3169c4b00d4d4f7a149a81a5ac1561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b3169c4b00d4d4f7a149a81a5ac1561">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 1 - Packet Length bit shift. </p>

</div>
</div>
<a id="ga6521a3a37da7e3a9d70f16ebca602626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6521a3a37da7e3a9d70f16ebca602626">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_MASK&#160;&#160;&#160;(((uint32_t) 0x3FFF) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga8b3169c4b00d4d4f7a149a81a5ac1561">ENETUDMA_CPPI_TXINFO_WORD1_PKTLEN_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 1 - Packet Length bit mask. </p>

</div>
</div>
<a id="gad395eaf6b2f3532319c420295c4f12f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad395eaf6b2f3532319c420295c4f12f1">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD3_SRCID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD3_SRCID_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 3 - Source Id bit shift. </p>

</div>
</div>
<a id="gad7406ef4b40fc0ccc3724a6f58bf34ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7406ef4b40fc0ccc3724a6f58bf34ca">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXINFO_WORD3_SRCID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXINFO_WORD3_SRCID_MASK&#160;&#160;&#160;(((uint32_t) 0xFF) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad395eaf6b2f3532319c420295c4f12f1">ENETUDMA_CPPI_TXINFO_WORD3_SRCID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Info Word 3 - Source Id bit mask. </p>

</div>
</div>
<a id="ga0b60973b710cc9aa920d212f262d7c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b60973b710cc9aa920d212f262d7c15">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2- Checksum Add bit shift. </p>

</div>
</div>
<a id="ga8202fa5a012e8f8a72a1783000f29745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8202fa5a012e8f8a72a1783000f29745">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_MASK&#160;&#160;&#160;(((uint32_t) 0xFFFF) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga0b60973b710cc9aa920d212f262d7c15">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - Checksum Add bit mask. </p>

</div>
</div>
<a id="ga90fb1ce4b40a464682c4de61b05fc89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90fb1ce4b40a464682c4de61b05fc89e">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - Checksum Error bit shift. </p>

</div>
</div>
<a id="ga5e910668afcfa1a6ba8ca8716ab98326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e910668afcfa1a6ba8ca8716ab98326">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga90fb1ce4b40a464682c4de61b05fc89e">ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - Checksum Error bit mask. </p>

</div>
</div>
<a id="ga624383322a132f8ea09b4dd2c2fea4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga624383322a132f8ea09b4dd2c2fea4ea">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_SHIFT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - IP Fragment bit shift. </p>

</div>
</div>
<a id="gacae80ba17c7b79ae330f844dbeaf60ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacae80ba17c7b79ae330f844dbeaf60ef">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga624383322a132f8ea09b4dd2c2fea4ea">ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - IP Fragment bit mask. </p>

</div>
</div>
<a id="gab43bad5b286a6c07b1cc6418de6c2770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab43bad5b286a6c07b1cc6418de6c2770">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_SHIFT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - TCP or UDP bit shift. </p>

</div>
</div>
<a id="gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c0b6cebcf3aca8fec4b4b2a0f6d7bf">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab43bad5b286a6c07b1cc6418de6c2770">ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - TCP or UDP bit mask. </p>

</div>
</div>
<a id="ga264c549248753a606a485af25550dcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264c549248753a606a485af25550dcb0">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_SHIFT&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - IPv6 Valid bit shift. </p>

</div>
</div>
<a id="ga4842c0e21744d5dce2f952aaf46ca39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4842c0e21744d5dce2f952aaf46ca39e">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga264c549248753a606a485af25550dcb0">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - IPv6 Valid bit mask. </p>

</div>
</div>
<a id="ga413cf303d7a47d4f700139def509ee27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413cf303d7a47d4f700139def509ee27">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - IPv4 Valid bit shift. </p>

</div>
</div>
<a id="ga04b9015d7291c64e90360e812cc0b042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b9015d7291c64e90360e812cc0b042">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga413cf303d7a47d4f700139def509ee27">ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI TX Status Word 2 - IPv4 Valid bit mask. </p>

</div>
</div>
<a id="ga430d09d6efc8c6818e3e7f4dcf604418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga430d09d6efc8c6818e3e7f4dcf604418">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_SHIFT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Info Word 0 - CRC Type bit shift. </p>

</div>
</div>
<a id="ga0407ccee4971b10b188e3e1ca9a48693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0407ccee4971b10b188e3e1ca9a48693">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga430d09d6efc8c6818e3e7f4dcf604418">ENETUDMA_CPPI_RXINFO_WORD0_CRCTYPE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Info Word 0 - CRC Type bit mask. </p>

</div>
</div>
<a id="gad702036d5aae476ff4592e22632729a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad702036d5aae476ff4592e22632729a1">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_SHIFT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Info Word 0 - Pass CRC bit shift. </p>

</div>
</div>
<a id="gaf177ada7a1f7e99a7e60499d4bbaeda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf177ada7a1f7e99a7e60499d4bbaeda9">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad702036d5aae476ff4592e22632729a1">ENETUDMA_CPPI_RXINFO_WORD0_PASSCRC_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Info Word 0 - Pass CRC bit mask. </p>

</div>
</div>
<a id="gaff50cefde367d0c1b59e59efacbcb70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff50cefde367d0c1b59e59efacbcb70f">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Info Word 2 - Port To Send bit shift. </p>

</div>
</div>
<a id="ga04e62eb1adeb822cbffea93fa8fd6cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e62eb1adeb822cbffea93fa8fd6cbc">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_MASK&#160;&#160;&#160;(((uint32_t) 0x1FU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaff50cefde367d0c1b59e59efacbcb70f">ENETUDMA_CPPI_RXINFO_WORD2_TOPORT_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Info Word 2 - Port To Send bit mask. </p>

</div>
</div>
<a id="gae0f5a5281b98feb1ce2f5620b4432027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f5a5281b98feb1ce2f5620b4432027">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timesync Sequence Id bit shift. </p>

</div>
</div>
<a id="ga1d5f68ac0d81a7e5cc71723fc73148a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5f68ac0d81a7e5cc71723fc73148a9">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_MASK&#160;&#160;&#160;(((uint32_t) 0xFFFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gae0f5a5281b98feb1ce2f5620b4432027">ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timesync Sequence Id bit mask. </p>

</div>
</div>
<a id="ga2960281c8ae9bfb58c7a9b5c77fb85bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2960281c8ae9bfb58c7a9b5c77fb85bc">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timesync Message Type bit shift. </p>

</div>
</div>
<a id="ga5fec1ff7c9d5c83dc1bbb67b69b8f40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fec1ff7c9d5c83dc1bbb67b69b8f40f">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_MASK&#160;&#160;&#160;(((uint32_t) 0xFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga2960281c8ae9bfb58c7a9b5c77fb85bc">ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timesync Message Type bit mask. </p>

</div>
</div>
<a id="gad269a98c1a8529f11d7e1f92b2be91e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad269a98c1a8529f11d7e1f92b2be91e7">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timesync Domain bit shift. </p>

</div>
</div>
<a id="gab09ed4c19c2fcbc6f01370736cb1d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09ed4c19c2fcbc6f01370736cb1d58c">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_MASK&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gad269a98c1a8529f11d7e1f92b2be91e7">ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timesync Domain bit mask. </p>

</div>
</div>
<a id="gaaf652f0eac05a6b07a61eda4cc9d749e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf652f0eac05a6b07a61eda4cc9d749e">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timestamp Enabled bit shift. </p>

</div>
</div>
<a id="ga7b7d6db84705aa6c1059bf734c1423f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b7d6db84705aa6c1059bf734c1423f7">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gaaf652f0eac05a6b07a61eda4cc9d749e">ENETUDMA_CPPI_RXCTRL_WORD1_TSEN_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 1 - Timestamp Enabled bit mask. </p>

</div>
</div>
<a id="gaf65bf0992422f8857f69f24b0cd84a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf65bf0992422f8857f69f24b0cd84a64">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Checksum Byte Count bit shift. </p>

</div>
</div>
<a id="ga7504c94730bee780edba6197c52e30cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7504c94730bee780edba6197c52e30cf">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT_MASK&#160;&#160;&#160;(((uint32_t) 0x3FFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gae0f5a5281b98feb1ce2f5620b4432027">ENETUDMA_CPPI_RXCTRL_WORD1_SEQID_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Checksum Byte Count bit mask. </p>

</div>
</div>
<a id="ga5dbfead6e3c61a0cbf01518d0e45ae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbfead6e3c61a0cbf01518d0e45ae3b">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_SHIFT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Inverted Checksum bit shift. </p>

</div>
</div>
<a id="ga9e40252dcbddb5cb829374816066651b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e40252dcbddb5cb829374816066651b">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_MASK&#160;&#160;&#160;(((uint32_t) 0x1U) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga5dbfead6e3c61a0cbf01518d0e45ae3b">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Inverted Checksum bit mask. </p>

</div>
</div>
<a id="ga67bae647e581240d51bc658da15510be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67bae647e581240d51bc658da15510be">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Checksum Start Byte bit shift. </p>

</div>
</div>
<a id="gab965a5eea76153f0c9c2042024876266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab965a5eea76153f0c9c2042024876266">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_MASK&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#ga67bae647e581240d51bc658da15510be">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Checksum Start Byte bit mask. </p>

</div>
</div>
<a id="gab4173e15759c69a54b7813d2603a5b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4173e15759c69a54b7813d2603a5b54">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Checksum Result bit shift. </p>

</div>
</div>
<a id="ga6e6c92b798339a921fb0db769abcf15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e6c92b798339a921fb0db769abcf15e">&#9670;&nbsp;</a></span>ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_MASK&#160;&#160;&#160;(((uint32_t) 0xFFU) &lt;&lt; <a class="el" href="group__ENET__UDMA__CPPI__PSI.html#gab4173e15759c69a54b7813d2603a5b54">ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPPI RX Control Word 2 - Checksum Result bit mask. </p>

</div>
</div>
<a id="gafeb2c2ba5e96702666dd88db17378cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeb2c2ba5e96702666dd88db17378cda">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_GET_IPV4_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_GET_IPV4_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo</td><td>)</td>
          <td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_IPV4_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get IPv4 flag from CPPI TX Status Word 2. </p>

</div>
</div>
<a id="ga6b4897a6444fa1a14dd1e718f3d3ef62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b4897a6444fa1a14dd1e718f3d3ef62">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_GET_IPV6_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_GET_IPV6_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo</td><td>)</td>
          <td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_IPV6_VALID)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get IPv6 flag from CPPI TX Status Word 2. </p>

</div>
</div>
<a id="ga6bcf29c49ea1f8ad817bc8097bce120d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf29c49ea1f8ad817bc8097bce120d">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_GET_TCPUDP_N_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_GET_TCPUDP_N_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo</td><td>)</td>
          <td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_TCP_UDP_N)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get TCP or UDP flag from CPPI TX Status Word 2. </p>

</div>
</div>
<a id="gab051c1a3e31f8ffea070b6d0596ae46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab051c1a3e31f8ffea070b6d0596ae46b">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_GET_FRAGMENT_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_GET_FRAGMENT_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo</td><td>)</td>
          <td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_FRAGMENT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get IP Fragment flag from CPPI TX Status Word 2. </p>

</div>
</div>
<a id="ga902bb3a57244838cf94dc1a9a6616e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga902bb3a57244838cf94dc1a9a6616e6f">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_GET_CHKSUM_ERR_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_GET_CHKSUM_ERR_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo</td><td>)</td>
          <td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Checksum Error flag from CPPI TX Status Word 2. </p>

</div>
</div>
<a id="gab531ef634465be9a05c8cbc6d96ec4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab531ef634465be9a05c8cbc6d96ec4d8">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_GET_CHKSUM_RESULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_GET_CHKSUM_RESULT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo</td><td>)</td>
          <td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#gaf3a7542448fe831d9d9a50cb664065ad">ENET_FEXT</a>(chkSumInfo, ENETUDMA_CPPI_TXSTATUS_WORD2_CHKSUM_ADD)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Checksum Result from CPPI TX Status Word 2. </p>

</div>
</div>
<a id="ga2a0a38a71a5225ad22bbb6cf21e36b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a0a38a71a5225ad22bbb6cf21e36b02">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_CHKSUM_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_CHKSUM_RES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_RESULT, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Checksum Result into CPPI RX Control Word 2. </p>

</div>
</div>
<a id="ga245e25220f83c6575985a32630637df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245e25220f83c6575985a32630637df2">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_CHKSUM_STARTBYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_CHKSUM_STARTBYTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_STARTBYTE, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Checksum Start Byte into CPPI RX Control Word 2. </p>

</div>
</div>
<a id="gaad6d2dd664ed6af4df57b3ae5470c461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6d2dd664ed6af4df57b3ae5470c461">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_CHKSUM_INV_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_CHKSUM_INV_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_INV, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Invert Checksum flag into CPPI RX Control Word 2. </p>

</div>
</div>
<a id="gaedf6d996405208b7f57ade6573395f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf6d996405208b7f57ade6573395f22">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_CHKSUM_BYTECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_CHKSUM_BYTECNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chkSumInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(chkSumInfo, ENETUDMA_CPPI_RXCTRL_WORD2_CHKSUM_BYTECNT, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Checksum Byte Count into CPPI RX Control Word 2. </p>

</div>
</div>
<a id="ga59b8cd03674f58836c27ad45627d70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b8cd03674f58836c27ad45627d70a0">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_TSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_TSEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tsInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_TSEN, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timestamp enable bit into CPPI RX Control Word. 1. </p>

</div>
</div>
<a id="ga394fc29388012e3f8b6a5763fc7ea069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394fc29388012e3f8b6a5763fc7ea069">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_DOMAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_DOMAIN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tsInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_DOMAIN, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set domain value into CPPI RX Control Word 1. </p>

</div>
</div>
<a id="gaefe6d2807a64560745b913243453ed0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe6d2807a64560745b913243453ed0f">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_MSGTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_MSGTYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tsInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_MSGTYPE, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set message type value into CPPI RX Control Word 1. </p>

</div>
</div>
<a id="ga26760226fe069d38aa0f99580fcf8fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26760226fe069d38aa0f99580fcf8fab">&#9670;&nbsp;</a></span>ENETUDMA_CPPIPSI_SET_SEQID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENETUDMA_CPPIPSI_SET_SEQID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">tsInfo, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;                <a class="el" href="group__ENET__MAIN__API.html#ga1af1d104fe82258a7bc18092014905c4">ENET_FINS</a>(tsInfo, ENETUDMA_CPPI_RXCTRL_WORD1_SEQID, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set sequence Id value into CPPI RX Control Word 1. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
