

================================================================
== Vivado HLS Report for 'parse_audio_parse_signal'
================================================================
* Date:           Tue May 09 15:14:17 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        parse_audio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.94|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  109|  21625|  109|  21625|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |  108|  21624| 9 ~ 1802 |          -|          -|       12|    no    |
        | + Loop 1.1      |    7|   1800|  7 ~ 150 |          -|          -|  1 ~ 12 |    no    |
        |  ++ Loop 1.1.1  |    1|    144|         2|          1|          1| 1 ~ 144 |    yes   |
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|     185|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     185|    241|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_1_fu_207_p2        |     +    |      0|  0|  32|          32|           1|
    |duration_fu_191_p2   |     +    |      0|  0|  16|          32|          32|
    |i_fu_151_p2          |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_213_p2        |     +    |      0|  0|  32|          32|           1|
    |tmp_4_fu_186_p2      |     -    |      0|  0|  16|           1|          32|
    |smax_fu_181_p3       |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_130       |    and   |      0|  0|   1|           1|           1|
    |exitcond5_fu_145_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_166_p2   |   icmp   |      0|  0|  11|          32|           4|
    |tmp_3_fu_177_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_197_p2      |   icmp   |      0|  0|  11|          32|          32|
    |ap_sig_bdd_166       |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 169|         204|         173|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   4|          9|    1|          9|
    |b1_reg_136  |  32|          2|   32|         64|
    |j1_reg_126  |  32|          2|   32|         64|
    |j_reg_115   |   4|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  72|         15|   69|        145|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   8|   0|    8|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |b1_reg_136             |  32|   0|   32|          0|
    |b_reg_245              |  32|   0|   32|          0|
    |duration_reg_265       |  32|   0|   32|          0|
    |e_reg_253              |  32|   0|   32|          0|
    |i_reg_222              |   4|   0|    4|          0|
    |j1_reg_126             |  32|   0|   32|          0|
    |j_reg_115              |   4|   0|    4|          0|
    |locs_addr_reg_232      |   4|   0|    4|          0|
    |tmp_3_reg_260          |   1|   0|    1|          0|
    |tmp_6_reg_270          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 185|   0|  185|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|ap_done                   | out |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | parse_audio_parse_signal | return value |
|signal_r_address0         | out |   14|  ap_memory |         signal_r         |     array    |
|signal_r_ce0              | out |    1|  ap_memory |         signal_r         |     array    |
|signal_r_q0               |  in |   32|  ap_memory |         signal_r         |     array    |
|locs_address0             | out |    4|  ap_memory |           locs           |     array    |
|locs_ce0                  | out |    1|  ap_memory |           locs           |     array    |
|locs_q0                   |  in |   32|  ap_memory |           locs           |     array    |
|locs_address1             | out |    4|  ap_memory |           locs           |     array    |
|locs_ce1                  | out |    1|  ap_memory |           locs           |     array    |
|locs_q1                   |  in |   32|  ap_memory |           locs           |     array    |
|pairs_amplitude_V_din     | out |   32|   ap_fifo  |     pairs_amplitude_V    |    pointer   |
|pairs_amplitude_V_full_n  |  in |    1|   ap_fifo  |     pairs_amplitude_V    |    pointer   |
|pairs_amplitude_V_write   | out |    1|   ap_fifo  |     pairs_amplitude_V    |    pointer   |
|pairs_duration_V_din      | out |   32|   ap_fifo  |     pairs_duration_V     |    pointer   |
|pairs_duration_V_full_n   |  in |    1|   ap_fifo  |     pairs_duration_V     |    pointer   |
|pairs_duration_V_write    | out |    1|   ap_fifo  |     pairs_duration_V     |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

