
*** Running vivado
    with args -log top_dut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dut.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_dut.tcl -notrace
Command: synth_design -top top_dut -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dut' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/top_dut.v:3]
INFO: [Synth 8-6157] synthesizing module 'dut_ctr' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter WAIT bound to: 4'b0010 
	Parameter SYNC_LOW bound to: 4'b0011 
	Parameter SYNC_HIGH bound to: 4'b0100 
	Parameter DATA_SYNC bound to: 4'b0101 
	Parameter DATA_BIT bound to: 4'b0110 
	Parameter STOP bound to: 4'b0111 
	Parameter READ bound to: 4'b1000 
	Parameter TICK_SEC bound to: 18 - type: integer 
	Parameter WAIT_TIME bound to: 30 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0_CNT bound to: 3 - type: integer 
	Parameter DATA_1_CNT bound to: 7 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
	Parameter TIME_OUT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_ctr' (1#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:1]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/tick_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (2#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/tick_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_dut' (3#1) [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/top_dut.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1137.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.418 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1137.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hw_sw[0]'. [C:/verilog/Basys-3-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hw_sw[1]'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/verilog/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_dut_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_dut_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1232.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1232.242 ; gain = 94.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1232.242 ; gain = 94.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1232.242 ; gain = 94.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dut_ctr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                   START |                               01 |                             0001
                    WAIT |                               10 |                             0010
                SYNC_LOW |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dut_ctr'
WARNING: [Synth 8-327] inferring latch for variable 'bit_count_reg' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'dnt_data_reg' [C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.srcs/sources_1/new/dut_ctr.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1232.242 ; gain = 94.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.242 ; gain = 94.824
---------------------------------------------------------------------------------
