$date
	Sun Sep 18 19:16:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! t_o $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_s $end
$scope module mux $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ j $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
1!
$end
#10
0!
1#
0"
#20
1$
0#
1"
#30
1!
0$
1#
#40
0!
1$
0#
0"
#50
1!
1#
#60
0!
0#
1"
#70
1!
1#
