Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:57:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/splin_pf/splin_pf_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.075ns (33.837%)  route 2.102ns (66.163%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 6.928 - 4.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.552ns (routing 1.167ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.281ns (routing 1.060ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2314, routed)        2.552     3.489    SumTree0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y297       FDRE                                         r  SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y297       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.567 r  SumTree0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/Q
                         net (fo=1, routed)           0.456     4.023    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/Q[5]
    SLICE_X127Y299       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.122 r  SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5/O
                         net (fo=1, routed)           0.086     4.208    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5_n_0
    SLICE_X127Y299       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.243 r  SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2/O
                         net (fo=1, routed)           0.039     4.282    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2_n_0
    SLICE_X127Y299       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.317 r  SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1/O
                         net (fo=4, routed)           0.375     4.692    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X125Y298       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.742 r  SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9/O
                         net (fo=1, routed)           0.009     4.751    SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X125Y298       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.941 r  SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.967    SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X125Y299       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     5.060 f  SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/O[4]
                         net (fo=3, routed)           0.251     5.311    SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1_reg[15][12]
    SLICE_X126Y299       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     5.461 f  SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[18]_i_2/O
                         net (fo=5, routed)           0.304     5.765    SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[18]_i_2_n_0
    SLICE_X127Y300       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.898 f  SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/count3_d1_i_2/O
                         net (fo=3, routed)           0.130     6.028    SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/count3_d1_i_2_n_0
    SLICE_X127Y301       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     6.151 r  SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[27]_i_2/O
                         net (fo=4, routed)           0.367     6.518    SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[27]_i_2_n_0
    SLICE_X124Y301       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.607 r  SumTree0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[25]_i_1/O
                         net (fo=1, routed)           0.059     6.666    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[22][13]
    SLICE_X124Y301       FDRE                                         r  SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2314, routed)        2.281     6.928    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X124Y301       FDRE                                         r  SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[25]/C
                         clock pessimism              0.402     7.329    
                         clock uncertainty           -0.035     7.294    
    SLICE_X124Y301       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.319    SumTree0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.653    




