<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="179" />
   <inputclock preferredWidth="142" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Project/System,Library" />
 <window width="1688" height="1014" x="-4" y="-4" />
 <generation synthesis="VHDL" greybox="0" />
</preferences>
