\hypertarget{fam11h_8hh_source}{}\doxysection{fam11h.\+hh}
\label{fam11h_8hh_source}\index{fam11h.hh@{fam11h.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::amd64::fam11h\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} fam11h : uint64\_t \{}
\DoxyCodeLine{00005         DISPATCHED\_FPU = 0x0, \textcolor{comment}{// Dispatched FPU Operations}}
\DoxyCodeLine{00006         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_OPS\_ADD = 0x1, \textcolor{comment}{// Add pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00007         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_OPS\_MULTIPLY = 0x2, \textcolor{comment}{// Multiply pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00008         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_OPS\_STORE = 0x4, \textcolor{comment}{// Store pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00009         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_OPS\_ADD\_PIPE\_LOAD\_OPS = 0x8, \textcolor{comment}{// Add pipe load ops and SSE move ops}}
\DoxyCodeLine{00010         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_OPS\_MULTIPLY\_PIPE\_LOAD\_OPS = 0x10, \textcolor{comment}{// Multiply pipe load ops and SSE move ops}}
\DoxyCodeLine{00011         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_OPS\_STORE\_PIPE\_LOAD\_OPS = 0x20, \textcolor{comment}{// Store pipe load ops and SSE move ops}}
\DoxyCodeLine{00012         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM11H\_DISPATCHED\_FPU\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00013         CYCLES\_NO\_FPU\_OPS\_RETIRED = 0x1, \textcolor{comment}{// Cycles in which the FPU is Empty}}
\DoxyCodeLine{00014         DISPATCHED\_FPU\_OPS\_FAST\_FLAG = 0x2, \textcolor{comment}{// Dispatched Fast Flag FPU Operations}}
\DoxyCodeLine{00015         SEGMENT\_REGISTER\_LOADS = 0x20, \textcolor{comment}{// Segment Register Loads}}
\DoxyCodeLine{00016         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_ES = 0x1, \textcolor{comment}{// ES}}
\DoxyCodeLine{00017         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_CS = 0x2, \textcolor{comment}{// CS}}
\DoxyCodeLine{00018         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_SS = 0x4, \textcolor{comment}{// SS}}
\DoxyCodeLine{00019         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_DS = 0x8, \textcolor{comment}{// DS}}
\DoxyCodeLine{00020         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_FS = 0x10, \textcolor{comment}{// FS}}
\DoxyCodeLine{00021         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_GS = 0x20, \textcolor{comment}{// GS}}
\DoxyCodeLine{00022         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_HS = 0x40, \textcolor{comment}{// HS}}
\DoxyCodeLine{00023         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM11H\_SEGMENT\_REGISTER\_LOADS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00024         PIPELINE\_RESTART\_DUE\_TO\_SELF\_MODIFYING\_CODE = 0x21, \textcolor{comment}{// Pipeline Restart Due to Self-\/Modifying Code}}
\DoxyCodeLine{00025         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT = 0x22, \textcolor{comment}{// Pipeline Restart Due to Probe Hit}}
\DoxyCodeLine{00026         LS\_BUFFER\_2\_FULL\_CYCLES = 0x23, \textcolor{comment}{// LS Buffer 2 Full}}
\DoxyCodeLine{00027         LOCKED\_OPS = 0x24, \textcolor{comment}{// Locked Operations}}
\DoxyCodeLine{00028         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM11H\_LOCKED\_OPS\_\_EXECUTED = 0x1, \textcolor{comment}{// The number of locked instructions executed}}
\DoxyCodeLine{00029         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM11H\_LOCKED\_OPS\_\_CYCLES\_SPECULATIVE\_PHASE = 0x2, \textcolor{comment}{// The number of cycles spent in speculative phase}}
\DoxyCodeLine{00030         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM11H\_LOCKED\_OPS\_\_CYCLES\_NON\_SPECULATIVE\_PHASE = 0x4, \textcolor{comment}{// The number of cycles spent in non-\/speculative phase (including cache miss penalty)}}
\DoxyCodeLine{00031         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM11H\_LOCKED\_OPS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00032         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Retired CLFLUSH Instructions}}
\DoxyCodeLine{00033         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Retired CPUID Instructions}}
\DoxyCodeLine{00034         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// Data Cache Accesses}}
\DoxyCodeLine{00035         DATA\_CACHE\_MISSES = 0x41, \textcolor{comment}{// Data Cache Misses}}
\DoxyCodeLine{00036         DATA\_CACHE\_REFILLS = 0x42, \textcolor{comment}{// Data Cache Refills from L2 or System}}
\DoxyCodeLine{00037         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_\_SYSTEM = 0x1, \textcolor{comment}{// Refill from the Northbridge}}
\DoxyCodeLine{00038         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_\_L2\_SHARED = 0x2, \textcolor{comment}{// Shared-\/state line from L2}}
\DoxyCodeLine{00039         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_\_L2\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive-\/state line from L2}}
\DoxyCodeLine{00040         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_\_L2\_OWNED = 0x8, \textcolor{comment}{// Owned-\/state line from L2}}
\DoxyCodeLine{00041         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_\_L2\_MODIFIED = 0x10, \textcolor{comment}{// Modified-\/state line from L2}}
\DoxyCodeLine{00042         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00043         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x43, \textcolor{comment}{// Data Cache Refills from the System}}
\DoxyCodeLine{00044         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_INVALID = 0x1, \textcolor{comment}{// Invalid}}
\DoxyCodeLine{00045         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00046         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00047         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00048         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00049         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00050         DATA\_CACHE\_LINES\_EVICTED = 0x44, \textcolor{comment}{// Data Cache Lines Evicted}}
\DoxyCodeLine{00051         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_LINES\_EVICTED\_\_INVALID = 0x1, \textcolor{comment}{// Invalid}}
\DoxyCodeLine{00052         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_LINES\_EVICTED\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00053         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_LINES\_EVICTED\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00054         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_LINES\_EVICTED\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00055         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_LINES\_EVICTED\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00056         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM11H\_DATA\_CACHE\_LINES\_EVICTED\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00057         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT = 0x45, \textcolor{comment}{// Number of data cache accesses that miss in L1 DTLB and hit in L2 DTLB}}
\DoxyCodeLine{00058         L1\_DTLB\_AND\_L2\_DTLB\_MISS = 0x46, \textcolor{comment}{// Number of data cache accesses that miss both the L1 and L2 DTLBs}}
\DoxyCodeLine{00059         MISALIGNED\_ACCESSES = 0x47, \textcolor{comment}{// Misaligned Accesses}}
\DoxyCodeLine{00060         MICROARCHITECTURAL\_LATE\_CANCEL\_OF\_AN\_ACCESS = 0x48, \textcolor{comment}{// Microarchitectural Late Cancel of an Access}}
\DoxyCodeLine{00061         MICROARCHITECTURAL\_EARLY\_CANCEL\_OF\_AN\_ACCESS = 0x49, \textcolor{comment}{// Microarchitectural Early Cancel of an Access}}
\DoxyCodeLine{00062         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS = 0x4a, \textcolor{comment}{// Single-\/bit ECC Errors Recorded by Scrubber}}
\DoxyCodeLine{00063         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM11H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_SCRUBBER\_ERROR = 0x1, \textcolor{comment}{// Scrubber error}}
\DoxyCodeLine{00064         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM11H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_PIGGYBACK\_ERROR = 0x2, \textcolor{comment}{// Piggyback scrubber errors}}
\DoxyCodeLine{00065         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM11H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00066         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Prefetch Instructions Dispatched}}
\DoxyCodeLine{00067         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM11H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD = 0x1, \textcolor{comment}{// Load (Prefetch}}
\DoxyCodeLine{00068         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM11H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE = 0x2, \textcolor{comment}{// Store (PrefetchW)}}
\DoxyCodeLine{00069         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM11H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_NTA = 0x4, \textcolor{comment}{// NTA (PrefetchNTA)}}
\DoxyCodeLine{00070         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM11H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00071         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x4c, \textcolor{comment}{// DCACHE Misses by Locked Instructions}}
\DoxyCodeLine{00072         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_DATA\_CACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x2, \textcolor{comment}{// Data cache misses by locked instructions}}
\DoxyCodeLine{00073         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_ALL = 0x2, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00074         MEMORY\_REQUESTS = 0x65, \textcolor{comment}{// Memory Requests by Type}}
\DoxyCodeLine{00075         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_REQUESTS\_\_NON\_CACHEABLE = 0x1, \textcolor{comment}{// Requests to non-\/cacheable (UC) memory}}
\DoxyCodeLine{00076         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_REQUESTS\_\_WRITE\_COMBINING = 0x2, \textcolor{comment}{// Requests to write-\/combining (WC) memory or WC buffer flushes to WB memory}}
\DoxyCodeLine{00077         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_REQUESTS\_\_STREAMING\_STORE = 0x80, \textcolor{comment}{// Streaming store (SS) requests}}
\DoxyCodeLine{00078         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_REQUESTS\_\_ALL = 0x83, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00079         DATA\_PREFETCHES = 0x67, \textcolor{comment}{// Data Prefetcher}}
\DoxyCodeLine{00080         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM11H\_DATA\_PREFETCHES\_\_CANCELLED = 0x1, \textcolor{comment}{// Cancelled prefetches}}
\DoxyCodeLine{00081         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM11H\_DATA\_PREFETCHES\_\_ATTEMPTED = 0x2, \textcolor{comment}{// Prefetch attempts}}
\DoxyCodeLine{00082         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM11H\_DATA\_PREFETCHES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00083         SYSTEM\_READ\_RESPONSES = 0x6c, \textcolor{comment}{// System Read Responses by Coherency State}}
\DoxyCodeLine{00084         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM11H\_SYSTEM\_READ\_RESPONSES\_\_EXCLUSIVE = 0x1, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00085         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM11H\_SYSTEM\_READ\_RESPONSES\_\_MODIFIED = 0x2, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00086         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM11H\_SYSTEM\_READ\_RESPONSES\_\_SHARED = 0x4, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00087         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM11H\_SYSTEM\_READ\_RESPONSES\_\_DATA\_ERROR = 0x10, \textcolor{comment}{// Data Error}}
\DoxyCodeLine{00088         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM11H\_SYSTEM\_READ\_RESPONSES\_\_ALL = 0x17, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00089         QUADWORDS\_WRITTEN\_TO\_SYSTEM = 0x6d, \textcolor{comment}{// Quadwords Written to System}}
\DoxyCodeLine{00090         QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_QUADWORD\_WRITE\_TRANSFER = 0x1, \textcolor{comment}{// Quadword write transfer}}
\DoxyCodeLine{00091         QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM11H\_QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_ALL = 0x1, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00092         CPU\_CLK\_UNHALTED = 0x76, \textcolor{comment}{// CPU Clocks not Halted}}
\DoxyCodeLine{00093         REQUESTS\_TO\_L2 = 0x7d, \textcolor{comment}{// Requests to L2 Cache}}
\DoxyCodeLine{00094         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM11H\_REQUESTS\_TO\_L2\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00095         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM11H\_REQUESTS\_TO\_L2\_\_DATA = 0x2, \textcolor{comment}{// DC fill}}
\DoxyCodeLine{00096         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM11H\_REQUESTS\_TO\_L2\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB fill (page table walks)}}
\DoxyCodeLine{00097         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM11H\_REQUESTS\_TO\_L2\_\_SNOOP = 0x8, \textcolor{comment}{// Tag snoop request}}
\DoxyCodeLine{00098         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM11H\_REQUESTS\_TO\_L2\_\_CANCELLED = 0x10, \textcolor{comment}{// Cancelled request}}
\DoxyCodeLine{00099         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM11H\_REQUESTS\_TO\_L2\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00100         L2\_CACHE\_MISS = 0x7e, \textcolor{comment}{// L2 Cache Misses}}
\DoxyCodeLine{00101         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM11H\_L2\_CACHE\_MISS\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00102         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM11H\_L2\_CACHE\_MISS\_\_DATA = 0x2, \textcolor{comment}{// DC fill (includes possible replays}}
\DoxyCodeLine{00103         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM11H\_L2\_CACHE\_MISS\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB page table walk}}
\DoxyCodeLine{00104         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM11H\_L2\_CACHE\_MISS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00105         L2\_FILL\_WRITEBACK = 0x7f, \textcolor{comment}{// L2 Fill/Writeback}}
\DoxyCodeLine{00106         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM11H\_L2\_FILL\_WRITEBACK\_\_L2\_FILLS = 0x1, \textcolor{comment}{// L2 fills (victims from L1 caches}}
\DoxyCodeLine{00107         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM11H\_L2\_FILL\_WRITEBACK\_\_L2\_WRITEBACKS = 0x2, \textcolor{comment}{// L2 Writebacks to system.}}
\DoxyCodeLine{00108         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM11H\_L2\_FILL\_WRITEBACK\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00109         INSTRUCTION\_CACHE\_FETCHES = 0x80, \textcolor{comment}{// Instruction Cache Fetches}}
\DoxyCodeLine{00110         INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// Instruction Cache Misses}}
\DoxyCodeLine{00111         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Instruction Cache Refills from L2}}
\DoxyCodeLine{00112         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Instruction Cache Refills from System}}
\DoxyCodeLine{00113         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Hit}}
\DoxyCodeLine{00114         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Miss}}
\DoxyCodeLine{00115         PIPELINE\_RESTART\_DUE\_TO\_INSTRUCTION\_STREAM\_PROBE = 0x86, \textcolor{comment}{// Pipeline Restart Due to Instruction Stream Probe}}
\DoxyCodeLine{00116         INSTRUCTION\_FETCH\_STALL = 0x87, \textcolor{comment}{// Instruction Fetch Stall}}
\DoxyCodeLine{00117         RETURN\_STACK\_HITS = 0x88, \textcolor{comment}{// Return Stack Hits}}
\DoxyCodeLine{00118         RETURN\_STACK\_OVERFLOWS = 0x89, \textcolor{comment}{// Return Stack Overflows}}
\DoxyCodeLine{00119         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Retired Instructions}}
\DoxyCodeLine{00120         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Retired uops}}
\DoxyCodeLine{00121         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Retired Branch Instructions}}
\DoxyCodeLine{00122         RETIRED\_MISPREDICTED\_BRANCH\_INSTRUCTIONS = 0xc3, \textcolor{comment}{// Retired Mispredicted Branch Instructions}}
\DoxyCodeLine{00123         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Retired Taken Branch Instructions}}
\DoxyCodeLine{00124         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Retired Taken Branch Instructions Mispredicted}}
\DoxyCodeLine{00125         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Retired Far Control Transfers}}
\DoxyCodeLine{00126         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// Retired Branch Resyncs}}
\DoxyCodeLine{00127         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Retired Near Returns}}
\DoxyCodeLine{00128         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Retired Near Returns Mispredicted}}
\DoxyCodeLine{00129         RETIRED\_INDIRECT\_BRANCHES\_MISPREDICTED = 0xca, \textcolor{comment}{// Retired Indirect Branches Mispredicted}}
\DoxyCodeLine{00130         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Retired MMX/FP Instructions}}
\DoxyCodeLine{00131         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_X87 = 0x1, \textcolor{comment}{// X87 instructions}}
\DoxyCodeLine{00132         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MMX\_AND\_3DNOW = 0x2, \textcolor{comment}{// MMX and 3DNow! instructions}}
\DoxyCodeLine{00133         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_PACKED\_SSE\_AND\_SSE2 = 0x4, \textcolor{comment}{// Packed SSE and SSE2 instructions}}
\DoxyCodeLine{00134         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_SCALAR\_SSE\_AND\_SSE2 = 0x8, \textcolor{comment}{// Scalar SSE and SSE2 instructions}}
\DoxyCodeLine{00135         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00136         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS = 0xcc, \textcolor{comment}{// Retired Fastpath Double Op Instructions}}
\DoxyCodeLine{00137         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_POSITION\_0 = 0x1, \textcolor{comment}{// With low op in position 0}}
\DoxyCodeLine{00138         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_POSITION\_1 = 0x2, \textcolor{comment}{// With low op in position 1}}
\DoxyCodeLine{00139         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_POSITION\_2 = 0x4, \textcolor{comment}{// With low op in position 2}}
\DoxyCodeLine{00140         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM11H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00141         INTERRUPTS\_MASKED\_CYCLES = 0xcd, \textcolor{comment}{// Interrupts-\/Masked Cycles}}
\DoxyCodeLine{00142         INTERRUPTS\_MASKED\_CYCLES\_WITH\_INTERRUPT\_PENDING = 0xce, \textcolor{comment}{// Interrupts-\/Masked Cycles with Interrupt Pending}}
\DoxyCodeLine{00143         INTERRUPTS\_TAKEN = 0xcf, \textcolor{comment}{// Interrupts Taken}}
\DoxyCodeLine{00144         DECODER\_EMPTY = 0xd0, \textcolor{comment}{// Decoder Empty}}
\DoxyCodeLine{00145         DISPATCH\_STALLS = 0xd1, \textcolor{comment}{// Dispatch Stalls}}
\DoxyCodeLine{00146         DISPATCH\_STALL\_FOR\_BRANCH\_ABORT = 0xd2, \textcolor{comment}{// Dispatch Stall for Branch Abort to Retire}}
\DoxyCodeLine{00147         DISPATCH\_STALL\_FOR\_SERIALIZATION = 0xd3, \textcolor{comment}{// Dispatch Stall for Serialization}}
\DoxyCodeLine{00148         DISPATCH\_STALL\_FOR\_SEGMENT\_LOAD = 0xd4, \textcolor{comment}{// Dispatch Stall for Segment Load}}
\DoxyCodeLine{00149         DISPATCH\_STALL\_FOR\_REORDER\_BUFFER\_FULL = 0xd5, \textcolor{comment}{// Dispatch Stall for Reorder Buffer Full}}
\DoxyCodeLine{00150         DISPATCH\_STALL\_FOR\_RESERVATION\_STATION\_FULL = 0xd6, \textcolor{comment}{// Dispatch Stall for Reservation Station Full}}
\DoxyCodeLine{00151         DISPATCH\_STALL\_FOR\_FPU\_FULL = 0xd7, \textcolor{comment}{// Dispatch Stall for FPU Full}}
\DoxyCodeLine{00152         DISPATCH\_STALL\_FOR\_LS\_FULL = 0xd8, \textcolor{comment}{// Dispatch Stall for LS Full}}
\DoxyCodeLine{00153         DISPATCH\_STALL\_WAITING\_FOR\_ALL\_QUIET = 0xd9, \textcolor{comment}{// Dispatch Stall Waiting for All Quiet}}
\DoxyCodeLine{00154         DISPATCH\_STALL\_FOR\_FAR\_TRANSFER\_OR\_RSYNC = 0xda, \textcolor{comment}{// Dispatch Stall for Far Transfer or Resync to Retire}}
\DoxyCodeLine{00155         FPU\_EXCEPTIONS = 0xdb, \textcolor{comment}{// FPU Exceptions}}
\DoxyCodeLine{00156         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM11H\_FPU\_EXCEPTIONS\_\_X87\_RECLASS\_MICROFAULTS = 0x1, \textcolor{comment}{// X87 reclass microfaults}}
\DoxyCodeLine{00157         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM11H\_FPU\_EXCEPTIONS\_\_SSE\_RETYPE\_MICROFAULTS = 0x2, \textcolor{comment}{// SSE retype microfaults}}
\DoxyCodeLine{00158         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM11H\_FPU\_EXCEPTIONS\_\_SSE\_RECLASS\_MICROFAULTS = 0x4, \textcolor{comment}{// SSE reclass microfaults}}
\DoxyCodeLine{00159         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM11H\_FPU\_EXCEPTIONS\_\_SSE\_AND\_X87\_MICROTRAPS = 0x8, \textcolor{comment}{// SSE and x87 microtraps}}
\DoxyCodeLine{00160         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM11H\_FPU\_EXCEPTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00161         DR0\_BREAKPOINT\_MATCHES = 0xdc, \textcolor{comment}{// DR0 Breakpoint Matches}}
\DoxyCodeLine{00162         DR1\_BREAKPOINT\_MATCHES = 0xdd, \textcolor{comment}{// DR1 Breakpoint Matches}}
\DoxyCodeLine{00163         DR2\_BREAKPOINT\_MATCHES = 0xde, \textcolor{comment}{// DR2 Breakpoint Matches}}
\DoxyCodeLine{00164         DR3\_BREAKPOINT\_MATCHES = 0xdf, \textcolor{comment}{// DR3 Breakpoint Matches}}
\DoxyCodeLine{00165         DRAM\_ACCESSES = 0xe0, \textcolor{comment}{// DRAM Accesses}}
\DoxyCodeLine{00166         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_DCT0\_PAGE\_HIT = 0x1, \textcolor{comment}{// DCT0 Page hit}}
\DoxyCodeLine{00167         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_DCT0\_PAGE\_MISS = 0x2, \textcolor{comment}{// DCT0 Page Miss}}
\DoxyCodeLine{00168         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_DCT0\_PAGE\_CONFLICT = 0x4, \textcolor{comment}{// DCT0 Page Conflict}}
\DoxyCodeLine{00169         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_DCT1\_PAGE\_HIT = 0x8, \textcolor{comment}{// DCT1 Page hit}}
\DoxyCodeLine{00170         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_DCT1\_PAGE\_MISS = 0x10, \textcolor{comment}{// DCT1 Page Miss}}
\DoxyCodeLine{00171         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_DCT1\_PAGE\_CONFLICT = 0x20, \textcolor{comment}{// DCT1 Page Conflict}}
\DoxyCodeLine{00172         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_WRITE\_REQUEST = 0x40, \textcolor{comment}{// Write request.}}
\DoxyCodeLine{00173         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_READ\_REQUEST = 0x80, \textcolor{comment}{// Read request.}}
\DoxyCodeLine{00174         DRAM\_ACCESSES\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_ACCESSES\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00175         DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS = 0xe1, \textcolor{comment}{// DRAM Controller Page Table Events}}
\DoxyCodeLine{00176         DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_DCT\_PAGE\_TABLE\_OVERFLOW = 0x1, \textcolor{comment}{// DCT Page Table Overflow}}
\DoxyCodeLine{00177         DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_STALE\_TABLE\_ENTRY\_HITS = 0x2, \textcolor{comment}{// Number of stale table entry hits. (hit on a page closed too soon).}}
\DoxyCodeLine{00178         DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_IDLE\_CYCLE\_LIMIT\_INCREMENTED = 0x4, \textcolor{comment}{// Page table idle cycle limit incremented.}}
\DoxyCodeLine{00179         DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_IDLE\_CYCLE\_LIMIT\_DECREMENTED = 0x8, \textcolor{comment}{// Page table idle cycle limit decremented.}}
\DoxyCodeLine{00180         DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_DRAM\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00181         MEMORY\_CONTROLLER\_TURNAROUNDS = 0xe3, \textcolor{comment}{// Memory Controller Turnarounds}}
\DoxyCodeLine{00182         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_READ\_TO\_WRITE = 0x1, \textcolor{comment}{// DCT0 read-\/to-\/write turnaround.}}
\DoxyCodeLine{00183         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_WRITE\_TO\_READ = 0x2, \textcolor{comment}{// DCT0 write-\/to-\/read turnaround}}
\DoxyCodeLine{00184         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_DIMM = 0x4, \textcolor{comment}{// DCT0 DIMM (chip select) turnaround}}
\DoxyCodeLine{00185         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_READ\_TO\_WRITE = 0x8, \textcolor{comment}{// DCT1 read-\/to-\/write turnaround.}}
\DoxyCodeLine{00186         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_WRITE\_TO\_READ = 0x10, \textcolor{comment}{// DCT1 write-\/to-\/read turnaround}}
\DoxyCodeLine{00187         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_DIMM = 0x20, \textcolor{comment}{// DCT1 DIMM (chip select) turnaround}}
\DoxyCodeLine{00188         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00189         MEMORY\_CONTROLLER\_RBD\_QUEUE = 0xe4, \textcolor{comment}{// Memory Controller RBD Queue Events}}
\DoxyCodeLine{00190         MEMORY\_CONTROLLER\_RBD\_QUEUE\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_RBD\_QUEUE\_\_COUNTER\_REACHED = 0x4, \textcolor{comment}{// F2x[1}}
\DoxyCodeLine{00191         MEMORY\_CONTROLLER\_RBD\_QUEUE\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_RBD\_QUEUE\_\_ALL = 0x4, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00192         THERMAL\_STATUS = 0xe8, \textcolor{comment}{// Thermal Status}}
\DoxyCodeLine{00193         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM11H\_THERMAL\_STATUS\_\_MEMHOT\_L\_ASSERTIONS = 0x1, \textcolor{comment}{// Number of clocks MEMHOT\_L is asserted.}}
\DoxyCodeLine{00194         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM11H\_THERMAL\_STATUS\_\_HTC\_TRANSITIONS = 0x4, \textcolor{comment}{// Number of times the HTC transitions from inactive to active.}}
\DoxyCodeLine{00195         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM11H\_THERMAL\_STATUS\_\_CLOCKS\_HTC\_P\_STATE\_INACTIVE = 0x20, \textcolor{comment}{// Number of clocks HTC P-\/state is inactive.}}
\DoxyCodeLine{00196         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM11H\_THERMAL\_STATUS\_\_CLOCKS\_HTC\_P\_STATE\_ACTIVE = 0x40, \textcolor{comment}{// Number of clocks HTC P-\/state is active}}
\DoxyCodeLine{00197         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM11H\_THERMAL\_STATUS\_\_PROCHOT\_L\_ASSERTIONS = 0x80, \textcolor{comment}{// PROCHOT\_L asserted by an external source and the assertion causes a P-\/state change.}}
\DoxyCodeLine{00198         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM11H\_THERMAL\_STATUS\_\_ALL = 0xe5, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00199         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO = 0xe9, \textcolor{comment}{// CPU/IO Requests to Memory/IO}}
\DoxyCodeLine{00200         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM11H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_I\_O = 0xa1, \textcolor{comment}{// IO to IO}}
\DoxyCodeLine{00201         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM11H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_MEM = 0xa2, \textcolor{comment}{// IO to Mem}}
\DoxyCodeLine{00202         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM11H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_I\_O = 0xa4, \textcolor{comment}{// CPU to IO}}
\DoxyCodeLine{00203         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM11H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_MEM = 0xa8, \textcolor{comment}{// CPU to Mem}}
\DoxyCodeLine{00204         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM11H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_ALL = 0xaf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00205         CACHE\_BLOCK = 0xea, \textcolor{comment}{// Cache Block Commands}}
\DoxyCodeLine{00206         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM11H\_CACHE\_BLOCK\_\_VICTIM\_WRITEBACK = 0x1, \textcolor{comment}{// Victim Block (Writeback)}}
\DoxyCodeLine{00207         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM11H\_CACHE\_BLOCK\_\_DCACHE\_LOAD\_MISS = 0x4, \textcolor{comment}{// Read Block (Dcache load miss refill)}}
\DoxyCodeLine{00208         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM11H\_CACHE\_BLOCK\_\_SHARED\_ICACHE\_REFILL = 0x8, \textcolor{comment}{// Read Block Shared (Icache refill)}}
\DoxyCodeLine{00209         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM11H\_CACHE\_BLOCK\_\_READ\_BLOCK\_MODIFIED = 0x10, \textcolor{comment}{// Read Block Modified (Dcache store miss refill)}}
\DoxyCodeLine{00210         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM11H\_CACHE\_BLOCK\_\_READ\_TO\_DIRTY = 0x20, \textcolor{comment}{// Change-\/to-\/Dirty (first store to clean block already in cache)}}
\DoxyCodeLine{00211         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM11H\_CACHE\_BLOCK\_\_ALL = 0x3d, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00212         SIZED\_COMMANDS = 0xeb, \textcolor{comment}{// Sized Commands}}
\DoxyCodeLine{00213         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_BYTE = 0x1, \textcolor{comment}{// Non-\/Posted SzWr Byte (1-\/32 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00214         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_DWORD = 0x2, \textcolor{comment}{// Non-\/Posted SzWr DW (1-\/16 dwords) Legacy or mapped IO}}
\DoxyCodeLine{00215         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_BYTE = 0x4, \textcolor{comment}{// Posted SzWr Byte (1-\/32 bytes) Subcache-\/line DMA writes}}
\DoxyCodeLine{00216         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_DWORD = 0x8, \textcolor{comment}{// Posted SzWr DW (1-\/16 dwords) Block-\/oriented DMA writes}}
\DoxyCodeLine{00217         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_READ\_BYTE\_4\_BYTES = 0x10, \textcolor{comment}{// SzRd Byte (4 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00218         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_READ\_DWORD\_1\_16\_DWORDS = 0x20, \textcolor{comment}{// SzRd DW (1-\/16 dwords) Block-\/oriented DMA reads}}
\DoxyCodeLine{00219         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM11H\_SIZED\_COMMANDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00220         PROBE = 0xec, \textcolor{comment}{// Probe Responses and Upstream Requests}}
\DoxyCodeLine{00221         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_MISS = 0x1, \textcolor{comment}{// Probe miss}}
\DoxyCodeLine{00222         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_HIT\_CLEAN = 0x2, \textcolor{comment}{// Probe hit clean}}
\DoxyCodeLine{00223         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_HIT\_DIRTY\_NO\_MEMORY\_CANCEL = 0x4, \textcolor{comment}{// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)}}
\DoxyCodeLine{00224         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_HIT\_DIRTY\_WITH\_MEMORY\_CANCEL = 0x8, \textcolor{comment}{// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)}}
\DoxyCodeLine{00225         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_UPSTREAM\_DISPLAY\_REFRESH\_READS = 0x10, \textcolor{comment}{// Upstream display refresh/ISOC reads.}}
\DoxyCodeLine{00226         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_UPSTREAM\_NON\_DISPLAY\_REFRESH\_READS = 0x20, \textcolor{comment}{// Upstream non-\/display refresh reads.}}
\DoxyCodeLine{00227         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_UPSTREAM\_ISOC\_WRITES = 0x40, \textcolor{comment}{// Upstream ISOC writes.}}
\DoxyCodeLine{00228         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_UPSTREAM\_NON\_ISOC\_WRITES = 0x80, \textcolor{comment}{// Upstream non-\/ISOC writes.}}
\DoxyCodeLine{00229         PROBE\_\_MASK\_\_AMD64\_FAM11H\_PROBE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00230         DEV = 0xee, \textcolor{comment}{// DEV Events}}
\DoxyCodeLine{00231         DEV\_\_MASK\_\_AMD64\_FAM11H\_DEV\_\_DEV\_HIT = 0x10, \textcolor{comment}{// DEV hit}}
\DoxyCodeLine{00232         DEV\_\_MASK\_\_AMD64\_FAM11H\_DEV\_\_DEV\_MISS = 0x20, \textcolor{comment}{// DEV miss}}
\DoxyCodeLine{00233         DEV\_\_MASK\_\_AMD64\_FAM11H\_DEV\_\_DEV\_ERROR = 0x40, \textcolor{comment}{// DEV error}}
\DoxyCodeLine{00234         DEV\_\_MASK\_\_AMD64\_FAM11H\_DEV\_\_ALL = 0x70, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00235         HYPERTRANSPORT\_LINK0 = 0xf6, \textcolor{comment}{// HyperTransport Link 0 Transmit Bandwidth}}
\DoxyCodeLine{00236         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_COMMAND\_DWORD\_SENT = 0x1, \textcolor{comment}{// Command DWORD sent}}
\DoxyCodeLine{00237         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_ADDRESS\_DWORD\_SENT = 0x2, \textcolor{comment}{// Address DWORD sent}}
\DoxyCodeLine{00238         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_DATA\_DWORD\_SENT = 0x4, \textcolor{comment}{// Data DWORD sent}}
\DoxyCodeLine{00239         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_BUFFER\_RELEASE\_DWORD\_SENT = 0x8, \textcolor{comment}{// Buffer release DWORD sent}}
\DoxyCodeLine{00240         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_NOP\_DWORD\_SENT = 0x10, \textcolor{comment}{// Nop DW sent (idle)}}
\DoxyCodeLine{00241         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00242         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM11H\_HYPERTRANSPORT\_LINK0\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00243         MEMORY\_CONTROLLER\_REQUESTS = 0x1f0, \textcolor{comment}{// Memory Controller Requests}}
\DoxyCodeLine{00244         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_WRITES = 0x8, \textcolor{comment}{// 32 Bytes Sized Writes}}
\DoxyCodeLine{00245         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_WRITES = 0x10, \textcolor{comment}{// 64 Bytes Sized Writes}}
\DoxyCodeLine{00246         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_READS = 0x20, \textcolor{comment}{// 32 Bytes Sized Reads}}
\DoxyCodeLine{00247         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_READS = 0x40, \textcolor{comment}{// 64 Byte Sized Reads}}
\DoxyCodeLine{00248         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM11H\_MEMORY\_CONTROLLER\_REQUESTS\_\_ALL = 0x78, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00249         SIDEBAND\_SIGNALS = 0x1e9, \textcolor{comment}{// Sideband Signals and Special Cycles}}
\DoxyCodeLine{00250         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM11H\_SIDEBAND\_SIGNALS\_\_HALT = 0x1, \textcolor{comment}{// HALT}}
\DoxyCodeLine{00251         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM11H\_SIDEBAND\_SIGNALS\_\_STOPGRANT = 0x2, \textcolor{comment}{// STOPGRANT}}
\DoxyCodeLine{00252         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM11H\_SIDEBAND\_SIGNALS\_\_SHUTDOWN = 0x4, \textcolor{comment}{// SHUTDOWN}}
\DoxyCodeLine{00253         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM11H\_SIDEBAND\_SIGNALS\_\_WBINVD = 0x8, \textcolor{comment}{// WBINVD}}
\DoxyCodeLine{00254         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM11H\_SIDEBAND\_SIGNALS\_\_INVD = 0x10, \textcolor{comment}{// INVD}}
\DoxyCodeLine{00255         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM11H\_SIDEBAND\_SIGNALS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00256         INTERRUPT\_EVENTS = 0x1ea, \textcolor{comment}{// Interrupt Events}}
\DoxyCodeLine{00257         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_FIXED\_AND\_LPA = 0x1, \textcolor{comment}{// Fixed and LPA}}
\DoxyCodeLine{00258         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_LPA = 0x2, \textcolor{comment}{// LPA}}
\DoxyCodeLine{00259         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_SMI = 0x4, \textcolor{comment}{// SMI}}
\DoxyCodeLine{00260         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_NMI = 0x8, \textcolor{comment}{// NMI}}
\DoxyCodeLine{00261         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_INIT = 0x10, \textcolor{comment}{// INIT}}
\DoxyCodeLine{00262         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_STARTUP = 0x20, \textcolor{comment}{// STARTUP}}
\DoxyCodeLine{00263         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_INT = 0x40, \textcolor{comment}{// INT}}
\DoxyCodeLine{00264         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_EOI = 0x80, \textcolor{comment}{// EOI}}
\DoxyCodeLine{00265         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM11H\_INTERRUPT\_EVENTS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00266         }
\DoxyCodeLine{00267     \};}
\DoxyCodeLine{00268 \};}
\DoxyCodeLine{00269 }
\DoxyCodeLine{00270 \textcolor{keyword}{namespace }fam11h = optkit::amd64::fam11h;}

\end{DoxyCode}
