<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LED.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="an_gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bcd2bin.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcd2bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bin2bcd.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cal.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="cal.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="cal_drc.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="calculator.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="calculator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="calculator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="calculator.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter163.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="counter163.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab3.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab4.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab4.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab4.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab4_drc.vf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mmux.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mmux.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mod10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mod10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mod6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mod6.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myCLK.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pause.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="state.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="state.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="state.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="state.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="state.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1529502024" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1529502024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529509175" xil_pn:in_ck="8283318324112315790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2244262977316972117" xil_pn:start_ts="1529509168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cal.vf"/>
      <outfile xil_pn:name="counter163.vf"/>
      <outfile xil_pn:name="lab3.vf"/>
      <outfile xil_pn:name="lab4.vf"/>
      <outfile xil_pn:name="mod10.vf"/>
      <outfile xil_pn:name="mod6.vf"/>
    </transform>
    <transform xil_pn:end_ts="1529502031" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4903278635462754982" xil_pn:start_ts="1529502031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529502031" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1529502031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529502031" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8405625276370897261" xil_pn:start_ts="1529502031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529506712" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1529506712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529502031" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5390859707663635792" xil_pn:start_ts="1529502031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529509198" xil_pn:in_ck="-7043817636904806119" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3549988682508561074" xil_pn:start_ts="1529509175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab4.jhd"/>
      <outfile xil_pn:name="lab4.lso"/>
      <outfile xil_pn:name="lab4.ngc"/>
      <outfile xil_pn:name="lab4.ngr"/>
      <outfile xil_pn:name="lab4.prj"/>
      <outfile xil_pn:name="lab4.stx"/>
      <outfile xil_pn:name="lab4.syr"/>
      <outfile xil_pn:name="lab4.xst"/>
      <outfile xil_pn:name="lab4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1529502264" xil_pn:in_ck="-4506143813624253022" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891429" xil_pn:start_ts="1529502263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529509212" xil_pn:in_ck="4635077252893585035" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7693684788602763031" xil_pn:start_ts="1529509204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab4.bld"/>
      <outfile xil_pn:name="lab4.ngd"/>
      <outfile xil_pn:name="lab4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1529509218" xil_pn:in_ck="4635077252893585036" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1529509212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab4.pcf"/>
      <outfile xil_pn:name="lab4_map.map"/>
      <outfile xil_pn:name="lab4_map.mrp"/>
      <outfile xil_pn:name="lab4_map.ncd"/>
      <outfile xil_pn:name="lab4_map.ngm"/>
      <outfile xil_pn:name="lab4_map.xrpt"/>
      <outfile xil_pn:name="lab4_summary.xml"/>
      <outfile xil_pn:name="lab4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1529509241" xil_pn:in_ck="864770633024168869" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1529509218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab4.ncd"/>
      <outfile xil_pn:name="lab4.pad"/>
      <outfile xil_pn:name="lab4.par"/>
      <outfile xil_pn:name="lab4.ptwx"/>
      <outfile xil_pn:name="lab4.unroutes"/>
      <outfile xil_pn:name="lab4.xpi"/>
      <outfile xil_pn:name="lab4_pad.csv"/>
      <outfile xil_pn:name="lab4_pad.txt"/>
      <outfile xil_pn:name="lab4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1529509256" xil_pn:in_ck="4731962947174" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1529509243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab4.bgn"/>
      <outfile xil_pn:name="lab4.bit"/>
      <outfile xil_pn:name="lab4.drc"/>
      <outfile xil_pn:name="lab4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1529509241" xil_pn:in_ck="4635077252893584904" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1529509236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab4.twr"/>
      <outfile xil_pn:name="lab4.twx"/>
    </transform>
  </transforms>

</generated_project>
