#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep 16 13:10:54 2020
# Process ID: 29223
# Current directory: /home/kawamata/git/nexysa7prj/sim_uartrx
# Command line: vivado
# Log file: /home/kawamata/git/nexysa7prj/sim_uartrx/vivado.log
# Journal file: /home/kawamata/git/nexysa7prj/sim_uartrx/vivado.jou
#-----------------------------------------------------------
start_gui
create_project uartrtx . -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files -norecurse /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx_top.sv
add_files -fileset constrs_1 -norecurse /home/kawamata/git/nexysa7prj/sim_uartrx/a7.xdc
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep 16 13:12:56 2020] Launched synth_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/synth_1/runme.log
[Wed Sep 16 13:12:56 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF4C5A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/uartrtx_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/uartrtx_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep 16 13:18:34 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep 16 13:20:18 2020] Launched synth_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/synth_1/runme.log
[Wed Sep 16 13:20:18 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Sep 16 13:21:08 2020] Launched synth_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Sep 16 13:21:49 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep 16 13:22:58 2020] Launched impl_1...
Run output will be captured here: /home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/uartrtx_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/kawamata/git/nexysa7prj/sim_uartrx/uartrtx.runs/impl_1/uartrtx_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
