#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SPIM_BSPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* SPIM_IntClock */
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

/* spi_ss */
spi_ss__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
spi_ss__0__MASK EQU 0x20
spi_ss__0__PC EQU CYREG_PRT12_PC5
spi_ss__0__PORT EQU 12
spi_ss__0__SHIFT EQU 5
spi_ss__AG EQU CYREG_PRT12_AG
spi_ss__BIE EQU CYREG_PRT12_BIE
spi_ss__BIT_MASK EQU CYREG_PRT12_BIT_MASK
spi_ss__BYP EQU CYREG_PRT12_BYP
spi_ss__DM0 EQU CYREG_PRT12_DM0
spi_ss__DM1 EQU CYREG_PRT12_DM1
spi_ss__DM2 EQU CYREG_PRT12_DM2
spi_ss__DR EQU CYREG_PRT12_DR
spi_ss__INP_DIS EQU CYREG_PRT12_INP_DIS
spi_ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
spi_ss__MASK EQU 0x20
spi_ss__PORT EQU 12
spi_ss__PRT EQU CYREG_PRT12_PRT
spi_ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
spi_ss__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
spi_ss__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
spi_ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
spi_ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
spi_ss__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
spi_ss__PS EQU CYREG_PRT12_PS
spi_ss__SHIFT EQU 5
spi_ss__SIO_CFG EQU CYREG_PRT12_SIO_CFG
spi_ss__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
spi_ss__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
spi_ss__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
spi_ss__SLW EQU CYREG_PRT12_SLW

/* spi_miso */
spi_miso__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
spi_miso__0__MASK EQU 0x04
spi_miso__0__PC EQU CYREG_PRT12_PC2
spi_miso__0__PORT EQU 12
spi_miso__0__SHIFT EQU 2
spi_miso__AG EQU CYREG_PRT12_AG
spi_miso__BIE EQU CYREG_PRT12_BIE
spi_miso__BIT_MASK EQU CYREG_PRT12_BIT_MASK
spi_miso__BYP EQU CYREG_PRT12_BYP
spi_miso__DM0 EQU CYREG_PRT12_DM0
spi_miso__DM1 EQU CYREG_PRT12_DM1
spi_miso__DM2 EQU CYREG_PRT12_DM2
spi_miso__DR EQU CYREG_PRT12_DR
spi_miso__INP_DIS EQU CYREG_PRT12_INP_DIS
spi_miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
spi_miso__MASK EQU 0x04
spi_miso__PORT EQU 12
spi_miso__PRT EQU CYREG_PRT12_PRT
spi_miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
spi_miso__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
spi_miso__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
spi_miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
spi_miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
spi_miso__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
spi_miso__PS EQU CYREG_PRT12_PS
spi_miso__SHIFT EQU 2
spi_miso__SIO_CFG EQU CYREG_PRT12_SIO_CFG
spi_miso__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
spi_miso__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
spi_miso__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
spi_miso__SLW EQU CYREG_PRT12_SLW

/* spi_mosi */
spi_mosi__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
spi_mosi__0__MASK EQU 0x08
spi_mosi__0__PC EQU CYREG_PRT12_PC3
spi_mosi__0__PORT EQU 12
spi_mosi__0__SHIFT EQU 3
spi_mosi__AG EQU CYREG_PRT12_AG
spi_mosi__BIE EQU CYREG_PRT12_BIE
spi_mosi__BIT_MASK EQU CYREG_PRT12_BIT_MASK
spi_mosi__BYP EQU CYREG_PRT12_BYP
spi_mosi__DM0 EQU CYREG_PRT12_DM0
spi_mosi__DM1 EQU CYREG_PRT12_DM1
spi_mosi__DM2 EQU CYREG_PRT12_DM2
spi_mosi__DR EQU CYREG_PRT12_DR
spi_mosi__INP_DIS EQU CYREG_PRT12_INP_DIS
spi_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
spi_mosi__MASK EQU 0x08
spi_mosi__PORT EQU 12
spi_mosi__PRT EQU CYREG_PRT12_PRT
spi_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
spi_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
spi_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
spi_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
spi_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
spi_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
spi_mosi__PS EQU CYREG_PRT12_PS
spi_mosi__SHIFT EQU 3
spi_mosi__SIO_CFG EQU CYREG_PRT12_SIO_CFG
spi_mosi__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
spi_mosi__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
spi_mosi__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
spi_mosi__SLW EQU CYREG_PRT12_SLW

/* spi_sclk */
spi_sclk__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
spi_sclk__0__MASK EQU 0x10
spi_sclk__0__PC EQU CYREG_PRT12_PC4
spi_sclk__0__PORT EQU 12
spi_sclk__0__SHIFT EQU 4
spi_sclk__AG EQU CYREG_PRT12_AG
spi_sclk__BIE EQU CYREG_PRT12_BIE
spi_sclk__BIT_MASK EQU CYREG_PRT12_BIT_MASK
spi_sclk__BYP EQU CYREG_PRT12_BYP
spi_sclk__DM0 EQU CYREG_PRT12_DM0
spi_sclk__DM1 EQU CYREG_PRT12_DM1
spi_sclk__DM2 EQU CYREG_PRT12_DM2
spi_sclk__DR EQU CYREG_PRT12_DR
spi_sclk__INP_DIS EQU CYREG_PRT12_INP_DIS
spi_sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
spi_sclk__MASK EQU 0x10
spi_sclk__PORT EQU 12
spi_sclk__PRT EQU CYREG_PRT12_PRT
spi_sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
spi_sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
spi_sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
spi_sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
spi_sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
spi_sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
spi_sclk__PS EQU CYREG_PRT12_PS
spi_sclk__SHIFT EQU 4
spi_sclk__SIO_CFG EQU CYREG_PRT12_SIO_CFG
spi_sclk__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
spi_sclk__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
spi_sclk__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
spi_sclk__SLW EQU CYREG_PRT12_SLW

/* spi_rx_int */
spi_rx_int__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
spi_rx_int__0__MASK EQU 0x40
spi_rx_int__0__PC EQU CYREG_PRT12_PC6
spi_rx_int__0__PORT EQU 12
spi_rx_int__0__SHIFT EQU 6
spi_rx_int__AG EQU CYREG_PRT12_AG
spi_rx_int__BIE EQU CYREG_PRT12_BIE
spi_rx_int__BIT_MASK EQU CYREG_PRT12_BIT_MASK
spi_rx_int__BYP EQU CYREG_PRT12_BYP
spi_rx_int__DM0 EQU CYREG_PRT12_DM0
spi_rx_int__DM1 EQU CYREG_PRT12_DM1
spi_rx_int__DM2 EQU CYREG_PRT12_DM2
spi_rx_int__DR EQU CYREG_PRT12_DR
spi_rx_int__INP_DIS EQU CYREG_PRT12_INP_DIS
spi_rx_int__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
spi_rx_int__MASK EQU 0x40
spi_rx_int__PORT EQU 12
spi_rx_int__PRT EQU CYREG_PRT12_PRT
spi_rx_int__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
spi_rx_int__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
spi_rx_int__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
spi_rx_int__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
spi_rx_int__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
spi_rx_int__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
spi_rx_int__PS EQU CYREG_PRT12_PS
spi_rx_int__SHIFT EQU 6
spi_rx_int__SIO_CFG EQU CYREG_PRT12_SIO_CFG
spi_rx_int__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
spi_rx_int__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
spi_rx_int__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
spi_rx_int__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
