
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)


-- Executing script file `aes_192.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v' to AST representation.
Generating RTLIL representation for module `\table_lookup'.
Generating RTLIL representation for module `\S4'.
Generating RTLIL representation for module `\T'.
Generating RTLIL representation for module `\S'.
Generating RTLIL representation for module `\xS'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v' to AST representation.
Generating RTLIL representation for module `\one_round'.
Generating RTLIL representation for module `\final_round'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v' to AST representation.
Generating RTLIL representation for module `\aes_192'.
Generating RTLIL representation for module `\expand_key_type_A_192'.
Generating RTLIL representation for module `\expand_key_type_B_192'.
Generating RTLIL representation for module `\expand_key_type_C_192'.
Generating RTLIL representation for module `\expand_key_type_D_192'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192

5.2. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192
Removed 0 unused modules.
Mapping positional arguments of cell expand_key_type_D_192.S4_0 (S4).
Mapping positional arguments of cell expand_key_type_C_192.S4_0 (S4).
Mapping positional arguments of cell expand_key_type_A_192.S4_0 (S4).
Mapping positional arguments of cell aes_192.rf (final_round).
Mapping positional arguments of cell aes_192.r11 (one_round).
Mapping positional arguments of cell aes_192.r10 (one_round).
Mapping positional arguments of cell aes_192.r9 (one_round).
Mapping positional arguments of cell aes_192.r8 (one_round).
Mapping positional arguments of cell aes_192.r7 (one_round).
Mapping positional arguments of cell aes_192.r6 (one_round).
Mapping positional arguments of cell aes_192.r5 (one_round).
Mapping positional arguments of cell aes_192.r4 (one_round).
Mapping positional arguments of cell aes_192.r3 (one_round).
Mapping positional arguments of cell aes_192.r2 (one_round).
Mapping positional arguments of cell aes_192.r1 (one_round).
Mapping positional arguments of cell aes_192.a11 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a10 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a9 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a8 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a7 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a6 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a5 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a4 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a3 (expand_key_type_C_192).
Mapping positional arguments of cell aes_192.a2 (expand_key_type_A_192).
Mapping positional arguments of cell aes_192.a1 (expand_key_type_B_192).
Mapping positional arguments of cell aes_192.a0 (expand_key_type_D_192).
Mapping positional arguments of cell final_round.S4_4 (S4).
Mapping positional arguments of cell final_round.S4_3 (S4).
Mapping positional arguments of cell final_round.S4_2 (S4).
Mapping positional arguments of cell final_round.S4_1 (S4).
Mapping positional arguments of cell one_round.t3 (table_lookup).
Mapping positional arguments of cell one_round.t2 (table_lookup).
Mapping positional arguments of cell one_round.t1 (table_lookup).
Mapping positional arguments of cell one_round.t0 (table_lookup).
Mapping positional arguments of cell T.s4 (xS).
Mapping positional arguments of cell T.s0 (S).
Mapping positional arguments of cell S4.S_3 (S).
Mapping positional arguments of cell S4.S_2 (S).
Mapping positional arguments of cell S4.S_1 (S).
Mapping positional arguments of cell S4.S_0 (S).
Mapping positional arguments of cell table_lookup.t3 (T).
Mapping positional arguments of cell table_lookup.t2 (T).
Mapping positional arguments of cell table_lookup.t1 (T).
Mapping positional arguments of cell table_lookup.t0 (T).

6. Executing synth_rs pass: v0.4.218

6.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-33.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

6.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

6.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-81.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

6.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-80.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

6.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

6.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

6.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

6.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

6.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

6.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

6.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-25.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

6.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-84.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

6.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-341.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

6.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

6.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

6.17. Executing HIERARCHY pass (managing design hierarchy).

6.17.1. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192

6.17.2. Analyzing design hierarchy..
Top module:  \aes_192
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_type_A_192
Used module:     \expand_key_type_B_192
Used module:     \expand_key_type_C_192
Used module:     \expand_key_type_D_192
Removed 0 unused modules.

6.18. Executing PROC pass (convert processes to netlists).

6.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:331$3 in module xS.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:64$2 in module S.
Removed a total of 0 dead cases.

6.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 13 assignments to connections.

6.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:54$26'.
  Set init value: \state_out = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

6.18.5. Executing PROC_ARST pass (detect async resets in processes).

6.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.

6.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:189$58'.
Creating decoders for process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
Creating decoders for process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:156$52'.
Creating decoders for process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
Creating decoders for process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:121$44'.
Creating decoders for process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
Creating decoders for process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:95$38'.
Creating decoders for process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
Creating decoders for process `\aes_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:28$27'.
Creating decoders for process `\final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:54$26'.
Creating decoders for process `\final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:78$25'.
Creating decoders for process `\one_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:45$20'.
Creating decoders for process `\xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:331$3'.
     1/1: $0\out[7:0]
Creating decoders for process `\S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:64$2'.
     1/1: $0\out[7:0]

6.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\expand_key_type_D_192.\out_1' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:189$58'.
  created $dff cell `$procdff$69' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k0a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
  created $dff cell `$procdff$70' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k1a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
  created $dff cell `$procdff$71' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k2a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
  created $dff cell `$procdff$72' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k3a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
  created $dff cell `$procdff$73' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k4a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
  created $dff cell `$procdff$74' with positive edge clock.
Creating register for signal `\expand_key_type_D_192.\k5a' using process `\expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
  created $dff cell `$procdff$75' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\out_1' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:156$52'.
  created $dff cell `$procdff$76' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k0a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
  created $dff cell `$procdff$77' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k1a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k2a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k3a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k4a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\expand_key_type_C_192.\k5a' using process `\expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\out_1' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:121$44'.
  created $dff cell `$procdff$83' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k0a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
  created $dff cell `$procdff$84' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k1a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
  created $dff cell `$procdff$85' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k2a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
  created $dff cell `$procdff$86' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k3a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
  created $dff cell `$procdff$87' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k4a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
  created $dff cell `$procdff$88' with positive edge clock.
Creating register for signal `\expand_key_type_B_192.\k5a' using process `\expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
  created $dff cell `$procdff$89' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\out_1' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:95$38'.
  created $dff cell `$procdff$90' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k0a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
  created $dff cell `$procdff$91' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k1a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k2a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k3a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k4a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `\expand_key_type_A_192.\k5a' using process `\expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `\aes_192.\s0' using process `\aes_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:28$27'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\aes_192.\k0' using process `\aes_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:28$27'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\final_round.\state_out' using process `\final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:78$25'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\one_round.\state_out' using process `\one_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:45$20'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\xS.\out' using process `\xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:331$3'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\S.\out' using process `\S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:64$2'.
  created $dff cell `$procdff$102' with positive edge clock.

6.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:189$58'.
Removing empty process `expand_key_type_D_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:179$55'.
Removing empty process `expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:156$52'.
Removing empty process `expand_key_type_C_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:146$49'.
Removing empty process `expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:121$44'.
Removing empty process `expand_key_type_B_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:118$43'.
Removing empty process `expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:95$38'.
Removing empty process `expand_key_type_A_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:83$33'.
Removing empty process `aes_192.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/aes_192.v:28$27'.
Removing empty process `final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:54$26'.
Removing empty process `final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:78$25'.
Removing empty process `one_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/round.v:45$20'.
Found and cleaned up 1 empty switch in `\xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:331$3'.
Removing empty process `xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:331$3'.
Found and cleaned up 1 empty switch in `\S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:64$2'.
Removing empty process `S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/20Aug/Validation/RTL_testcases/Benchmarking_QoR_testcases/aes_192/EDA-3166/./rtl/table.v:64$2'.
Cleaned up 2 empty switches.

6.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module expand_key_type_D_192.
Optimizing module expand_key_type_C_192.
Optimizing module expand_key_type_B_192.
Optimizing module expand_key_type_A_192.
Optimizing module aes_192.
Optimizing module final_round.
Optimizing module one_round.
Optimizing module xS.
Optimizing module S.
Optimizing module T.
Optimizing module S4.
Optimizing module table_lookup.

6.19. Executing FLATTEN pass (flatten design).
Deleting now unused module expand_key_type_D_192.
Deleting now unused module expand_key_type_C_192.
Deleting now unused module expand_key_type_B_192.
Deleting now unused module expand_key_type_A_192.
Deleting now unused module final_round.
Deleting now unused module one_round.
Deleting now unused module xS.
Deleting now unused module S.
Deleting now unused module T.
Deleting now unused module S4.
Deleting now unused module table_lookup.
<suppressed ~45 debug messages>

# -------------------- 
#  Design entry stats  
# -------------------- 

6.20. Printing statistics.

=== aes_192 ===

   Number of wires:               4256
   Number of wire bits:          80529
   Number of public wires:        2930
   Number of public wire bits:   58193
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1725
     $dff                          498
     $meminit                      400
     $memrd_v2                     400
     $xor                          427

6.21. Executing SPLITNETS pass (splitting up multi-bit signals).

6.22. Executing DEMUXMAP pass.

6.23. Executing FLATTEN pass (flatten design).
Deleting now unused module S.
Deleting now unused module S4.
Deleting now unused module T.
Deleting now unused module expand_key_type_A_192.
Deleting now unused module expand_key_type_B_192.
Deleting now unused module expand_key_type_C_192.
Deleting now unused module expand_key_type_D_192.
Deleting now unused module final_round.
Deleting now unused module one_round.
Deleting now unused module table_lookup.
Deleting now unused module xS.
<suppressed ~45 debug messages>

6.24. Executing DEMUXMAP pass.

6.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

6.26. Executing DEMINOUT pass (demote inout ports to input or output).

6.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~8 debug messages>

6.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 3 unused cells and 806 unused wires.
<suppressed ~9 debug messages>

6.29. Executing CHECK pass (checking for obvious problems).
Checking module aes_192...
Found and reported 0 problems.

6.30. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.36. Executing OPT_SHARE pass.

6.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.07 sec.]

6.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.40. Executing FSM pass (extract and optimize FSM).

6.40.1. Executing FSM_DETECT pass (finding FSMs in design).

6.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.41. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_0.$auto_66 ($flatten\a0.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_1.$auto_66 ($flatten\a0.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_2.$auto_66 ($flatten\a0.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a0.\S4_0.\S_3.$auto_66 ($flatten\a0.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_0.$auto_66 ($flatten\a11.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_1.$auto_66 ($flatten\a11.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_2.$auto_66 ($flatten\a11.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a11.\S4_0.\S_3.$auto_66 ($flatten\a11.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_0.$auto_66 ($flatten\a2.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_1.$auto_66 ($flatten\a2.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_2.$auto_66 ($flatten\a2.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a2.\S4_0.\S_3.$auto_66 ($flatten\a2.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_0.$auto_66 ($flatten\a3.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_1.$auto_66 ($flatten\a3.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_2.$auto_66 ($flatten\a3.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a3.\S4_0.\S_3.$auto_66 ($flatten\a3.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_0.$auto_66 ($flatten\a5.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_1.$auto_66 ($flatten\a5.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_2.$auto_66 ($flatten\a5.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a5.\S4_0.\S_3.$auto_66 ($flatten\a5.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_0.$auto_66 ($flatten\a6.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_1.$auto_66 ($flatten\a6.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_2.$auto_66 ($flatten\a6.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a6.\S4_0.\S_3.$auto_66 ($flatten\a6.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_0.$auto_66 ($flatten\a8.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_1.$auto_66 ($flatten\a8.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_2.$auto_66 ($flatten\a8.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a8.\S4_0.\S_3.$auto_66 ($flatten\a8.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_0.$auto_66 ($flatten\a9.\S4_0.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_1.$auto_66 ($flatten\a9.\S4_0.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_2.$auto_66 ($flatten\a9.\S4_0.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\a9.\S4_0.\S_3.$auto_66 ($flatten\a9.\S4_0.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t0.\s0.$auto_66 ($flatten\r1.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t0.\s4.$auto_62 ($flatten\r1.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t1.\s0.$auto_66 ($flatten\r1.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t1.\s4.$auto_62 ($flatten\r1.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t2.\s0.$auto_66 ($flatten\r1.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t2.\s4.$auto_62 ($flatten\r1.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t3.\s0.$auto_66 ($flatten\r1.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t0.\t3.\s4.$auto_62 ($flatten\r1.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t0.\s0.$auto_66 ($flatten\r1.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t0.\s4.$auto_62 ($flatten\r1.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t1.\s0.$auto_66 ($flatten\r1.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t1.\s4.$auto_62 ($flatten\r1.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t2.\s0.$auto_66 ($flatten\r1.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t2.\s4.$auto_62 ($flatten\r1.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t3.\s0.$auto_66 ($flatten\r1.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t1.\t3.\s4.$auto_62 ($flatten\r1.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t0.\s0.$auto_66 ($flatten\r1.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t0.\s4.$auto_62 ($flatten\r1.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t1.\s0.$auto_66 ($flatten\r1.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t1.\s4.$auto_62 ($flatten\r1.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t2.\s0.$auto_66 ($flatten\r1.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t2.\s4.$auto_62 ($flatten\r1.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t3.\s0.$auto_66 ($flatten\r1.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t2.\t3.\s4.$auto_62 ($flatten\r1.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t0.\s0.$auto_66 ($flatten\r1.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t0.\s4.$auto_62 ($flatten\r1.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t1.\s0.$auto_66 ($flatten\r1.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t1.\s4.$auto_62 ($flatten\r1.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t2.\s0.$auto_66 ($flatten\r1.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t2.\s4.$auto_62 ($flatten\r1.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t3.\s0.$auto_66 ($flatten\r1.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r1.\t3.\t3.\s4.$auto_62 ($flatten\r1.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t0.\s0.$auto_66 ($flatten\r10.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t0.\s4.$auto_62 ($flatten\r10.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t1.\s0.$auto_66 ($flatten\r10.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t1.\s4.$auto_62 ($flatten\r10.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t2.\s0.$auto_66 ($flatten\r10.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t2.\s4.$auto_62 ($flatten\r10.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t3.\s0.$auto_66 ($flatten\r10.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t0.\t3.\s4.$auto_62 ($flatten\r10.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t0.\s0.$auto_66 ($flatten\r10.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t0.\s4.$auto_62 ($flatten\r10.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t1.\s0.$auto_66 ($flatten\r10.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t1.\s4.$auto_62 ($flatten\r10.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t2.\s0.$auto_66 ($flatten\r10.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t2.\s4.$auto_62 ($flatten\r10.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t3.\s0.$auto_66 ($flatten\r10.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t1.\t3.\s4.$auto_62 ($flatten\r10.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t0.\s0.$auto_66 ($flatten\r10.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t0.\s4.$auto_62 ($flatten\r10.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t1.\s0.$auto_66 ($flatten\r10.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t1.\s4.$auto_62 ($flatten\r10.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t2.\s0.$auto_66 ($flatten\r10.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t2.\s4.$auto_62 ($flatten\r10.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t3.\s0.$auto_66 ($flatten\r10.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t2.\t3.\s4.$auto_62 ($flatten\r10.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t0.\s0.$auto_66 ($flatten\r10.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t0.\s4.$auto_62 ($flatten\r10.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t1.\s0.$auto_66 ($flatten\r10.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t1.\s4.$auto_62 ($flatten\r10.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t2.\s0.$auto_66 ($flatten\r10.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t2.\s4.$auto_62 ($flatten\r10.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t3.\s0.$auto_66 ($flatten\r10.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r10.\t3.\t3.\s4.$auto_62 ($flatten\r10.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t0.\s0.$auto_66 ($flatten\r11.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t0.\s4.$auto_62 ($flatten\r11.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t1.\s0.$auto_66 ($flatten\r11.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t1.\s4.$auto_62 ($flatten\r11.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t2.\s0.$auto_66 ($flatten\r11.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t2.\s4.$auto_62 ($flatten\r11.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t3.\s0.$auto_66 ($flatten\r11.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t0.\t3.\s4.$auto_62 ($flatten\r11.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t0.\s0.$auto_66 ($flatten\r11.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t0.\s4.$auto_62 ($flatten\r11.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t1.\s0.$auto_66 ($flatten\r11.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t1.\s4.$auto_62 ($flatten\r11.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t2.\s0.$auto_66 ($flatten\r11.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t2.\s4.$auto_62 ($flatten\r11.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t3.\s0.$auto_66 ($flatten\r11.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t1.\t3.\s4.$auto_62 ($flatten\r11.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t0.\s0.$auto_66 ($flatten\r11.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t0.\s4.$auto_62 ($flatten\r11.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t1.\s0.$auto_66 ($flatten\r11.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t1.\s4.$auto_62 ($flatten\r11.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t2.\s0.$auto_66 ($flatten\r11.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t2.\s4.$auto_62 ($flatten\r11.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t3.\s0.$auto_66 ($flatten\r11.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t2.\t3.\s4.$auto_62 ($flatten\r11.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t0.\s0.$auto_66 ($flatten\r11.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t0.\s4.$auto_62 ($flatten\r11.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t1.\s0.$auto_66 ($flatten\r11.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t1.\s4.$auto_62 ($flatten\r11.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t2.\s0.$auto_66 ($flatten\r11.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t2.\s4.$auto_62 ($flatten\r11.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t3.\s0.$auto_66 ($flatten\r11.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r11.\t3.\t3.\s4.$auto_62 ($flatten\r11.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t0.\s0.$auto_66 ($flatten\r2.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t0.\s4.$auto_62 ($flatten\r2.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t1.\s0.$auto_66 ($flatten\r2.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t1.\s4.$auto_62 ($flatten\r2.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t2.\s0.$auto_66 ($flatten\r2.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t2.\s4.$auto_62 ($flatten\r2.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t3.\s0.$auto_66 ($flatten\r2.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t0.\t3.\s4.$auto_62 ($flatten\r2.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t0.\s0.$auto_66 ($flatten\r2.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t0.\s4.$auto_62 ($flatten\r2.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t1.\s0.$auto_66 ($flatten\r2.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t1.\s4.$auto_62 ($flatten\r2.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t2.\s0.$auto_66 ($flatten\r2.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t2.\s4.$auto_62 ($flatten\r2.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t3.\s0.$auto_66 ($flatten\r2.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t1.\t3.\s4.$auto_62 ($flatten\r2.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t0.\s0.$auto_66 ($flatten\r2.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t0.\s4.$auto_62 ($flatten\r2.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t1.\s0.$auto_66 ($flatten\r2.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t1.\s4.$auto_62 ($flatten\r2.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t2.\s0.$auto_66 ($flatten\r2.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t2.\s4.$auto_62 ($flatten\r2.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t3.\s0.$auto_66 ($flatten\r2.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t2.\t3.\s4.$auto_62 ($flatten\r2.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t0.\s0.$auto_66 ($flatten\r2.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t0.\s4.$auto_62 ($flatten\r2.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t1.\s0.$auto_66 ($flatten\r2.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t1.\s4.$auto_62 ($flatten\r2.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t2.\s0.$auto_66 ($flatten\r2.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t2.\s4.$auto_62 ($flatten\r2.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t3.\s0.$auto_66 ($flatten\r2.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r2.\t3.\t3.\s4.$auto_62 ($flatten\r2.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t0.\s0.$auto_66 ($flatten\r3.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t0.\s4.$auto_62 ($flatten\r3.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t1.\s0.$auto_66 ($flatten\r3.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t1.\s4.$auto_62 ($flatten\r3.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t2.\s0.$auto_66 ($flatten\r3.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t2.\s4.$auto_62 ($flatten\r3.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t3.\s0.$auto_66 ($flatten\r3.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t0.\t3.\s4.$auto_62 ($flatten\r3.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t0.\s0.$auto_66 ($flatten\r3.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t0.\s4.$auto_62 ($flatten\r3.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t1.\s0.$auto_66 ($flatten\r3.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t1.\s4.$auto_62 ($flatten\r3.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t2.\s0.$auto_66 ($flatten\r3.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t2.\s4.$auto_62 ($flatten\r3.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t3.\s0.$auto_66 ($flatten\r3.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t1.\t3.\s4.$auto_62 ($flatten\r3.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t0.\s0.$auto_66 ($flatten\r3.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t0.\s4.$auto_62 ($flatten\r3.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t1.\s0.$auto_66 ($flatten\r3.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t1.\s4.$auto_62 ($flatten\r3.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t2.\s0.$auto_66 ($flatten\r3.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t2.\s4.$auto_62 ($flatten\r3.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t3.\s0.$auto_66 ($flatten\r3.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t2.\t3.\s4.$auto_62 ($flatten\r3.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t0.\s0.$auto_66 ($flatten\r3.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t0.\s4.$auto_62 ($flatten\r3.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t1.\s0.$auto_66 ($flatten\r3.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t1.\s4.$auto_62 ($flatten\r3.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t2.\s0.$auto_66 ($flatten\r3.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t2.\s4.$auto_62 ($flatten\r3.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t3.\s0.$auto_66 ($flatten\r3.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r3.\t3.\t3.\s4.$auto_62 ($flatten\r3.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t0.\s0.$auto_66 ($flatten\r4.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t0.\s4.$auto_62 ($flatten\r4.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t1.\s0.$auto_66 ($flatten\r4.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t1.\s4.$auto_62 ($flatten\r4.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t2.\s0.$auto_66 ($flatten\r4.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t2.\s4.$auto_62 ($flatten\r4.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t3.\s0.$auto_66 ($flatten\r4.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t0.\t3.\s4.$auto_62 ($flatten\r4.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t0.\s0.$auto_66 ($flatten\r4.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t0.\s4.$auto_62 ($flatten\r4.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t1.\s0.$auto_66 ($flatten\r4.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t1.\s4.$auto_62 ($flatten\r4.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t2.\s0.$auto_66 ($flatten\r4.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t2.\s4.$auto_62 ($flatten\r4.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t3.\s0.$auto_66 ($flatten\r4.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t1.\t3.\s4.$auto_62 ($flatten\r4.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t0.\s0.$auto_66 ($flatten\r4.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t0.\s4.$auto_62 ($flatten\r4.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t1.\s0.$auto_66 ($flatten\r4.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t1.\s4.$auto_62 ($flatten\r4.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t2.\s0.$auto_66 ($flatten\r4.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t2.\s4.$auto_62 ($flatten\r4.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t3.\s0.$auto_66 ($flatten\r4.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t2.\t3.\s4.$auto_62 ($flatten\r4.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t0.\s0.$auto_66 ($flatten\r4.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t0.\s4.$auto_62 ($flatten\r4.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t1.\s0.$auto_66 ($flatten\r4.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t1.\s4.$auto_62 ($flatten\r4.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t2.\s0.$auto_66 ($flatten\r4.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t2.\s4.$auto_62 ($flatten\r4.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t3.\s0.$auto_66 ($flatten\r4.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r4.\t3.\t3.\s4.$auto_62 ($flatten\r4.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t0.\s0.$auto_66 ($flatten\r5.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t0.\s4.$auto_62 ($flatten\r5.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t1.\s0.$auto_66 ($flatten\r5.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t1.\s4.$auto_62 ($flatten\r5.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t2.\s0.$auto_66 ($flatten\r5.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t2.\s4.$auto_62 ($flatten\r5.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t3.\s0.$auto_66 ($flatten\r5.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t0.\t3.\s4.$auto_62 ($flatten\r5.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t0.\s0.$auto_66 ($flatten\r5.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t0.\s4.$auto_62 ($flatten\r5.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t1.\s0.$auto_66 ($flatten\r5.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t1.\s4.$auto_62 ($flatten\r5.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t2.\s0.$auto_66 ($flatten\r5.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t2.\s4.$auto_62 ($flatten\r5.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t3.\s0.$auto_66 ($flatten\r5.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t1.\t3.\s4.$auto_62 ($flatten\r5.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t0.\s0.$auto_66 ($flatten\r5.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t0.\s4.$auto_62 ($flatten\r5.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t1.\s0.$auto_66 ($flatten\r5.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t1.\s4.$auto_62 ($flatten\r5.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t2.\s0.$auto_66 ($flatten\r5.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t2.\s4.$auto_62 ($flatten\r5.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t3.\s0.$auto_66 ($flatten\r5.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t2.\t3.\s4.$auto_62 ($flatten\r5.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t0.\s0.$auto_66 ($flatten\r5.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t0.\s4.$auto_62 ($flatten\r5.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t1.\s0.$auto_66 ($flatten\r5.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t1.\s4.$auto_62 ($flatten\r5.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t2.\s0.$auto_66 ($flatten\r5.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t2.\s4.$auto_62 ($flatten\r5.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t3.\s0.$auto_66 ($flatten\r5.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r5.\t3.\t3.\s4.$auto_62 ($flatten\r5.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t0.\s0.$auto_66 ($flatten\r6.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t0.\s4.$auto_62 ($flatten\r6.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t1.\s0.$auto_66 ($flatten\r6.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t1.\s4.$auto_62 ($flatten\r6.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t2.\s0.$auto_66 ($flatten\r6.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t2.\s4.$auto_62 ($flatten\r6.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t3.\s0.$auto_66 ($flatten\r6.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t0.\t3.\s4.$auto_62 ($flatten\r6.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t0.\s0.$auto_66 ($flatten\r6.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t0.\s4.$auto_62 ($flatten\r6.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t1.\s0.$auto_66 ($flatten\r6.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t1.\s4.$auto_62 ($flatten\r6.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t2.\s0.$auto_66 ($flatten\r6.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t2.\s4.$auto_62 ($flatten\r6.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t3.\s0.$auto_66 ($flatten\r6.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t1.\t3.\s4.$auto_62 ($flatten\r6.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t0.\s0.$auto_66 ($flatten\r6.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t0.\s4.$auto_62 ($flatten\r6.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t1.\s0.$auto_66 ($flatten\r6.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t1.\s4.$auto_62 ($flatten\r6.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t2.\s0.$auto_66 ($flatten\r6.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t2.\s4.$auto_62 ($flatten\r6.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t3.\s0.$auto_66 ($flatten\r6.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t2.\t3.\s4.$auto_62 ($flatten\r6.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t0.\s0.$auto_66 ($flatten\r6.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t0.\s4.$auto_62 ($flatten\r6.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t1.\s0.$auto_66 ($flatten\r6.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t1.\s4.$auto_62 ($flatten\r6.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t2.\s0.$auto_66 ($flatten\r6.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t2.\s4.$auto_62 ($flatten\r6.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t3.\s0.$auto_66 ($flatten\r6.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r6.\t3.\t3.\s4.$auto_62 ($flatten\r6.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t0.\s0.$auto_66 ($flatten\r7.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t0.\s4.$auto_62 ($flatten\r7.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t1.\s0.$auto_66 ($flatten\r7.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t1.\s4.$auto_62 ($flatten\r7.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t2.\s0.$auto_66 ($flatten\r7.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t2.\s4.$auto_62 ($flatten\r7.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t3.\s0.$auto_66 ($flatten\r7.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t0.\t3.\s4.$auto_62 ($flatten\r7.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t0.\s0.$auto_66 ($flatten\r7.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t0.\s4.$auto_62 ($flatten\r7.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t1.\s0.$auto_66 ($flatten\r7.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t1.\s4.$auto_62 ($flatten\r7.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t2.\s0.$auto_66 ($flatten\r7.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t2.\s4.$auto_62 ($flatten\r7.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t3.\s0.$auto_66 ($flatten\r7.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t1.\t3.\s4.$auto_62 ($flatten\r7.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t0.\s0.$auto_66 ($flatten\r7.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t0.\s4.$auto_62 ($flatten\r7.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t1.\s0.$auto_66 ($flatten\r7.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t1.\s4.$auto_62 ($flatten\r7.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t2.\s0.$auto_66 ($flatten\r7.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t2.\s4.$auto_62 ($flatten\r7.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t3.\s0.$auto_66 ($flatten\r7.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t2.\t3.\s4.$auto_62 ($flatten\r7.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t0.\s0.$auto_66 ($flatten\r7.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t0.\s4.$auto_62 ($flatten\r7.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t1.\s0.$auto_66 ($flatten\r7.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t1.\s4.$auto_62 ($flatten\r7.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t2.\s0.$auto_66 ($flatten\r7.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t2.\s4.$auto_62 ($flatten\r7.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t3.\s0.$auto_66 ($flatten\r7.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r7.\t3.\t3.\s4.$auto_62 ($flatten\r7.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t0.\s0.$auto_66 ($flatten\r8.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t0.\s4.$auto_62 ($flatten\r8.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t1.\s0.$auto_66 ($flatten\r8.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t1.\s4.$auto_62 ($flatten\r8.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t2.\s0.$auto_66 ($flatten\r8.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t2.\s4.$auto_62 ($flatten\r8.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t3.\s0.$auto_66 ($flatten\r8.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t0.\t3.\s4.$auto_62 ($flatten\r8.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t0.\s0.$auto_66 ($flatten\r8.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t0.\s4.$auto_62 ($flatten\r8.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t1.\s0.$auto_66 ($flatten\r8.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t1.\s4.$auto_62 ($flatten\r8.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t2.\s0.$auto_66 ($flatten\r8.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t2.\s4.$auto_62 ($flatten\r8.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t3.\s0.$auto_66 ($flatten\r8.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t1.\t3.\s4.$auto_62 ($flatten\r8.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t0.\s0.$auto_66 ($flatten\r8.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t0.\s4.$auto_62 ($flatten\r8.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t1.\s0.$auto_66 ($flatten\r8.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t1.\s4.$auto_62 ($flatten\r8.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t2.\s0.$auto_66 ($flatten\r8.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t2.\s4.$auto_62 ($flatten\r8.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t3.\s0.$auto_66 ($flatten\r8.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t2.\t3.\s4.$auto_62 ($flatten\r8.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t0.\s0.$auto_66 ($flatten\r8.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t0.\s4.$auto_62 ($flatten\r8.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t1.\s0.$auto_66 ($flatten\r8.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t1.\s4.$auto_62 ($flatten\r8.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t2.\s0.$auto_66 ($flatten\r8.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t2.\s4.$auto_62 ($flatten\r8.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t3.\s0.$auto_66 ($flatten\r8.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r8.\t3.\t3.\s4.$auto_62 ($flatten\r8.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t0.\s0.$auto_66 ($flatten\r9.\t0.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t0.\s4.$auto_62 ($flatten\r9.\t0.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t1.\s0.$auto_66 ($flatten\r9.\t0.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t1.\s4.$auto_62 ($flatten\r9.\t0.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t2.\s0.$auto_66 ($flatten\r9.\t0.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t2.\s4.$auto_62 ($flatten\r9.\t0.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t3.\s0.$auto_66 ($flatten\r9.\t0.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t0.\t3.\s4.$auto_62 ($flatten\r9.\t0.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t0.\s0.$auto_66 ($flatten\r9.\t1.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t0.\s4.$auto_62 ($flatten\r9.\t1.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t1.\s0.$auto_66 ($flatten\r9.\t1.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t1.\s4.$auto_62 ($flatten\r9.\t1.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t2.\s0.$auto_66 ($flatten\r9.\t1.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t2.\s4.$auto_62 ($flatten\r9.\t1.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t3.\s0.$auto_66 ($flatten\r9.\t1.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t1.\t3.\s4.$auto_62 ($flatten\r9.\t1.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t0.\s0.$auto_66 ($flatten\r9.\t2.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t0.\s4.$auto_62 ($flatten\r9.\t2.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t1.\s0.$auto_66 ($flatten\r9.\t2.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t1.\s4.$auto_62 ($flatten\r9.\t2.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t2.\s0.$auto_66 ($flatten\r9.\t2.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t2.\s4.$auto_62 ($flatten\r9.\t2.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t3.\s0.$auto_66 ($flatten\r9.\t2.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t2.\t3.\s4.$auto_62 ($flatten\r9.\t2.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t0.\s0.$auto_66 ($flatten\r9.\t3.\t0.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t0.\s4.$auto_62 ($flatten\r9.\t3.\t0.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t1.\s0.$auto_66 ($flatten\r9.\t3.\t1.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t1.\s4.$auto_62 ($flatten\r9.\t3.\t1.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t2.\s0.$auto_66 ($flatten\r9.\t3.\t2.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t2.\s4.$auto_62 ($flatten\r9.\t3.\t2.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t3.\s0.$auto_66 ($flatten\r9.\t3.\t3.\s0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\r9.\t3.\t3.\s4.$auto_62 ($flatten\r9.\t3.\t3.\s4.$auto_60).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_0.$auto_66 ($flatten\rf.\S4_1.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_1.$auto_66 ($flatten\rf.\S4_1.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_2.$auto_66 ($flatten\rf.\S4_1.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_1.\S_3.$auto_66 ($flatten\rf.\S4_1.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_0.$auto_66 ($flatten\rf.\S4_2.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_1.$auto_66 ($flatten\rf.\S4_2.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_2.$auto_66 ($flatten\rf.\S4_2.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_2.\S_3.$auto_66 ($flatten\rf.\S4_2.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_0.$auto_66 ($flatten\rf.\S4_3.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_1.$auto_66 ($flatten\rf.\S4_3.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_2.$auto_66 ($flatten\rf.\S4_3.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_3.\S_3.$auto_66 ($flatten\rf.\S4_3.\S_3.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_0.$auto_66 ($flatten\rf.\S4_4.\S_0.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_1.$auto_66 ($flatten\rf.\S4_4.\S_1.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_2.$auto_66 ($flatten\rf.\S4_4.\S_2.$auto_64).
Removed top 24 address bits (of 32) from memory init port aes_192.$flatten\rf.\S4_4.\S_3.$auto_66 ($flatten\rf.\S4_4.\S_3.$auto_64).

6.42. Executing PEEPOPT pass (run peephole optimizers).

6.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.49. Executing OPT_SHARE pass.

6.50. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.08 sec.]

6.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.58. Executing OPT_SHARE pass.

6.59. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.07 sec.]

6.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.67. Executing OPT_SHARE pass.

6.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.07 sec.]

6.69. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=128, #remove=0, time=0.43 sec.]

6.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.72. Executing WREDUCE pass (reducing word size of cells).

6.73. Executing PEEPOPT pass (run peephole optimizers).

6.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.75. Executing DEMUXMAP pass.

6.76. Executing SPLITNETS pass (splitting up multi-bit signals).

6.77. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.78. Executing RS_DSP_MULTADD pass.

6.79. Executing WREDUCE pass (reducing word size of cells).

6.80. Executing RS_DSP_MACC pass.

6.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.82. Executing TECHMAP pass (map to technology primitives).

6.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.83. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.84. Executing TECHMAP pass (map to technology primitives).

6.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.85. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.86. Executing TECHMAP pass (map to technology primitives).

6.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.87. Executing TECHMAP pass (map to technology primitives).

6.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.88. Executing TECHMAP pass (map to technology primitives).

6.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

6.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.89. Executing RS_DSP_SIMD pass.

6.90. Executing TECHMAP pass (map to technology primitives).

6.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

6.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.91. Executing TECHMAP pass (map to technology primitives).

6.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

6.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

6.92. Executing rs_pack_dsp_regs pass.

6.93. Executing RS_DSP_IO_REGS pass.

6.94. Executing TECHMAP pass (map to technology primitives).

6.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

6.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

6.95. Executing TECHMAP pass (map to technology primitives).

6.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

6.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

6.96. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.97. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module aes_192:
  created 0 $alu and 0 $macc cells.

6.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.103. Executing OPT_SHARE pass.

6.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=495, #solve=0, #remove=0, time=0.07 sec.]

6.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.107. Printing statistics.

=== aes_192 ===

   Number of wires:               3458
   Number of wire bits:          65425
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:             400
   Number of memory bits:       819200
   Number of processes:              0
   Number of cells:               1722
     $dff                          495
     $meminit                      400
     $memrd_v2                     400
     $not                            8
     $xor                          419

6.108. Executing MEMORY pass.

6.108.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.108.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.108.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.108.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.108.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\a0.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a0.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a0.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a0.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a11.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r10.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r11.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t0.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t0.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t1.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t1.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t2.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t2.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t3.\s0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t3.\s4.$auto_60'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_0.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_1.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_2.$auto_64'[0] in module `\aes_192': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_3.$auto_64'[0] in module `\aes_192': merging output FF to cell.

6.108.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 400 unused cells and 3600 unused wires.
<suppressed ~401 debug messages>

6.108.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.108.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.108.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.108.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.109. Printing statistics.

=== aes_192 ===

   Number of wires:               3058
   Number of wire bits:          62225
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                922
     $dff                           95
     $mem_v2                       400
     $not                            8
     $xor                          419

6.110. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

6.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

6.113. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory aes_192.$flatten\a0.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a0.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a0.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a0.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a11.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a2.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a3.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a5.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a6.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a8.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_1.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_2.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\a9.\S4_0.\S_3.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t0.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t1.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t2.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r1.\t3.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t0.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t1.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t2.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r10.\t3.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t0.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t1.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t2.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r11.\t3.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t0.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t1.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t2.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r2.\t3.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t0.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t0.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t0.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t1.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t1.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t2.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t2.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t3.\s0.$auto_64 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_192.$flatten\r3.\t1.\t3.\s4.$auto_60 via $__RS_FACTOR_BRAM18_SDP
<suppressed ~18762 debug messages>

6.114. Executing Rs_BRAM_Split pass.
 BRAM: $flatten\a0.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a0.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a0.\S4_0.\S_0.$auto_64.0.0_$flatten\a0.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a0.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a0.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a0.\S4_0.\S_2.$auto_64.0.0_$flatten\a0.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a11.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a11.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a11.\S4_0.\S_0.$auto_64.0.0_$flatten\a11.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a11.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a11.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a11.\S4_0.\S_2.$auto_64.0.0_$flatten\a11.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a2.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a2.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a2.\S4_0.\S_0.$auto_64.0.0_$flatten\a2.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a2.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a2.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a2.\S4_0.\S_2.$auto_64.0.0_$flatten\a2.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a3.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a3.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a3.\S4_0.\S_0.$auto_64.0.0_$flatten\a3.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a3.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a3.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a3.\S4_0.\S_2.$auto_64.0.0_$flatten\a3.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a5.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a5.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a5.\S4_0.\S_0.$auto_64.0.0_$flatten\a5.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a5.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a5.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a5.\S4_0.\S_2.$auto_64.0.0_$flatten\a5.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a6.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a6.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a6.\S4_0.\S_0.$auto_64.0.0_$flatten\a6.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a6.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a6.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a6.\S4_0.\S_2.$auto_64.0.0_$flatten\a6.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a8.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a8.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a8.\S4_0.\S_0.$auto_64.0.0_$flatten\a8.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a8.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a8.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a8.\S4_0.\S_2.$auto_64.0.0_$flatten\a8.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a9.\S4_0.\S_0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a9.\S4_0.\S_1.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a9.\S4_0.\S_0.$auto_64.0.0_$flatten\a9.\S4_0.\S_1.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a9.\S4_0.\S_2.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a9.\S4_0.\S_3.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a9.\S4_0.\S_2.$auto_64.0.0_$flatten\a9.\S4_0.\S_3.$auto_64.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t0.\s0.$auto_64.0.0_$flatten\r1.\t0.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t1.\s0.$auto_64.0.0_$flatten\r1.\t0.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t2.\s0.$auto_64.0.0_$flatten\r1.\t0.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t3.\s0.$auto_64.0.0_$flatten\r1.\t0.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t0.\s0.$auto_64.0.0_$flatten\r1.\t1.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t1.\s0.$auto_64.0.0_$flatten\r1.\t1.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t2.\s0.$auto_64.0.0_$flatten\r1.\t1.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t3.\s0.$auto_64.0.0_$flatten\r1.\t1.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t0.\s0.$auto_64.0.0_$flatten\r1.\t2.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t1.\s0.$auto_64.0.0_$flatten\r1.\t2.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t2.\s0.$auto_64.0.0_$flatten\r1.\t2.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t2.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t2.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t2.\t3.\s0.$auto_64.0.0_$flatten\r1.\t2.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t0.\s0.$auto_64.0.0_$flatten\r1.\t3.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t1.\s0.$auto_64.0.0_$flatten\r1.\t3.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t2.\s0.$auto_64.0.0_$flatten\r1.\t3.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t3.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t3.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t3.\t3.\s0.$auto_64.0.0_$flatten\r1.\t3.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t0.\s0.$auto_64.0.0_$flatten\r10.\t0.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t1.\s0.$auto_64.0.0_$flatten\r10.\t0.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t2.\s0.$auto_64.0.0_$flatten\r10.\t0.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t0.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t0.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t0.\t3.\s0.$auto_64.0.0_$flatten\r10.\t0.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t0.\s0.$auto_64.0.0_$flatten\r10.\t1.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t1.\s0.$auto_64.0.0_$flatten\r10.\t1.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t2.\s0.$auto_64.0.0_$flatten\r10.\t1.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t1.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t1.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t1.\t3.\s0.$auto_64.0.0_$flatten\r10.\t1.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t0.\s0.$auto_64.0.0_$flatten\r10.\t2.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t1.\s0.$auto_64.0.0_$flatten\r10.\t2.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t2.\s0.$auto_64.0.0_$flatten\r10.\t2.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t2.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t2.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t2.\t3.\s0.$auto_64.0.0_$flatten\r10.\t2.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t0.\s0.$auto_64.0.0_$flatten\r10.\t3.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t1.\s0.$auto_64.0.0_$flatten\r10.\t3.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t2.\s0.$auto_64.0.0_$flatten\r10.\t3.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r10.\t3.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r10.\t3.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r10.\t3.\t3.\s0.$auto_64.0.0_$flatten\r10.\t3.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t0.\s0.$auto_64.0.0_$flatten\r11.\t0.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t1.\s0.$auto_64.0.0_$flatten\r11.\t0.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t2.\s0.$auto_64.0.0_$flatten\r11.\t0.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t0.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t0.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t0.\t3.\s0.$auto_64.0.0_$flatten\r11.\t0.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t0.\s0.$auto_64.0.0_$flatten\r11.\t1.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t1.\s0.$auto_64.0.0_$flatten\r11.\t1.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t2.\s0.$auto_64.0.0_$flatten\r11.\t1.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t1.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t1.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t1.\t3.\s0.$auto_64.0.0_$flatten\r11.\t1.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t0.\s0.$auto_64.0.0_$flatten\r11.\t2.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t1.\s0.$auto_64.0.0_$flatten\r11.\t2.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t2.\s0.$auto_64.0.0_$flatten\r11.\t2.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t2.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t2.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t2.\t3.\s0.$auto_64.0.0_$flatten\r11.\t2.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t0.\s0.$auto_64.0.0_$flatten\r11.\t3.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t1.\s0.$auto_64.0.0_$flatten\r11.\t3.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t2.\s0.$auto_64.0.0_$flatten\r11.\t3.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r11.\t3.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r11.\t3.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r11.\t3.\t3.\s0.$auto_64.0.0_$flatten\r11.\t3.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t0.\s0.$auto_64.0.0_$flatten\r2.\t0.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t1.\s0.$auto_64.0.0_$flatten\r2.\t0.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t2.\s0.$auto_64.0.0_$flatten\r2.\t0.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t0.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t0.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t0.\t3.\s0.$auto_64.0.0_$flatten\r2.\t0.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t0.\s0.$auto_64.0.0_$flatten\r2.\t1.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t1.\s0.$auto_64.0.0_$flatten\r2.\t1.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t2.\s0.$auto_64.0.0_$flatten\r2.\t1.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t1.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t1.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t1.\t3.\s0.$auto_64.0.0_$flatten\r2.\t1.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t0.\s0.$auto_64.0.0_$flatten\r2.\t2.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t1.\s0.$auto_64.0.0_$flatten\r2.\t2.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t2.\s0.$auto_64.0.0_$flatten\r2.\t2.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t2.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t2.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t2.\t3.\s0.$auto_64.0.0_$flatten\r2.\t2.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t0.\s0.$auto_64.0.0_$flatten\r2.\t3.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t1.\s0.$auto_64.0.0_$flatten\r2.\t3.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t2.\s0.$auto_64.0.0_$flatten\r2.\t3.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r2.\t3.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r2.\t3.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r2.\t3.\t3.\s0.$auto_64.0.0_$flatten\r2.\t3.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t0.\s0.$auto_64.0.0_$flatten\r3.\t0.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t1.\s0.$auto_64.0.0_$flatten\r3.\t0.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t2.\s0.$auto_64.0.0_$flatten\r3.\t0.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t0.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t0.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t0.\t3.\s0.$auto_64.0.0_$flatten\r3.\t0.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t0.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t0.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t0.\s0.$auto_64.0.0_$flatten\r3.\t1.\t0.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t1.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t1.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t1.\s0.$auto_64.0.0_$flatten\r3.\t1.\t1.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t2.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t2.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t2.\s0.$auto_64.0.0_$flatten\r3.\t1.\t2.\s4.$auto_60.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r3.\t1.\t3.\s0.$auto_64.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r3.\t1.\t3.\s4.$auto_60.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r3.\t1.\t3.\s0.$auto_64.0.0_$flatten\r3.\t1.\t3.\s4.$auto_60.0.0 (BRAM2x18_SDP)

6.115. Executing TECHMAP pass (map to technology primitives).

6.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

6.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

6.116. Executing TECHMAP pass (map to technology primitives).

6.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

6.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

6.117. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

6.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.123. Executing OPT_SHARE pass.

6.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=95, #solve=0, #remove=0, time=0.06 sec.]

6.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 4576 unused wires.
<suppressed ~1 debug messages>

6.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.127. Executing PMUXTREE pass.

6.128. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

6.129. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\r3.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t0.\s0.$auto_64: $$flatten\r3.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t0.\s4.$auto_60: $$flatten\r3.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t1.\s0.$auto_64: $$flatten\r3.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t1.\s4.$auto_60: $$flatten\r3.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t2.\s0.$auto_64: $$flatten\r3.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t2.\s4.$auto_60: $$flatten\r3.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t3.\s0.$auto_64: $$flatten\r3.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t2.\t3.\s4.$auto_60: $$flatten\r3.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t0.\s0.$auto_64: $$flatten\r3.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t0.\s4.$auto_60: $$flatten\r3.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t1.\s0.$auto_64: $$flatten\r3.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t1.\s4.$auto_60: $$flatten\r3.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t2.\s0.$auto_64: $$flatten\r3.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t2.\s4.$auto_60: $$flatten\r3.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t3.\s0.$auto_64: $$flatten\r3.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r3.\t3.\t3.\s4.$auto_60: $$flatten\r3.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t0.\s0.$auto_64: $$flatten\r4.\t0.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t0.\s4.$auto_60: $$flatten\r4.\t0.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t1.\s0.$auto_64: $$flatten\r4.\t0.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t1.\s4.$auto_60: $$flatten\r4.\t0.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t2.\s0.$auto_64: $$flatten\r4.\t0.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t2.\s4.$auto_60: $$flatten\r4.\t0.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t3.\s0.$auto_64: $$flatten\r4.\t0.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t0.\t3.\s4.$auto_60: $$flatten\r4.\t0.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t0.\s0.$auto_64: $$flatten\r4.\t1.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t0.\s4.$auto_60: $$flatten\r4.\t1.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t1.\s0.$auto_64: $$flatten\r4.\t1.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t1.\s4.$auto_60: $$flatten\r4.\t1.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t2.\s0.$auto_64: $$flatten\r4.\t1.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t2.\s4.$auto_60: $$flatten\r4.\t1.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t3.\s0.$auto_64: $$flatten\r4.\t1.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t1.\t3.\s4.$auto_60: $$flatten\r4.\t1.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t0.\s0.$auto_64: $$flatten\r4.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t0.\s4.$auto_60: $$flatten\r4.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t1.\s0.$auto_64: $$flatten\r4.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t1.\s4.$auto_60: $$flatten\r4.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t2.\s0.$auto_64: $$flatten\r4.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t2.\s4.$auto_60: $$flatten\r4.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t3.\s0.$auto_64: $$flatten\r4.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t2.\t3.\s4.$auto_60: $$flatten\r4.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t0.\s0.$auto_64: $$flatten\r4.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t0.\s4.$auto_60: $$flatten\r4.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t1.\s0.$auto_64: $$flatten\r4.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t1.\s4.$auto_60: $$flatten\r4.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t2.\s0.$auto_64: $$flatten\r4.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t2.\s4.$auto_60: $$flatten\r4.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t3.\s0.$auto_64: $$flatten\r4.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r4.\t3.\t3.\s4.$auto_60: $$flatten\r4.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t0.\s0.$auto_64: $$flatten\r5.\t0.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t0.\s4.$auto_60: $$flatten\r5.\t0.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t1.\s0.$auto_64: $$flatten\r5.\t0.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t1.\s4.$auto_60: $$flatten\r5.\t0.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t2.\s0.$auto_64: $$flatten\r5.\t0.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t2.\s4.$auto_60: $$flatten\r5.\t0.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t3.\s0.$auto_64: $$flatten\r5.\t0.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t0.\t3.\s4.$auto_60: $$flatten\r5.\t0.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t0.\s0.$auto_64: $$flatten\r5.\t1.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t0.\s4.$auto_60: $$flatten\r5.\t1.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t1.\s0.$auto_64: $$flatten\r5.\t1.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t1.\s4.$auto_60: $$flatten\r5.\t1.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t2.\s0.$auto_64: $$flatten\r5.\t1.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t2.\s4.$auto_60: $$flatten\r5.\t1.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t3.\s0.$auto_64: $$flatten\r5.\t1.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t1.\t3.\s4.$auto_60: $$flatten\r5.\t1.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t0.\s0.$auto_64: $$flatten\r5.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t0.\s4.$auto_60: $$flatten\r5.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t1.\s0.$auto_64: $$flatten\r5.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t1.\s4.$auto_60: $$flatten\r5.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t2.\s0.$auto_64: $$flatten\r5.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t2.\s4.$auto_60: $$flatten\r5.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t3.\s0.$auto_64: $$flatten\r5.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t2.\t3.\s4.$auto_60: $$flatten\r5.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t0.\s0.$auto_64: $$flatten\r5.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t0.\s4.$auto_60: $$flatten\r5.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t1.\s0.$auto_64: $$flatten\r5.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t1.\s4.$auto_60: $$flatten\r5.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t2.\s0.$auto_64: $$flatten\r5.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t2.\s4.$auto_60: $$flatten\r5.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t3.\s0.$auto_64: $$flatten\r5.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r5.\t3.\t3.\s4.$auto_60: $$flatten\r5.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t0.\s0.$auto_64: $$flatten\r6.\t0.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t0.\s4.$auto_60: $$flatten\r6.\t0.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t1.\s0.$auto_64: $$flatten\r6.\t0.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t1.\s4.$auto_60: $$flatten\r6.\t0.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t2.\s0.$auto_64: $$flatten\r6.\t0.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t2.\s4.$auto_60: $$flatten\r6.\t0.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t3.\s0.$auto_64: $$flatten\r6.\t0.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t0.\t3.\s4.$auto_60: $$flatten\r6.\t0.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t0.\s0.$auto_64: $$flatten\r6.\t1.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t0.\s4.$auto_60: $$flatten\r6.\t1.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t1.\s0.$auto_64: $$flatten\r6.\t1.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t1.\s4.$auto_60: $$flatten\r6.\t1.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t2.\s0.$auto_64: $$flatten\r6.\t1.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t2.\s4.$auto_60: $$flatten\r6.\t1.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t3.\s0.$auto_64: $$flatten\r6.\t1.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t1.\t3.\s4.$auto_60: $$flatten\r6.\t1.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t0.\s0.$auto_64: $$flatten\r6.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t0.\s4.$auto_60: $$flatten\r6.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t1.\s0.$auto_64: $$flatten\r6.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t1.\s4.$auto_60: $$flatten\r6.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t2.\s0.$auto_64: $$flatten\r6.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t2.\s4.$auto_60: $$flatten\r6.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t3.\s0.$auto_64: $$flatten\r6.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t2.\t3.\s4.$auto_60: $$flatten\r6.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t0.\s0.$auto_64: $$flatten\r6.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t0.\s4.$auto_60: $$flatten\r6.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t1.\s0.$auto_64: $$flatten\r6.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t1.\s4.$auto_60: $$flatten\r6.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t2.\s0.$auto_64: $$flatten\r6.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t2.\s4.$auto_60: $$flatten\r6.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t3.\s0.$auto_64: $$flatten\r6.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r6.\t3.\t3.\s4.$auto_60: $$flatten\r6.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t0.\s0.$auto_64: $$flatten\r7.\t0.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t0.\s4.$auto_60: $$flatten\r7.\t0.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t1.\s0.$auto_64: $$flatten\r7.\t0.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t1.\s4.$auto_60: $$flatten\r7.\t0.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t2.\s0.$auto_64: $$flatten\r7.\t0.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t2.\s4.$auto_60: $$flatten\r7.\t0.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t3.\s0.$auto_64: $$flatten\r7.\t0.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t0.\t3.\s4.$auto_60: $$flatten\r7.\t0.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t0.\s0.$auto_64: $$flatten\r7.\t1.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t0.\s4.$auto_60: $$flatten\r7.\t1.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t1.\s0.$auto_64: $$flatten\r7.\t1.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t1.\s4.$auto_60: $$flatten\r7.\t1.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t2.\s0.$auto_64: $$flatten\r7.\t1.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t2.\s4.$auto_60: $$flatten\r7.\t1.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t3.\s0.$auto_64: $$flatten\r7.\t1.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t1.\t3.\s4.$auto_60: $$flatten\r7.\t1.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t0.\s0.$auto_64: $$flatten\r7.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t0.\s4.$auto_60: $$flatten\r7.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t1.\s0.$auto_64: $$flatten\r7.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t1.\s4.$auto_60: $$flatten\r7.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t2.\s0.$auto_64: $$flatten\r7.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t2.\s4.$auto_60: $$flatten\r7.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t3.\s0.$auto_64: $$flatten\r7.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t2.\t3.\s4.$auto_60: $$flatten\r7.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t0.\s0.$auto_64: $$flatten\r7.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t0.\s4.$auto_60: $$flatten\r7.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t1.\s0.$auto_64: $$flatten\r7.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t1.\s4.$auto_60: $$flatten\r7.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t2.\s0.$auto_64: $$flatten\r7.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t2.\s4.$auto_60: $$flatten\r7.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t3.\s0.$auto_64: $$flatten\r7.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r7.\t3.\t3.\s4.$auto_60: $$flatten\r7.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t0.\s0.$auto_64: $$flatten\r8.\t0.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t0.\s4.$auto_60: $$flatten\r8.\t0.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t1.\s0.$auto_64: $$flatten\r8.\t0.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t1.\s4.$auto_60: $$flatten\r8.\t0.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t2.\s0.$auto_64: $$flatten\r8.\t0.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t2.\s4.$auto_60: $$flatten\r8.\t0.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t3.\s0.$auto_64: $$flatten\r8.\t0.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t0.\t3.\s4.$auto_60: $$flatten\r8.\t0.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t0.\s0.$auto_64: $$flatten\r8.\t1.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t0.\s4.$auto_60: $$flatten\r8.\t1.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t1.\s0.$auto_64: $$flatten\r8.\t1.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t1.\s4.$auto_60: $$flatten\r8.\t1.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t2.\s0.$auto_64: $$flatten\r8.\t1.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t2.\s4.$auto_60: $$flatten\r8.\t1.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t3.\s0.$auto_64: $$flatten\r8.\t1.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t1.\t3.\s4.$auto_60: $$flatten\r8.\t1.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t0.\s0.$auto_64: $$flatten\r8.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t0.\s4.$auto_60: $$flatten\r8.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t1.\s0.$auto_64: $$flatten\r8.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t1.\s4.$auto_60: $$flatten\r8.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t2.\s0.$auto_64: $$flatten\r8.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t2.\s4.$auto_60: $$flatten\r8.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t3.\s0.$auto_64: $$flatten\r8.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t2.\t3.\s4.$auto_60: $$flatten\r8.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t0.\s0.$auto_64: $$flatten\r8.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t0.\s4.$auto_60: $$flatten\r8.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t1.\s0.$auto_64: $$flatten\r8.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t1.\s4.$auto_60: $$flatten\r8.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t2.\s0.$auto_64: $$flatten\r8.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t2.\s4.$auto_60: $$flatten\r8.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t3.\s0.$auto_64: $$flatten\r8.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r8.\t3.\t3.\s4.$auto_60: $$flatten\r8.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t0.\s0.$auto_64: $$flatten\r9.\t0.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t0.\s4.$auto_60: $$flatten\r9.\t0.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t1.\s0.$auto_64: $$flatten\r9.\t0.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t1.\s4.$auto_60: $$flatten\r9.\t0.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t2.\s0.$auto_64: $$flatten\r9.\t0.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t2.\s4.$auto_60: $$flatten\r9.\t0.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t3.\s0.$auto_64: $$flatten\r9.\t0.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t0.\t3.\s4.$auto_60: $$flatten\r9.\t0.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t0.\s0.$auto_64: $$flatten\r9.\t1.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t0.\s4.$auto_60: $$flatten\r9.\t1.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t1.\s0.$auto_64: $$flatten\r9.\t1.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t1.\s4.$auto_60: $$flatten\r9.\t1.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t2.\s0.$auto_64: $$flatten\r9.\t1.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t2.\s4.$auto_60: $$flatten\r9.\t1.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t3.\s0.$auto_64: $$flatten\r9.\t1.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t1.\t3.\s4.$auto_60: $$flatten\r9.\t1.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t0.\s0.$auto_64: $$flatten\r9.\t2.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t0.\s4.$auto_60: $$flatten\r9.\t2.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t1.\s0.$auto_64: $$flatten\r9.\t2.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t1.\s4.$auto_60: $$flatten\r9.\t2.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t2.\s0.$auto_64: $$flatten\r9.\t2.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t2.\s4.$auto_60: $$flatten\r9.\t2.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t3.\s0.$auto_64: $$flatten\r9.\t2.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t2.\t3.\s4.$auto_60: $$flatten\r9.\t2.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t0.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t0.\s0.$auto_64: $$flatten\r9.\t3.\t0.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t0.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t0.\s4.$auto_60: $$flatten\r9.\t3.\t0.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t1.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t1.\s0.$auto_64: $$flatten\r9.\t3.\t1.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t1.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t1.\s4.$auto_60: $$flatten\r9.\t3.\t1.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t2.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t2.\s0.$auto_64: $$flatten\r9.\t3.\t2.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t2.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t2.\s4.$auto_60: $$flatten\r9.\t3.\t2.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t3.\s0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t3.\s0.$auto_64: $$flatten\r9.\t3.\t3.\s0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t3.\s4.$auto_60 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\r9.\t3.\t3.\s4.$auto_60: $$flatten\r9.\t3.\t3.\s4.$auto_60$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_0.$auto_64: $$flatten\rf.\S4_1.\S_0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_1.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_1.$auto_64: $$flatten\rf.\S4_1.\S_1.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_2.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_2.$auto_64: $$flatten\rf.\S4_1.\S_2.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_3.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_1.\S_3.$auto_64: $$flatten\rf.\S4_1.\S_3.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_0.$auto_64: $$flatten\rf.\S4_2.\S_0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_1.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_1.$auto_64: $$flatten\rf.\S4_2.\S_1.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_2.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_2.$auto_64: $$flatten\rf.\S4_2.\S_2.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_3.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_2.\S_3.$auto_64: $$flatten\rf.\S4_2.\S_3.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_0.$auto_64: $$flatten\rf.\S4_3.\S_0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_1.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_1.$auto_64: $$flatten\rf.\S4_3.\S_1.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_2.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_2.$auto_64: $$flatten\rf.\S4_3.\S_2.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_3.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_3.\S_3.$auto_64: $$flatten\rf.\S4_3.\S_3.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_0.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_0.$auto_64: $$flatten\rf.\S4_4.\S_0.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_1.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_1.$auto_64: $$flatten\rf.\S4_4.\S_1.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_2.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_2.$auto_64: $$flatten\rf.\S4_4.\S_2.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_3.$auto_64 in module \aes_192:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_192.$flatten\rf.\S4_4.\S_3.$auto_64: $$flatten\rf.\S4_4.\S_3.$auto_64$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.

6.130. Executing TECHMAP pass (map to technology primitives).

6.130.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.130.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

6.130.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~57939 debug messages>

6.131. Printing statistics.

=== aes_192 ===

   Number of wires:             118050
   Number of wire bits:         985857
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             474336
     $_DFF_P_                     8000
     $_MUX_                     456960
     $_NOT_                          8
     $_XOR_                       9280
     TDP_RAM18KX2                   88

6.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~211176 debug messages>

6.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~550920 debug messages>
Removed a total of 183640 cells.

6.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.137. Executing OPT_SHARE pass.

6.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7480, #solve=0, #remove=0, time=1.88 sec.]

6.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 32 unused cells and 100552 unused wires.
<suppressed ~33 debug messages>

6.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~1016 debug messages>

6.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.144. Executing OPT_SHARE pass.

6.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.49 sec.]

6.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 448 unused wires.
<suppressed ~1 debug messages>

6.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 2

6.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~3341 debug messages>

6.149. Executing TECHMAP pass (map to technology primitives).

6.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.149.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

6.150. Printing statistics.

=== aes_192 ===

   Number of wires:              17050
   Number of wire bits:         177857
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              78472
     $_AND_                       1528
     $_DFF_P_                     7448
     $_MUX_                      57976
     $_NOT_                        368
     $_OR_                        1784
     $_XOR_                       9280
     TDP_RAM18KX2                   88

6.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.71 sec.]

6.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.50 sec.]

6.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.47 sec.]

6.173. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=128, #remove=0, time=1.50 sec.]

6.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.176. Printing statistics.

=== aes_192 ===

   Number of wires:              17050
   Number of wire bits:         177857
   Number of public wires:        2925
   Number of public wire bits:   57873
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              78472
     $_AND_                       1528
     $_DFF_P_                     7448
     $_MUX_                      57976
     $_NOT_                        368
     $_OR_                        1784
     $_XOR_                       9280
     TDP_RAM18KX2                   88

   Number of Generic REGs:          7448

ABC-DFF iteration : 1

6.177. Executing ABC pass (technology mapping using ABC).

6.177.1. Summary of detected clock domains:
  78472 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.177.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 78384 gates and 80114 wires to a netlist network with 1728 inputs and 7544 outputs (dfl=1).

6.177.2.1. Executing ABC.
[Time = 6.91 sec.]

6.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~7186 debug messages>

6.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.183. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_663112 in front of them:
        $abc$649768$auto_662713
        $abc$649768$auto_662651

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_663639 in front of them:
        $abc$649768$auto_663240
        $abc$649768$auto_663178

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_664166 in front of them:
        $abc$649768$auto_663767
        $abc$649768$auto_663705

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_664693 in front of them:
        $abc$649768$auto_664294
        $abc$649768$auto_664232

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_665220 in front of them:
        $abc$649768$auto_664821
        $abc$649768$auto_664759

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_665747 in front of them:
        $abc$649768$auto_665348
        $abc$649768$auto_665286

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_666274 in front of them:
        $abc$649768$auto_665875
        $abc$649768$auto_665813

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_666801 in front of them:
        $abc$649768$auto_666402
        $abc$649768$auto_666340

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_667968 in front of them:
        $abc$649768$auto_667569
        $abc$649768$auto_667507

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_668495 in front of them:
        $abc$649768$auto_668096
        $abc$649768$auto_668034

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_669022 in front of them:
        $abc$649768$auto_668623
        $abc$649768$auto_668561

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_669549 in front of them:
        $abc$649768$auto_669150
        $abc$649768$auto_669088

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_670076 in front of them:
        $abc$649768$auto_669677
        $abc$649768$auto_669615

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_670603 in front of them:
        $abc$649768$auto_670204
        $abc$649768$auto_670142

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_671130 in front of them:
        $abc$649768$auto_670731
        $abc$649768$auto_670669

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_671657 in front of them:
        $abc$649768$auto_671258
        $abc$649768$auto_671196

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_672184 in front of them:
        $abc$649768$auto_671785
        $abc$649768$auto_671723

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_672711 in front of them:
        $abc$649768$auto_672312
        $abc$649768$auto_672250

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_673238 in front of them:
        $abc$649768$auto_672839
        $abc$649768$auto_672777

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_673765 in front of them:
        $abc$649768$auto_673366
        $abc$649768$auto_673304

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_674292 in front of them:
        $abc$649768$auto_673893
        $abc$649768$auto_673831

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_674819 in front of them:
        $abc$649768$auto_674420
        $abc$649768$auto_674358

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_675346 in front of them:
        $abc$649768$auto_674947
        $abc$649768$auto_674885

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_675873 in front of them:
        $abc$649768$auto_675474
        $abc$649768$auto_675412

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_677040 in front of them:
        $abc$649768$auto_676641
        $abc$649768$auto_676579

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_677567 in front of them:
        $abc$649768$auto_677168
        $abc$649768$auto_677106

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_678094 in front of them:
        $abc$649768$auto_677695
        $abc$649768$auto_677633

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_678621 in front of them:
        $abc$649768$auto_678222
        $abc$649768$auto_678160

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_679148 in front of them:
        $abc$649768$auto_678749
        $abc$649768$auto_678687

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_679675 in front of them:
        $abc$649768$auto_679276
        $abc$649768$auto_679214

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_680202 in front of them:
        $abc$649768$auto_679803
        $abc$649768$auto_679741

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_680729 in front of them:
        $abc$649768$auto_680330
        $abc$649768$auto_680268

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_681256 in front of them:
        $abc$649768$auto_680857
        $abc$649768$auto_680795

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_681783 in front of them:
        $abc$649768$auto_681384
        $abc$649768$auto_681322

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_682310 in front of them:
        $abc$649768$auto_681911
        $abc$649768$auto_681849

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_682837 in front of them:
        $abc$649768$auto_682438
        $abc$649768$auto_682376

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_683364 in front of them:
        $abc$649768$auto_682965
        $abc$649768$auto_682903

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_683891 in front of them:
        $abc$649768$auto_683492
        $abc$649768$auto_683430

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_684418 in front of them:
        $abc$649768$auto_684019
        $abc$649768$auto_683957

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_684945 in front of them:
        $abc$649768$auto_684546
        $abc$649768$auto_684484

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_686112 in front of them:
        $abc$649768$auto_685713
        $abc$649768$auto_685651

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_686639 in front of them:
        $abc$649768$auto_686240
        $abc$649768$auto_686178

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_687166 in front of them:
        $abc$649768$auto_686767
        $abc$649768$auto_686705

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_687693 in front of them:
        $abc$649768$auto_687294
        $abc$649768$auto_687232

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_688220 in front of them:
        $abc$649768$auto_687821
        $abc$649768$auto_687759

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_688747 in front of them:
        $abc$649768$auto_688348
        $abc$649768$auto_688286

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_689274 in front of them:
        $abc$649768$auto_688875
        $abc$649768$auto_688813

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_689801 in front of them:
        $abc$649768$auto_689402
        $abc$649768$auto_689340

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_690362 in front of them:
        $abc$649768$auto_689929
        $abc$649768$auto_689867

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_690855 in front of them:
        $abc$649768$auto_690456
        $abc$649768$auto_690394

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_691382 in front of them:
        $abc$649768$auto_690983
        $abc$649768$auto_690921

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_691943 in front of them:
        $abc$649768$auto_691510
        $abc$649768$auto_691448

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_692436 in front of them:
        $abc$649768$auto_692037
        $abc$649768$auto_691975

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_692787 in front of them:
        $abc$649768$auto_692564
        $abc$649768$auto_692502

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_693459 in front of them:
        $abc$649768$auto_693091
        $abc$649768$auto_693029

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_694017 in front of them:
        $abc$649768$auto_693618
        $abc$649768$auto_693556

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_695184 in front of them:
        $abc$649768$auto_694785
        $abc$649768$auto_694723

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_695680 in front of them:
        $abc$649768$auto_695312
        $abc$649768$auto_695250

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_696062 in front of them:
        $abc$649768$auto_695839
        $abc$649768$auto_695777

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_696734 in front of them:
        $abc$649768$auto_696366
        $abc$649768$auto_696304

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_697072 in front of them:
        $abc$649768$auto_696893
        $abc$649768$auto_696831

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_697643 in front of them:
        $abc$649768$auto_697420
        $abc$649768$auto_697358

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_698315 in front of them:
        $abc$649768$auto_697947
        $abc$649768$auto_697885

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_698842 in front of them:
        $abc$649768$auto_698474
        $abc$649768$auto_698412

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_699400 in front of them:
        $abc$649768$auto_699001
        $abc$649768$auto_698939

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_699927 in front of them:
        $abc$649768$auto_699528
        $abc$649768$auto_699466

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_700488 in front of them:
        $abc$649768$auto_700055
        $abc$649768$auto_699993

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_700981 in front of them:
        $abc$649768$auto_700582
        $abc$649768$auto_700520

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_701508 in front of them:
        $abc$649768$auto_701109
        $abc$649768$auto_701047

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_702069 in front of them:
        $abc$649768$auto_701636
        $abc$649768$auto_701574

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_702596 in front of them:
        $abc$649768$auto_702163
        $abc$649768$auto_702101

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_703123 in front of them:
        $abc$649768$auto_702690
        $abc$649768$auto_702628

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_704080 in front of them:
        $abc$649768$auto_703857
        $abc$649768$auto_703795

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_704607 in front of them:
        $abc$649768$auto_704384
        $abc$649768$auto_704322

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_705279 in front of them:
        $abc$649768$auto_704911
        $abc$649768$auto_704849

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_705661 in front of them:
        $abc$649768$auto_705438
        $abc$649768$auto_705376

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_706188 in front of them:
        $abc$649768$auto_705965
        $abc$649768$auto_705903

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_706715 in front of them:
        $abc$649768$auto_706492
        $abc$649768$auto_706430

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_707418 in front of them:
        $abc$649768$auto_707019
        $abc$649768$auto_706957

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_707769 in front of them:
        $abc$649768$auto_707546
        $abc$649768$auto_707484

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_708441 in front of them:
        $abc$649768$auto_708073
        $abc$649768$auto_708011

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_708823 in front of them:
        $abc$649768$auto_708600
        $abc$649768$auto_708538

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_709526 in front of them:
        $abc$649768$auto_709127
        $abc$649768$auto_709065

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_710087 in front of them:
        $abc$649768$auto_709654
        $abc$649768$auto_709592

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_710404 in front of them:
        $abc$649768$auto_710181
        $abc$649768$auto_710119

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_711076 in front of them:
        $abc$649768$auto_710708
        $abc$649768$auto_710646

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_711458 in front of them:
        $abc$649768$auto_711235
        $abc$649768$auto_711173

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_712130 in front of them:
        $abc$649768$auto_711762
        $abc$649768$auto_711700

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_713152 in front of them:
        $abc$649768$auto_712929
        $abc$649768$auto_712867

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_713679 in front of them:
        $abc$649768$auto_713456
        $abc$649768$auto_713394

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_714351 in front of them:
        $abc$649768$auto_713983
        $abc$649768$auto_713921

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_714878 in front of them:
        $abc$649768$auto_714510
        $abc$649768$auto_714448

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_715260 in front of them:
        $abc$649768$auto_715037
        $abc$649768$auto_714975

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_715787 in front of them:
        $abc$649768$auto_715564
        $abc$649768$auto_715502

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_716459 in front of them:
        $abc$649768$auto_716091
        $abc$649768$auto_716029

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_716841 in front of them:
        $abc$649768$auto_716618
        $abc$649768$auto_716556

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_717513 in front of them:
        $abc$649768$auto_717145
        $abc$649768$auto_717083

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_717895 in front of them:
        $abc$649768$auto_717672
        $abc$649768$auto_717610

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_718422 in front of them:
        $abc$649768$auto_718199
        $abc$649768$auto_718137

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_718949 in front of them:
        $abc$649768$auto_718726
        $abc$649768$auto_718664

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_719476 in front of them:
        $abc$649768$auto_719253
        $abc$649768$auto_719191

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_720148 in front of them:
        $abc$649768$auto_719780
        $abc$649768$auto_719718

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_720530 in front of them:
        $abc$649768$auto_720307
        $abc$649768$auto_720245

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_721202 in front of them:
        $abc$649768$auto_720834
        $abc$649768$auto_720772

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_721570 in front of them:
        $abc$649768$auto_721357
        $abc$649768$auto_721297

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_721976 in front of them:
        $abc$649768$auto_721763
        $abc$649768$auto_721703

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_722382 in front of them:
        $abc$649768$auto_722169
        $abc$649768$auto_722109

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_722788 in front of them:
        $abc$649768$auto_722575
        $abc$649768$auto_722515

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_723194 in front of them:
        $abc$649768$auto_722981
        $abc$649768$auto_722921

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_723600 in front of them:
        $abc$649768$auto_723387
        $abc$649768$auto_723327

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_724006 in front of them:
        $abc$649768$auto_723793
        $abc$649768$auto_723733

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_724412 in front of them:
        $abc$649768$auto_724199
        $abc$649768$auto_724139

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_724818 in front of them:
        $abc$649768$auto_724605
        $abc$649768$auto_724545

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_725224 in front of them:
        $abc$649768$auto_725011
        $abc$649768$auto_724951

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_725630 in front of them:
        $abc$649768$auto_725417
        $abc$649768$auto_725357

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_726036 in front of them:
        $abc$649768$auto_725823
        $abc$649768$auto_725763

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_726442 in front of them:
        $abc$649768$auto_726229
        $abc$649768$auto_726169

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_726848 in front of them:
        $abc$649768$auto_726635
        $abc$649768$auto_726575

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_727254 in front of them:
        $abc$649768$auto_727041
        $abc$649768$auto_726981

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$649768$auto_727660 in front of them:
        $abc$649768$auto_727447
        $abc$649768$auto_727387

6.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=2.01 sec.]

6.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 33444 unused wires.
<suppressed ~144 debug messages>

6.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~120 debug messages>

6.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.190. Executing OPT_SHARE pass.

6.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.59 sec.]

6.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 120 unused wires.
<suppressed ~1 debug messages>

6.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

6.194. Executing ABC pass (technology mapping using ABC).

6.194.1. Summary of detected clock domains:
  78368 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.194.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 78160 gates and 80008 wires to a netlist network with 1848 inputs and 7784 outputs (dfl=1).

6.194.2.1. Executing ABC.
[Time = 8.75 sec.]

6.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~6768 debug messages>

6.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.200. Executing OPT_SHARE pass.

6.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.80 sec.]

6.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 90200 unused wires.
<suppressed ~1 debug messages>

6.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

6.204. Executing ABC pass (technology mapping using ABC).

6.204.1. Summary of detected clock domains:
  78449 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.204.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 78241 gates and 80089 wires to a netlist network with 1848 inputs and 7784 outputs (dfl=2).

6.204.2.1. Executing ABC.
[Time = 31.35 sec.]

6.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~1238 debug messages>

6.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.210. Executing OPT_SHARE pass.

6.211. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.41 sec.]

6.212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 90281 unused wires.
<suppressed ~1 debug messages>

6.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

6.214. Executing ABC pass (technology mapping using ABC).

6.214.1. Summary of detected clock domains:
  105278 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

6.214.2. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 105070 gates and 106918 wires to a netlist network with 1848 inputs and 7784 outputs (dfl=0).

6.214.2.1. Executing ABC.
[Time = 7.88 sec.]

6.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~498 debug messages>

6.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

6.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.220. Executing OPT_SHARE pass.

6.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.55 sec.]

6.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 117110 unused wires.
<suppressed ~1 debug messages>

6.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

6.224. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

6.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.230. Executing OPT_SHARE pass.

6.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.45 sec.]

6.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.239. Executing OPT_SHARE pass.

6.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.75 sec.]

6.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.248. Executing OPT_SHARE pass.

6.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=1.83 sec.]

6.250. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=7256, #remove=0, time=2.98 sec.]

6.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.253. Executing BMUXMAP pass.

6.254. Executing DEMUXMAP pass.

6.255. Executing SPLITNETS pass (splitting up multi-bit signals).

6.256. Executing ABC pass (technology mapping using ABC).

6.256.1. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Extracted 70793 gates and 78041 wires to a netlist network with 7248 inputs and 5040 outputs (dfl=1).

6.256.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [   1.67 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [  76.36 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 115.65 sec. at Pass 2]{map}[6]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 125.14 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 126.14 sec. at Pass 4]{map}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [ 121.27 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [  85.13 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [  83.57 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7248  #Luts = 10368  Max Lvl =   3  Avg Lvl =   1.40  [  88.99 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7248  #Luts = 10272  Max Lvl =   3  Avg Lvl =   1.40  [  57.07 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =  881.09 sec.
[Time = 884.86 sec.]

6.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.262. Executing OPT_SHARE pass.

6.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.43 sec.]

6.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 78041 unused wires.
<suppressed ~1 debug messages>

6.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.266. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 8 inverters.

6.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.272. Executing OPT_SHARE pass.

6.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.42 sec.]

6.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

6.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.277. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.279. Executing OPT_SHARE pass.

6.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.41 sec.]

6.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 2

6.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.288. Executing OPT_SHARE pass.

6.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.42 sec.]

6.290. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=7256, #remove=0, time=7.56 sec.]

6.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.298. Executing OPT_SHARE pass.

6.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.42 sec.]

6.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

6.305. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.307. Executing OPT_SHARE pass.

6.308. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=0, #remove=0, time=0.42 sec.]

6.309. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=7448, #solve=7256, #remove=0, time=8.66 sec.]

6.310. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.312. Printing statistics.

=== aes_192 ===

   Number of wires:              13598
   Number of wire bits:          70353
   Number of public wires:        2782
   Number of public wire bits:   52145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17920
     $_DFF_P_                     7448
     $lut                        10264
     $mux                          120
     TDP_RAM18KX2                   88

6.313. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.314. Executing RS_DFFSR_CONV pass.

6.315. Printing statistics.

=== aes_192 ===

   Number of wires:              13614
   Number of wire bits:          70369
   Number of public wires:        2782
   Number of public wire bits:   52145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17936
     $_DFF_P_                     7448
     $_NOT_                         16
     $lut                        10264
     $mux                          120
     TDP_RAM18KX2                   88

6.316. Executing TECHMAP pass (map to technology primitives).

6.316.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.316.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

6.316.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~17954 debug messages>

6.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~249160 debug messages>

6.318. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~410421 debug messages>
Removed a total of 136807 cells.

6.321. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=2.58 sec.]

6.322. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 41846 unused wires.
<suppressed ~1 debug messages>

6.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.
<suppressed ~6421 debug messages>

6.324. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
<suppressed ~2064 debug messages>
Removed a total of 688 cells.

6.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.326. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.327. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.328. Executing OPT_SHARE pass.

6.329. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=2.17 sec.]

6.330. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 1710 unused wires.
<suppressed ~1 debug messages>

6.331. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.332. Executing TECHMAP pass (map to technology primitives).

6.332.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.332.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

6.333. Executing ABC pass (technology mapping using ABC).

6.333.1. Extracting gate netlist of module `\aes_192' to `<abc-temp-dir>/input.blif'..
Extracted 113985 gates and 121115 wires to a netlist network with 7128 inputs and 4808 outputs (dfl=0).

6.333.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 7128  #Luts =  9937  Max Lvl =   3  Avg Lvl =   1.39  [   3.91 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 7128  #Luts =  9930  Max Lvl =   3  Avg Lvl =   1.39  [  76.55 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [ 115.05 sec. at Pass 2]{map}[6]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [ 123.65 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [ 132.83 sec. at Pass 4]{map}[16]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [ 129.14 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [  84.47 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [  82.93 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7128  #Luts = 10007  Max Lvl =   2  Avg Lvl =   1.55  [  84.57 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 7128  #Luts =  9940  Max Lvl =   2  Avg Lvl =   1.39  [  56.22 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =  889.44 sec.
[Time = 893.50 sec.]

6.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

6.335. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.336. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_192..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.337. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_192.
Performed a total of 0 changes.

6.338. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_192'.
Removed a total of 0 cells.

6.339. Executing OPT_SHARE pass.

6.340. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.58 sec.]

6.341. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 49595 unused wires.
<suppressed ~1 debug messages>

6.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_192.

RUN-OPT ITERATIONS DONE : 1

6.343. Executing HIERARCHY pass (managing design hierarchy).

6.343.1. Analyzing design hierarchy..
Top module:  \aes_192

6.343.2. Analyzing design hierarchy..
Top module:  \aes_192
Removed 0 unused modules.
Warning: Resizing cell port aes_192.bram_$flatten\a0.\S4_0.\S_0.$auto_64.0.0_$flatten\a0.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a0.\S4_0.\S_2.$auto_64.0.0_$flatten\a0.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a11.\S4_0.\S_0.$auto_64.0.0_$flatten\a11.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a11.\S4_0.\S_2.$auto_64.0.0_$flatten\a11.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a2.\S4_0.\S_0.$auto_64.0.0_$flatten\a2.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a2.\S4_0.\S_2.$auto_64.0.0_$flatten\a2.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a3.\S4_0.\S_0.$auto_64.0.0_$flatten\a3.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a3.\S4_0.\S_2.$auto_64.0.0_$flatten\a3.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a5.\S4_0.\S_0.$auto_64.0.0_$flatten\a5.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a5.\S4_0.\S_2.$auto_64.0.0_$flatten\a5.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a6.\S4_0.\S_0.$auto_64.0.0_$flatten\a6.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a6.\S4_0.\S_2.$auto_64.0.0_$flatten\a6.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a8.\S4_0.\S_0.$auto_64.0.0_$flatten\a8.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a8.\S4_0.\S_2.$auto_64.0.0_$flatten\a8.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a9.\S4_0.\S_0.$auto_64.0.0_$flatten\a9.\S4_0.\S_1.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\a9.\S4_0.\S_2.$auto_64.0.0_$flatten\a9.\S4_0.\S_3.$auto_64.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t0.\s0.$auto_64.0.0_$flatten\r1.\t0.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t1.\s0.$auto_64.0.0_$flatten\r1.\t0.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t2.\s0.$auto_64.0.0_$flatten\r1.\t0.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t0.\t3.\s0.$auto_64.0.0_$flatten\r1.\t0.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t0.\s0.$auto_64.0.0_$flatten\r1.\t1.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t1.\s0.$auto_64.0.0_$flatten\r1.\t1.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t2.\s0.$auto_64.0.0_$flatten\r1.\t1.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t1.\t3.\s0.$auto_64.0.0_$flatten\r1.\t1.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t0.\s0.$auto_64.0.0_$flatten\r1.\t2.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t1.\s0.$auto_64.0.0_$flatten\r1.\t2.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t2.\s0.$auto_64.0.0_$flatten\r1.\t2.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t2.\t3.\s0.$auto_64.0.0_$flatten\r1.\t2.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t0.\s0.$auto_64.0.0_$flatten\r1.\t3.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t1.\s0.$auto_64.0.0_$flatten\r1.\t3.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t2.\s0.$auto_64.0.0_$flatten\r1.\t3.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r1.\t3.\t3.\s0.$auto_64.0.0_$flatten\r1.\t3.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t0.\s0.$auto_64.0.0_$flatten\r10.\t0.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t1.\s0.$auto_64.0.0_$flatten\r10.\t0.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t2.\s0.$auto_64.0.0_$flatten\r10.\t0.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t0.\t3.\s0.$auto_64.0.0_$flatten\r10.\t0.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t0.\s0.$auto_64.0.0_$flatten\r10.\t1.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t1.\s0.$auto_64.0.0_$flatten\r10.\t1.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t2.\s0.$auto_64.0.0_$flatten\r10.\t1.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t1.\t3.\s0.$auto_64.0.0_$flatten\r10.\t1.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t0.\s0.$auto_64.0.0_$flatten\r10.\t2.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t1.\s0.$auto_64.0.0_$flatten\r10.\t2.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t2.\s0.$auto_64.0.0_$flatten\r10.\t2.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t2.\t3.\s0.$auto_64.0.0_$flatten\r10.\t2.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t0.\s0.$auto_64.0.0_$flatten\r10.\t3.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t1.\s0.$auto_64.0.0_$flatten\r10.\t3.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t2.\s0.$auto_64.0.0_$flatten\r10.\t3.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r10.\t3.\t3.\s0.$auto_64.0.0_$flatten\r10.\t3.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t0.\s0.$auto_64.0.0_$flatten\r11.\t0.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t1.\s0.$auto_64.0.0_$flatten\r11.\t0.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t2.\s0.$auto_64.0.0_$flatten\r11.\t0.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t0.\t3.\s0.$auto_64.0.0_$flatten\r11.\t0.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t0.\s0.$auto_64.0.0_$flatten\r11.\t1.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t1.\s0.$auto_64.0.0_$flatten\r11.\t1.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t2.\s0.$auto_64.0.0_$flatten\r11.\t1.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t1.\t3.\s0.$auto_64.0.0_$flatten\r11.\t1.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t0.\s0.$auto_64.0.0_$flatten\r11.\t2.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t1.\s0.$auto_64.0.0_$flatten\r11.\t2.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t2.\s0.$auto_64.0.0_$flatten\r11.\t2.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t2.\t3.\s0.$auto_64.0.0_$flatten\r11.\t2.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t0.\s0.$auto_64.0.0_$flatten\r11.\t3.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t1.\s0.$auto_64.0.0_$flatten\r11.\t3.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t2.\s0.$auto_64.0.0_$flatten\r11.\t3.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r11.\t3.\t3.\s0.$auto_64.0.0_$flatten\r11.\t3.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t0.\s0.$auto_64.0.0_$flatten\r2.\t0.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t1.\s0.$auto_64.0.0_$flatten\r2.\t0.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t2.\s0.$auto_64.0.0_$flatten\r2.\t0.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t0.\t3.\s0.$auto_64.0.0_$flatten\r2.\t0.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t0.\s0.$auto_64.0.0_$flatten\r2.\t1.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t1.\s0.$auto_64.0.0_$flatten\r2.\t1.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t2.\s0.$auto_64.0.0_$flatten\r2.\t1.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t1.\t3.\s0.$auto_64.0.0_$flatten\r2.\t1.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t0.\s0.$auto_64.0.0_$flatten\r2.\t2.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t1.\s0.$auto_64.0.0_$flatten\r2.\t2.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t2.\s0.$auto_64.0.0_$flatten\r2.\t2.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t2.\t3.\s0.$auto_64.0.0_$flatten\r2.\t2.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t0.\s0.$auto_64.0.0_$flatten\r2.\t3.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t1.\s0.$auto_64.0.0_$flatten\r2.\t3.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t2.\s0.$auto_64.0.0_$flatten\r2.\t3.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r2.\t3.\t3.\s0.$auto_64.0.0_$flatten\r2.\t3.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t0.\s0.$auto_64.0.0_$flatten\r3.\t0.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t1.\s0.$auto_64.0.0_$flatten\r3.\t0.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t2.\s0.$auto_64.0.0_$flatten\r3.\t0.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t0.\t3.\s0.$auto_64.0.0_$flatten\r3.\t0.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t0.\s0.$auto_64.0.0_$flatten\r3.\t1.\t0.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t1.\s0.$auto_64.0.0_$flatten\r3.\t1.\t1.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t2.\s0.$auto_64.0.0_$flatten\r3.\t1.\t2.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_192.bram_$flatten\r3.\t1.\t3.\s0.$auto_64.0.0_$flatten\r3.\t1.\t3.\s4.$auto_60.0.0.ADDR_A1 from 15 bits to 14 bits.

6.344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 2342 unused wires.
<suppressed ~2342 debug messages>

6.345. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

6.346. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10.
Generating RTLIL representation for module `\I_FAB'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-440.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.1-456.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.1-472.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.1-488.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-510.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-532.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-553.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.1-574.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-592.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.1-614.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.1-628.10.
Generating RTLIL representation for module `\O_FAB'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.1-647.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:657.1-674.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.1-702.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.1-726.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.1-753.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.1-802.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.1-851.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.1-867.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-919.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.1-984.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.1-1023.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1045.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053.1-1058.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1067.1-1073.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1087.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1102.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.1-1117.10.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\clk' has no associated I_BUF
WARNING: port '\key' has no associated I_BUF
WARNING: port '\state' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
INFO: inserting CLK_BUF before '$ibuf_clk'
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\out' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers  
 *****************************

6.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..

6.348. Executing TECHMAP pass (map to technology primitives).

6.348.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

6.348.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~455 debug messages>

6.349. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 1347 unused wires.
<suppressed ~1 debug messages>

6.350. Printing statistics.

=== aes_192 ===

   Number of wires:              10817
   Number of wire bits:          29511
   Number of public wires:         440
   Number of public wire bits:   11297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17926
     $lut                         9940
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     O_BUF                         128
     TDP_RAM18KX2                   88

6.351. Executing TECHMAP pass (map to technology primitives).

6.351.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_29_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.351.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~11672 debug messages>
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a0.\S4_0.\S_0.$auto_64.0.0_$flatten\a0.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a0.\S4_0.\S_0.$auto_64.0.0_$flatten\a0.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a0.\S4_0.\S_2.$auto_64.0.0_$flatten\a0.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a0.\S4_0.\S_2.$auto_64.0.0_$flatten\a0.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a11.\S4_0.\S_0.$auto_64.0.0_$flatten\a11.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a11.\S4_0.\S_0.$auto_64.0.0_$flatten\a11.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a11.\S4_0.\S_2.$auto_64.0.0_$flatten\a11.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a11.\S4_0.\S_2.$auto_64.0.0_$flatten\a11.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a2.\S4_0.\S_0.$auto_64.0.0_$flatten\a2.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a2.\S4_0.\S_0.$auto_64.0.0_$flatten\a2.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a2.\S4_0.\S_2.$auto_64.0.0_$flatten\a2.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a2.\S4_0.\S_2.$auto_64.0.0_$flatten\a2.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a3.\S4_0.\S_0.$auto_64.0.0_$flatten\a3.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a3.\S4_0.\S_0.$auto_64.0.0_$flatten\a3.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a3.\S4_0.\S_2.$auto_64.0.0_$flatten\a3.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a3.\S4_0.\S_2.$auto_64.0.0_$flatten\a3.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a5.\S4_0.\S_0.$auto_64.0.0_$flatten\a5.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a5.\S4_0.\S_0.$auto_64.0.0_$flatten\a5.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a5.\S4_0.\S_2.$auto_64.0.0_$flatten\a5.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a5.\S4_0.\S_2.$auto_64.0.0_$flatten\a5.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a6.\S4_0.\S_0.$auto_64.0.0_$flatten\a6.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a6.\S4_0.\S_0.$auto_64.0.0_$flatten\a6.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a6.\S4_0.\S_2.$auto_64.0.0_$flatten\a6.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a6.\S4_0.\S_2.$auto_64.0.0_$flatten\a6.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a8.\S4_0.\S_0.$auto_64.0.0_$flatten\a8.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a8.\S4_0.\S_0.$auto_64.0.0_$flatten\a8.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a8.\S4_0.\S_2.$auto_64.0.0_$flatten\a8.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a8.\S4_0.\S_2.$auto_64.0.0_$flatten\a8.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a9.\S4_0.\S_0.$auto_64.0.0_$flatten\a9.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a9.\S4_0.\S_0.$auto_64.0.0_$flatten\a9.\S4_0.\S_1.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a9.\S4_0.\S_2.$auto_64.0.0_$flatten\a9.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\a9.\S4_0.\S_2.$auto_64.0.0_$flatten\a9.\S4_0.\S_3.$auto_64.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t0.\s0.$auto_64.0.0_$flatten\r1.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t0.\s0.$auto_64.0.0_$flatten\r1.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t1.\s0.$auto_64.0.0_$flatten\r1.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t1.\s0.$auto_64.0.0_$flatten\r1.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t2.\s0.$auto_64.0.0_$flatten\r1.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t2.\s0.$auto_64.0.0_$flatten\r1.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t3.\s0.$auto_64.0.0_$flatten\r1.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t0.\t3.\s0.$auto_64.0.0_$flatten\r1.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t0.\s0.$auto_64.0.0_$flatten\r1.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t0.\s0.$auto_64.0.0_$flatten\r1.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t1.\s0.$auto_64.0.0_$flatten\r1.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t1.\s0.$auto_64.0.0_$flatten\r1.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t2.\s0.$auto_64.0.0_$flatten\r1.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t2.\s0.$auto_64.0.0_$flatten\r1.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t3.\s0.$auto_64.0.0_$flatten\r1.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t1.\t3.\s0.$auto_64.0.0_$flatten\r1.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t0.\s0.$auto_64.0.0_$flatten\r1.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t0.\s0.$auto_64.0.0_$flatten\r1.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t1.\s0.$auto_64.0.0_$flatten\r1.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t1.\s0.$auto_64.0.0_$flatten\r1.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t2.\s0.$auto_64.0.0_$flatten\r1.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t2.\s0.$auto_64.0.0_$flatten\r1.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t3.\s0.$auto_64.0.0_$flatten\r1.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t2.\t3.\s0.$auto_64.0.0_$flatten\r1.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t0.\s0.$auto_64.0.0_$flatten\r1.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t0.\s0.$auto_64.0.0_$flatten\r1.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t1.\s0.$auto_64.0.0_$flatten\r1.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t1.\s0.$auto_64.0.0_$flatten\r1.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t2.\s0.$auto_64.0.0_$flatten\r1.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t2.\s0.$auto_64.0.0_$flatten\r1.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t3.\s0.$auto_64.0.0_$flatten\r1.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r1.\t3.\t3.\s0.$auto_64.0.0_$flatten\r1.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t0.\s0.$auto_64.0.0_$flatten\r10.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t0.\s0.$auto_64.0.0_$flatten\r10.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t1.\s0.$auto_64.0.0_$flatten\r10.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t1.\s0.$auto_64.0.0_$flatten\r10.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t2.\s0.$auto_64.0.0_$flatten\r10.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t2.\s0.$auto_64.0.0_$flatten\r10.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t3.\s0.$auto_64.0.0_$flatten\r10.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t0.\t3.\s0.$auto_64.0.0_$flatten\r10.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t0.\s0.$auto_64.0.0_$flatten\r10.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t0.\s0.$auto_64.0.0_$flatten\r10.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t1.\s0.$auto_64.0.0_$flatten\r10.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t1.\s0.$auto_64.0.0_$flatten\r10.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t2.\s0.$auto_64.0.0_$flatten\r10.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t2.\s0.$auto_64.0.0_$flatten\r10.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t3.\s0.$auto_64.0.0_$flatten\r10.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t1.\t3.\s0.$auto_64.0.0_$flatten\r10.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t0.\s0.$auto_64.0.0_$flatten\r10.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t0.\s0.$auto_64.0.0_$flatten\r10.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t1.\s0.$auto_64.0.0_$flatten\r10.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t1.\s0.$auto_64.0.0_$flatten\r10.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t2.\s0.$auto_64.0.0_$flatten\r10.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t2.\s0.$auto_64.0.0_$flatten\r10.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t3.\s0.$auto_64.0.0_$flatten\r10.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t2.\t3.\s0.$auto_64.0.0_$flatten\r10.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t0.\s0.$auto_64.0.0_$flatten\r10.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t0.\s0.$auto_64.0.0_$flatten\r10.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t1.\s0.$auto_64.0.0_$flatten\r10.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t1.\s0.$auto_64.0.0_$flatten\r10.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t2.\s0.$auto_64.0.0_$flatten\r10.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t2.\s0.$auto_64.0.0_$flatten\r10.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t3.\s0.$auto_64.0.0_$flatten\r10.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r10.\t3.\t3.\s0.$auto_64.0.0_$flatten\r10.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t0.\s0.$auto_64.0.0_$flatten\r11.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t0.\s0.$auto_64.0.0_$flatten\r11.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t1.\s0.$auto_64.0.0_$flatten\r11.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t1.\s0.$auto_64.0.0_$flatten\r11.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t2.\s0.$auto_64.0.0_$flatten\r11.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t2.\s0.$auto_64.0.0_$flatten\r11.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t3.\s0.$auto_64.0.0_$flatten\r11.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t0.\t3.\s0.$auto_64.0.0_$flatten\r11.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t0.\s0.$auto_64.0.0_$flatten\r11.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t0.\s0.$auto_64.0.0_$flatten\r11.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t1.\s0.$auto_64.0.0_$flatten\r11.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t1.\s0.$auto_64.0.0_$flatten\r11.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t2.\s0.$auto_64.0.0_$flatten\r11.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t2.\s0.$auto_64.0.0_$flatten\r11.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t3.\s0.$auto_64.0.0_$flatten\r11.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t1.\t3.\s0.$auto_64.0.0_$flatten\r11.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t0.\s0.$auto_64.0.0_$flatten\r11.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t0.\s0.$auto_64.0.0_$flatten\r11.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t1.\s0.$auto_64.0.0_$flatten\r11.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t1.\s0.$auto_64.0.0_$flatten\r11.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t2.\s0.$auto_64.0.0_$flatten\r11.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t2.\s0.$auto_64.0.0_$flatten\r11.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t3.\s0.$auto_64.0.0_$flatten\r11.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t2.\t3.\s0.$auto_64.0.0_$flatten\r11.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t0.\s0.$auto_64.0.0_$flatten\r11.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t0.\s0.$auto_64.0.0_$flatten\r11.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t1.\s0.$auto_64.0.0_$flatten\r11.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t1.\s0.$auto_64.0.0_$flatten\r11.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t2.\s0.$auto_64.0.0_$flatten\r11.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t2.\s0.$auto_64.0.0_$flatten\r11.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t3.\s0.$auto_64.0.0_$flatten\r11.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r11.\t3.\t3.\s0.$auto_64.0.0_$flatten\r11.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t0.\s0.$auto_64.0.0_$flatten\r2.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t0.\s0.$auto_64.0.0_$flatten\r2.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t1.\s0.$auto_64.0.0_$flatten\r2.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t1.\s0.$auto_64.0.0_$flatten\r2.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t2.\s0.$auto_64.0.0_$flatten\r2.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t2.\s0.$auto_64.0.0_$flatten\r2.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t3.\s0.$auto_64.0.0_$flatten\r2.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t0.\t3.\s0.$auto_64.0.0_$flatten\r2.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t0.\s0.$auto_64.0.0_$flatten\r2.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t0.\s0.$auto_64.0.0_$flatten\r2.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t1.\s0.$auto_64.0.0_$flatten\r2.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t1.\s0.$auto_64.0.0_$flatten\r2.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t2.\s0.$auto_64.0.0_$flatten\r2.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t2.\s0.$auto_64.0.0_$flatten\r2.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t3.\s0.$auto_64.0.0_$flatten\r2.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t1.\t3.\s0.$auto_64.0.0_$flatten\r2.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t0.\s0.$auto_64.0.0_$flatten\r2.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t0.\s0.$auto_64.0.0_$flatten\r2.\t2.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t1.\s0.$auto_64.0.0_$flatten\r2.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t1.\s0.$auto_64.0.0_$flatten\r2.\t2.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t2.\s0.$auto_64.0.0_$flatten\r2.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t2.\s0.$auto_64.0.0_$flatten\r2.\t2.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t3.\s0.$auto_64.0.0_$flatten\r2.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t2.\t3.\s0.$auto_64.0.0_$flatten\r2.\t2.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t0.\s0.$auto_64.0.0_$flatten\r2.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t0.\s0.$auto_64.0.0_$flatten\r2.\t3.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t1.\s0.$auto_64.0.0_$flatten\r2.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t1.\s0.$auto_64.0.0_$flatten\r2.\t3.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t2.\s0.$auto_64.0.0_$flatten\r2.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t2.\s0.$auto_64.0.0_$flatten\r2.\t3.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t3.\s0.$auto_64.0.0_$flatten\r2.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r2.\t3.\t3.\s0.$auto_64.0.0_$flatten\r2.\t3.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t0.\s0.$auto_64.0.0_$flatten\r3.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t0.\s0.$auto_64.0.0_$flatten\r3.\t0.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t1.\s0.$auto_64.0.0_$flatten\r3.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t1.\s0.$auto_64.0.0_$flatten\r3.\t0.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t2.\s0.$auto_64.0.0_$flatten\r3.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t2.\s0.$auto_64.0.0_$flatten\r3.\t0.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t3.\s0.$auto_64.0.0_$flatten\r3.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t0.\t3.\s0.$auto_64.0.0_$flatten\r3.\t0.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t0.\s0.$auto_64.0.0_$flatten\r3.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t0.\s0.$auto_64.0.0_$flatten\r3.\t1.\t0.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t1.\s0.$auto_64.0.0_$flatten\r3.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t1.\s0.$auto_64.0.0_$flatten\r3.\t1.\t1.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t2.\s0.$auto_64.0.0_$flatten\r3.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t2.\s0.$auto_64.0.0_$flatten\r3.\t1.\t2.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B1' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t3.\s0.$auto_64.0.0_$flatten\r3.\t1.\t3.\s4.$auto_60.0.0'
Warning: Reconnect TDP_RAM clock port '\CLK_B2' with '$clk_buf_$ibuf_clk' for cell '\bram_$flatten\r3.\t1.\t3.\s0.$auto_64.0.0_$flatten\r3.\t1.\t3.\s4.$auto_60.0.0'

6.352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_192..
Removed 0 unused cells and 19880 unused wires.
<suppressed ~1 debug messages>

6.353. Printing statistics.

=== aes_192 ===

   Number of wires:              10817
   Number of wire bits:          29511
   Number of public wires:         440
   Number of public wire bits:   11297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17926
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     LUT1                           16
     LUT2                         1292
     LUT3                          480
     LUT4                          256
     LUT5                          236
     LUT6                         7660
     O_BUF                         128
     TDP_RAM18KX2                   88

 *****************************
         Rewire_Obuft         
 *****************************

==========================
Post Design clean up ... 

Split to bits ... 

6.354. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.40 sec.]
Building Sig2cells ...  [0.16 sec.]
Building Sig2sig ...    [0.03 sec.]
Backward clean up ...   [0.20 sec.]
Before cleanup :

6.355. Printing statistics.

=== aes_192 ===

   Number of wires:              29066
   Number of wire bits:          29511
   Number of public wires:       10852
   Number of public wire bits:   11297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17926
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     LUT1                           16
     LUT2                         1292
     LUT3                          480
     LUT4                          256
     LUT5                          236
     LUT6                         7660
     O_BUFT                        128
     TDP_RAM18KX2                   88

 --------------------------
   Removed assigns : 4440
   Removed wires   : 9952
   Removed cells   : 8
 --------------------------
After cleanup :

6.356. Printing statistics.

=== aes_192 ===

   Number of wires:              24050
   Number of wire bits:          24495
   Number of public wires:        8948
   Number of public wire bits:    9393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17918
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     LUT1                            8
     LUT2                         1292
     LUT3                          480
     LUT4                          256
     LUT5                          236
     LUT6                         7660
     O_BUFT                        128
     TDP_RAM18KX2                   88


Total time for 'obs_clean' ...   
 [1.18 sec.]

6.357. Executing SPLITNETS pass (splitting up multi-bit signals).

6.358. Executing HIERARCHY pass (managing design hierarchy).

6.358.1. Analyzing design hierarchy..
Top module:  \aes_192

6.358.2. Analyzing design hierarchy..
Top module:  \aes_192
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

6.359. Printing statistics.

=== aes_192 ===

   Number of wires:              24050
   Number of wire bits:          24495
   Number of public wires:        8948
   Number of public wire bits:    9393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17918
     CLK_BUF                         1
     DFFRE                        7448
     I_BUF                         321
     LUT1                            8
     LUT2                         1292
     LUT3                          480
     LUT4                          256
     LUT5                          236
     LUT6                         7660
     O_BUFT                        128
     TDP_RAM18KX2                   88

   Number of LUTs:                9932
   Number of REGs:                7448
   Number of CARRY ADDERs:           0

6.360. Executing Verilog backend.
Dumping module `\aes_192'.

# -------------------- 
# Core Synthesis done 
# -------------------- 

6.361. Executing Verilog backend.
Dumping module `\aes_192'.

6.361.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

6.361.2. Executing RTLIL backend.
Output filename: design.rtlil

6.361.3. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 8 unused wires.

6.361.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_aes_192.
<suppressed ~1 debug messages>

6.361.5. Executing Verilog backend.
Dumping module `\aes_192'.

6.361.5.1. Executing BLIF backend.

6.361.5.2. Executing Verilog backend.
Dumping module `\aes_192'.

6.361.5.2.1. Executing BLIF backend.

6.361.5.2.2. Executing Verilog backend.
Dumping module `\fabric_aes_192'.

6.361.5.2.2.1. Executing BLIF backend.

Warnings: 91 unique messages, 265 total
End of script. Logfile hash: 7a94fbcd9a, CPU: user 565.82s system 3.36s, MEM: 1322.59 MB peak
Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 6x abc (20270 sec), 0% 56x opt_expr (200 sec), ...
