<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Tercero.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DataMemory.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="IM.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUX.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUXC.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="MUXF.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PC.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PSR.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PSR_Modifier.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Procesador.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Procesador.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RegisterFile.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SEU.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SEU30.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SEUDisp.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Sumador.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="UnityControl.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Win_Man.vhi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Procesador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Procesador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478645811" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478645811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701762" xil_pn:in_ck="-8387374901963706726" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478701761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../Componentes/ALUMod/ALU.vhd"/>
      <outfile xil_pn:name="../../Componentes/DM/DataMemory.vhd"/>
      <outfile xil_pn:name="../../Componentes/IM/IM.vhd"/>
      <outfile xil_pn:name="../../Componentes/MUX/MUX.vhd"/>
      <outfile xil_pn:name="../../Componentes/MUX4/MUXF.vhd"/>
      <outfile xil_pn:name="../../Componentes/MUXC/MUXC.vhd"/>
      <outfile xil_pn:name="../../Componentes/PC/PC.vhd"/>
      <outfile xil_pn:name="../../Componentes/PSR/PSR.vhd"/>
      <outfile xil_pn:name="../../Componentes/PSR_Modifier/PSR_Modifier.vhd"/>
      <outfile xil_pn:name="../../Componentes/RegisterFileP/RegisterFile.vhd"/>
      <outfile xil_pn:name="../../Componentes/SEU/SEU.vhd"/>
      <outfile xil_pn:name="../../Componentes/SEU22/SEUDisp.vhd"/>
      <outfile xil_pn:name="../../Componentes/SEU30/SEU30.vhd"/>
      <outfile xil_pn:name="../../Componentes/Sumador/Sumador.vhd"/>
      <outfile xil_pn:name="../../Componentes/UnityControlP/UnityControl.vhd"/>
      <outfile xil_pn:name="../../Componentes/WindowsManager/Win_Man.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="tb_Procesador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478645878" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7325861855435129283" xil_pn:start_ts="1478645878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478645878" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4072024896058848897" xil_pn:start_ts="1478645878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478645811" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6577508137685135933" xil_pn:start_ts="1478645811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701762" xil_pn:in_ck="-8387374901963706726" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478701762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../Componentes/ALUMod/ALU.vhd"/>
      <outfile xil_pn:name="../../Componentes/DM/DataMemory.vhd"/>
      <outfile xil_pn:name="../../Componentes/IM/IM.vhd"/>
      <outfile xil_pn:name="../../Componentes/MUX/MUX.vhd"/>
      <outfile xil_pn:name="../../Componentes/MUX4/MUXF.vhd"/>
      <outfile xil_pn:name="../../Componentes/MUXC/MUXC.vhd"/>
      <outfile xil_pn:name="../../Componentes/PC/PC.vhd"/>
      <outfile xil_pn:name="../../Componentes/PSR/PSR.vhd"/>
      <outfile xil_pn:name="../../Componentes/PSR_Modifier/PSR_Modifier.vhd"/>
      <outfile xil_pn:name="../../Componentes/RegisterFileP/RegisterFile.vhd"/>
      <outfile xil_pn:name="../../Componentes/SEU/SEU.vhd"/>
      <outfile xil_pn:name="../../Componentes/SEU22/SEUDisp.vhd"/>
      <outfile xil_pn:name="../../Componentes/SEU30/SEU30.vhd"/>
      <outfile xil_pn:name="../../Componentes/Sumador/Sumador.vhd"/>
      <outfile xil_pn:name="../../Componentes/UnityControlP/UnityControl.vhd"/>
      <outfile xil_pn:name="../../Componentes/WindowsManager/Win_Man.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="tb_Procesador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478701770" xil_pn:in_ck="-8387374901963706726" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-950585288311395556" xil_pn:start_ts="1478701762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Procesador_beh.prj"/>
      <outfile xil_pn:name="tb_Procesador_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1478701770" xil_pn:in_ck="-5013764149889341578" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1556209940506834839" xil_pn:start_ts="1478701770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Procesador_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4949594486786452631" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6577508137685135933" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-385216673926327979" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701510" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-854368936859950265" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478701636" xil_pn:in_ck="1283804176556143491" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4456863855401801722" xil_pn:start_ts="1478701510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Procesador.lso"/>
      <outfile xil_pn:name="Procesador.ngc"/>
      <outfile xil_pn:name="Procesador.ngr"/>
      <outfile xil_pn:name="Procesador.prj"/>
      <outfile xil_pn:name="Procesador.stx"/>
      <outfile xil_pn:name="Procesador.syr"/>
      <outfile xil_pn:name="Procesador.xst"/>
      <outfile xil_pn:name="Procesador_vhdl.prj"/>
      <outfile xil_pn:name="Procesador_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
