command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2179416	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_arm_insn_01_1.c								
ANR	2179417	Function	disas_arm_insn	1:0:0:25346							
ANR	2179418	FunctionDef	"disas_arm_insn (CPUState * env , DisasContext * s)"		2179417	0					
ANR	2179419	CompoundStatement		3:0:61:25346	2179417	0					
ANR	2179420	IdentifierDeclStatement	"unsigned int cond , insn , val , op1 , i , shift , rm , rs , rn , rd , sh ;"	5:4:68:131	2179417	0	True				
ANR	2179421	IdentifierDecl	cond		2179417	0					
ANR	2179422	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179423	Identifier	cond		2179417	1					
ANR	2179424	IdentifierDecl	insn		2179417	1					
ANR	2179425	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179426	Identifier	insn		2179417	1					
ANR	2179427	IdentifierDecl	val		2179417	2					
ANR	2179428	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179429	Identifier	val		2179417	1					
ANR	2179430	IdentifierDecl	op1		2179417	3					
ANR	2179431	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179432	Identifier	op1		2179417	1					
ANR	2179433	IdentifierDecl	i		2179417	4					
ANR	2179434	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179435	Identifier	i		2179417	1					
ANR	2179436	IdentifierDecl	shift		2179417	5					
ANR	2179437	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179438	Identifier	shift		2179417	1					
ANR	2179439	IdentifierDecl	rm		2179417	6					
ANR	2179440	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179441	Identifier	rm		2179417	1					
ANR	2179442	IdentifierDecl	rs		2179417	7					
ANR	2179443	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179444	Identifier	rs		2179417	1					
ANR	2179445	IdentifierDecl	rn		2179417	8					
ANR	2179446	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179447	Identifier	rn		2179417	1					
ANR	2179448	IdentifierDecl	rd		2179417	9					
ANR	2179449	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179450	Identifier	rd		2179417	1					
ANR	2179451	IdentifierDecl	sh		2179417	10					
ANR	2179452	IdentifierDeclType	unsigned int		2179417	0					
ANR	2179453	Identifier	sh		2179417	1					
ANR	2179454	ExpressionStatement	insn = ldl_code ( s -> pc )	9:4:144:166	2179417	1	True				
ANR	2179455	AssignmentExpression	insn = ldl_code ( s -> pc )		2179417	0		=			
ANR	2179456	Identifier	insn		2179417	0					
ANR	2179457	CallExpression	ldl_code ( s -> pc )		2179417	1					
ANR	2179458	Callee	ldl_code		2179417	0					
ANR	2179459	Identifier	ldl_code		2179417	0					
ANR	2179460	ArgumentList	s -> pc		2179417	1					
ANR	2179461	Argument	s -> pc		2179417	0					
ANR	2179462	PtrMemberAccess	s -> pc		2179417	0					
ANR	2179463	Identifier	s		2179417	0					
ANR	2179464	Identifier	pc		2179417	1					
ANR	2179465	ExpressionStatement	s -> pc += 4	11:4:173:183	2179417	2	True				
ANR	2179466	AssignmentExpression	s -> pc += 4		2179417	0		+=			
ANR	2179467	PtrMemberAccess	s -> pc		2179417	0					
ANR	2179468	Identifier	s		2179417	0					
ANR	2179469	Identifier	pc		2179417	1					
ANR	2179470	PrimaryExpression	4		2179417	1					
ANR	2179471	ExpressionStatement	cond = insn >> 28	15:4:196:213	2179417	3	True				
ANR	2179472	AssignmentExpression	cond = insn >> 28		2179417	0		=			
ANR	2179473	Identifier	cond		2179417	0					
ANR	2179474	ShiftExpression	insn >> 28		2179417	1		>>			
ANR	2179475	Identifier	insn		2179417	0					
ANR	2179476	PrimaryExpression	28		2179417	1					
ANR	2179477	IfStatement	if ( cond == 0xf )		2179417	4					
ANR	2179478	Condition	cond == 0xf	17:8:224:234	2179417	0	True				
ANR	2179479	EqualityExpression	cond == 0xf		2179417	0		==			
ANR	2179480	Identifier	cond		2179417	0					
ANR	2179481	PrimaryExpression	0xf		2179417	1					
ANR	2179482	CompoundStatement		15:20:174:174	2179417	1					
ANR	2179483	IfStatement	if ( ( insn & 0x0d70f000 ) == 0x0550f000 )		2179417	0					
ANR	2179484	Condition	( insn & 0x0d70f000 ) == 0x0550f000	21:12:295:327	2179417	0	True				
ANR	2179485	EqualityExpression	( insn & 0x0d70f000 ) == 0x0550f000		2179417	0		==			
ANR	2179486	BitAndExpression	insn & 0x0d70f000		2179417	0		&			
ANR	2179487	Identifier	insn		2179417	0					
ANR	2179488	PrimaryExpression	0x0d70f000		2179417	1					
ANR	2179489	PrimaryExpression	0x0550f000		2179417	1					
ANR	2179490	ReturnStatement	return ;	23:12:343:349	2179417	1	True				
ANR	2179491	ElseStatement	else		2179417	0					
ANR	2179492	IfStatement	if ( ( insn & 0x0e000000 ) == 0x0a000000 )		2179417	0					
ANR	2179493	Condition	( insn & 0x0e000000 ) == 0x0a000000	25:17:379:411	2179417	0	True				
ANR	2179494	EqualityExpression	( insn & 0x0e000000 ) == 0x0a000000		2179417	0		==			
ANR	2179495	BitAndExpression	insn & 0x0e000000		2179417	0		&			
ANR	2179496	Identifier	insn		2179417	0					
ANR	2179497	PrimaryExpression	0x0e000000		2179417	1					
ANR	2179498	PrimaryExpression	0x0a000000		2179417	1					
ANR	2179499	CompoundStatement		27:12:433:447	2179417	1					
ANR	2179500	IdentifierDeclStatement	int32_t offset ;	29:12:495:509	2179417	0	True				
ANR	2179501	IdentifierDecl	offset		2179417	0					
ANR	2179502	IdentifierDeclType	int32_t		2179417	0					
ANR	2179503	Identifier	offset		2179417	1					
ANR	2179504	ExpressionStatement	val = ( uint32_t ) s -> pc	33:12:526:547	2179417	1	True				
ANR	2179505	AssignmentExpression	val = ( uint32_t ) s -> pc		2179417	0		=			
ANR	2179506	Identifier	val		2179417	0					
ANR	2179507	CastExpression	( uint32_t ) s -> pc		2179417	1					
ANR	2179508	CastTarget	uint32_t		2179417	0					
ANR	2179509	PtrMemberAccess	s -> pc		2179417	1					
ANR	2179510	Identifier	s		2179417	0					
ANR	2179511	Identifier	pc		2179417	1					
ANR	2179512	ExpressionStatement	gen_op_movl_T0_im ( val )	35:12:562:584	2179417	2	True				
ANR	2179513	CallExpression	gen_op_movl_T0_im ( val )		2179417	0					
ANR	2179514	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2179515	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2179516	ArgumentList	val		2179417	1					
ANR	2179517	Argument	val		2179417	0					
ANR	2179518	Identifier	val		2179417	0					
ANR	2179519	ExpressionStatement	"gen_movl_reg_T0 ( s , 14 )"	37:12:599:621	2179417	3	True				
ANR	2179520	CallExpression	"gen_movl_reg_T0 ( s , 14 )"		2179417	0					
ANR	2179521	Callee	gen_movl_reg_T0		2179417	0					
ANR	2179522	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2179523	ArgumentList	s		2179417	1					
ANR	2179524	Argument	s		2179417	0					
ANR	2179525	Identifier	s		2179417	0					
ANR	2179526	Argument	14		2179417	1					
ANR	2179527	PrimaryExpression	14		2179417	0					
ANR	2179528	ExpressionStatement	offset = ( ( ( int32_t ) insn ) << 8 ) >> 8	41:12:685:721	2179417	4	True				
ANR	2179529	AssignmentExpression	offset = ( ( ( int32_t ) insn ) << 8 ) >> 8		2179417	0		=			
ANR	2179530	Identifier	offset		2179417	0					
ANR	2179531	ShiftExpression	( ( ( int32_t ) insn ) << 8 ) >> 8		2179417	1		>>			
ANR	2179532	ShiftExpression	( ( int32_t ) insn ) << 8		2179417	0		<<			
ANR	2179533	CastExpression	( int32_t ) insn		2179417	0					
ANR	2179534	CastTarget	int32_t		2179417	0					
ANR	2179535	Identifier	insn		2179417	1					
ANR	2179536	PrimaryExpression	8		2179417	1					
ANR	2179537	PrimaryExpression	8		2179417	1					
ANR	2179538	ExpressionStatement	val += ( offset << 2 ) | ( ( insn >> 23 ) & 2 ) | 1	45:12:792:837	2179417	5	True				
ANR	2179539	AssignmentExpression	val += ( offset << 2 ) | ( ( insn >> 23 ) & 2 ) | 1		2179417	0		+=			
ANR	2179540	Identifier	val		2179417	0					
ANR	2179541	InclusiveOrExpression	( offset << 2 ) | ( ( insn >> 23 ) & 2 ) | 1		2179417	1		|			
ANR	2179542	ShiftExpression	offset << 2		2179417	0		<<			
ANR	2179543	Identifier	offset		2179417	0					
ANR	2179544	PrimaryExpression	2		2179417	1					
ANR	2179545	InclusiveOrExpression	( ( insn >> 23 ) & 2 ) | 1		2179417	1		|			
ANR	2179546	BitAndExpression	( insn >> 23 ) & 2		2179417	0		&			
ANR	2179547	ShiftExpression	insn >> 23		2179417	0		>>			
ANR	2179548	Identifier	insn		2179417	0					
ANR	2179549	PrimaryExpression	23		2179417	1					
ANR	2179550	PrimaryExpression	2		2179417	1					
ANR	2179551	PrimaryExpression	1		2179417	1					
ANR	2179552	ExpressionStatement	val += 4	49:12:887:895	2179417	6	True				
ANR	2179553	AssignmentExpression	val += 4		2179417	0		+=			
ANR	2179554	Identifier	val		2179417	0					
ANR	2179555	PrimaryExpression	4		2179417	1					
ANR	2179556	ExpressionStatement	gen_op_movl_T0_im ( val )	51:12:910:932	2179417	7	True				
ANR	2179557	CallExpression	gen_op_movl_T0_im ( val )		2179417	0					
ANR	2179558	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2179559	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2179560	ArgumentList	val		2179417	1					
ANR	2179561	Argument	val		2179417	0					
ANR	2179562	Identifier	val		2179417	0					
ANR	2179563	ExpressionStatement	gen_bx ( s )	53:12:947:956	2179417	8	True				
ANR	2179564	CallExpression	gen_bx ( s )		2179417	0					
ANR	2179565	Callee	gen_bx		2179417	0					
ANR	2179566	Identifier	gen_bx		2179417	0					
ANR	2179567	ArgumentList	s		2179417	1					
ANR	2179568	Argument	s		2179417	0					
ANR	2179569	Identifier	s		2179417	0					
ANR	2179570	ReturnStatement	return ;	55:12:971:977	2179417	9	True				
ANR	2179571	ElseStatement	else		2179417	0					
ANR	2179572	IfStatement	if ( ( insn & 0x0fe00000 ) == 0x0c400000 )		2179417	0					
ANR	2179573	Condition	( insn & 0x0fe00000 ) == 0x0c400000	57:19:999:1031	2179417	0	True				
ANR	2179574	EqualityExpression	( insn & 0x0fe00000 ) == 0x0c400000		2179417	0		==			
ANR	2179575	BitAndExpression	insn & 0x0fe00000		2179417	0		&			
ANR	2179576	Identifier	insn		2179417	0					
ANR	2179577	PrimaryExpression	0x0fe00000		2179417	1					
ANR	2179578	PrimaryExpression	0x0c400000		2179417	1					
ANR	2179579	CompoundStatement		55:54:972:972	2179417	1					
ANR	2179580	ElseStatement	else		2179417	0					
ANR	2179581	IfStatement	if ( ( insn & 0x0f000010 ) == 0x0e000010 )		2179417	0					
ANR	2179582	Condition	( insn & 0x0f000010 ) == 0x0e000010	61:19:1114:1146	2179417	0	True				
ANR	2179583	EqualityExpression	( insn & 0x0f000010 ) == 0x0e000010		2179417	0		==			
ANR	2179584	BitAndExpression	insn & 0x0f000010		2179417	0		&			
ANR	2179585	Identifier	insn		2179417	0					
ANR	2179586	PrimaryExpression	0x0f000010		2179417	1					
ANR	2179587	PrimaryExpression	0x0e000010		2179417	1					
ANR	2179588	CompoundStatement		59:54:1087:1087	2179417	1					
ANR	2179589	ElseStatement	else		2179417	0					
ANR	2179590	IfStatement	if ( ( insn & 0x0ff10010 ) == 0x01000000 )		2179417	0					
ANR	2179591	Condition	( insn & 0x0ff10010 ) == 0x01000000	65:19:1233:1265	2179417	0	True				
ANR	2179592	EqualityExpression	( insn & 0x0ff10010 ) == 0x01000000		2179417	0		==			
ANR	2179593	BitAndExpression	insn & 0x0ff10010		2179417	0		&			
ANR	2179594	Identifier	insn		2179417	0					
ANR	2179595	PrimaryExpression	0x0ff10010		2179417	1					
ANR	2179596	PrimaryExpression	0x01000000		2179417	1					
ANR	2179597	CompoundStatement		63:54:1206:1206	2179417	1					
ANR	2179598	ElseStatement	else		2179417	0					
ANR	2179599	IfStatement	if ( ( insn & 0x0ffffdff ) == 0x01010000 )		2179417	0					
ANR	2179600	Condition	( insn & 0x0ffffdff ) == 0x01010000	69:19:1326:1358	2179417	0	True				
ANR	2179601	EqualityExpression	( insn & 0x0ffffdff ) == 0x01010000		2179417	0		==			
ANR	2179602	BitAndExpression	insn & 0x0ffffdff		2179417	0		&			
ANR	2179603	Identifier	insn		2179417	0					
ANR	2179604	PrimaryExpression	0x0ffffdff		2179417	1					
ANR	2179605	PrimaryExpression	0x01010000		2179417	1					
ANR	2179606	CompoundStatement		67:54:1299:1299	2179417	1					
ANR	2179607	IfStatement	if ( insn & ( 1 << 9 ) )		2179417	0					
ANR	2179608	Condition	insn & ( 1 << 9 )	73:16:1406:1420	2179417	0	True				
ANR	2179609	BitAndExpression	insn & ( 1 << 9 )		2179417	0		&			
ANR	2179610	Identifier	insn		2179417	0					
ANR	2179611	ShiftExpression	1 << 9		2179417	1		<<			
ANR	2179612	PrimaryExpression	1		2179417	0					
ANR	2179613	PrimaryExpression	9		2179417	1					
ANR	2179614	CompoundStatement		71:33:1361:1361	2179417	1					
ANR	2179615	GotoStatement	goto illegal_op ;	77:16:1492:1507	2179417	0	True				
ANR	2179616	Identifier	illegal_op		2179417	0					
ANR	2179617	ReturnStatement	return ;	81:12:1537:1543	2179417	1	True				
ANR	2179618	GotoStatement	goto illegal_op ;	85:8:1565:1580	2179417	1	True				
ANR	2179619	Identifier	illegal_op		2179417	0					
ANR	2179620	IfStatement	if ( cond != 0xe )		2179417	5					
ANR	2179621	Condition	cond != 0xe	89:8:1598:1608	2179417	0	True				
ANR	2179622	EqualityExpression	cond != 0xe		2179417	0		!=			
ANR	2179623	Identifier	cond		2179417	0					
ANR	2179624	PrimaryExpression	0xe		2179417	1					
ANR	2179625	CompoundStatement		87:21:1549:1549	2179417	1					
ANR	2179626	ExpressionStatement	s -> condlabel = gen_new_label ( )	95:8:1723:1753	2179417	0	True				
ANR	2179627	AssignmentExpression	s -> condlabel = gen_new_label ( )		2179417	0		=			
ANR	2179628	PtrMemberAccess	s -> condlabel		2179417	0					
ANR	2179629	Identifier	s		2179417	0					
ANR	2179630	Identifier	condlabel		2179417	1					
ANR	2179631	CallExpression	gen_new_label ( )		2179417	1					
ANR	2179632	Callee	gen_new_label		2179417	0					
ANR	2179633	Identifier	gen_new_label		2179417	0					
ANR	2179634	ArgumentList			2179417	1					
ANR	2179635	ExpressionStatement	gen_test_cc [ cond ^ 1 ] ( s -> condlabel )	97:8:1764:1799	2179417	1	True				
ANR	2179636	CallExpression	gen_test_cc [ cond ^ 1 ] ( s -> condlabel )		2179417	0					
ANR	2179637	Callee	gen_test_cc [ cond ^ 1 ]		2179417	0					
ANR	2179638	ArrayIndexing	gen_test_cc [ cond ^ 1 ]		2179417	0					
ANR	2179639	Identifier	gen_test_cc		2179417	0					
ANR	2179640	ExclusiveOrExpression	cond ^ 1		2179417	1		^			
ANR	2179641	Identifier	cond		2179417	0					
ANR	2179642	PrimaryExpression	1		2179417	1					
ANR	2179643	ArgumentList	s -> condlabel		2179417	1					
ANR	2179644	Argument	s -> condlabel		2179417	0					
ANR	2179645	PtrMemberAccess	s -> condlabel		2179417	0					
ANR	2179646	Identifier	s		2179417	0					
ANR	2179647	Identifier	condlabel		2179417	1					
ANR	2179648	ExpressionStatement	s -> condjmp = 1	99:8:1810:1824	2179417	2	True				
ANR	2179649	AssignmentExpression	s -> condjmp = 1		2179417	0		=			
ANR	2179650	PtrMemberAccess	s -> condjmp		2179417	0					
ANR	2179651	Identifier	s		2179417	0					
ANR	2179652	Identifier	condjmp		2179417	1					
ANR	2179653	PrimaryExpression	1		2179417	1					
ANR	2179654	IfStatement	if ( ( insn & 0x0f900000 ) == 0x03000000 )		2179417	6					
ANR	2179655	Condition	( insn & 0x0f900000 ) == 0x03000000	107:8:1942:1974	2179417	0	True				
ANR	2179656	EqualityExpression	( insn & 0x0f900000 ) == 0x03000000		2179417	0		==			
ANR	2179657	BitAndExpression	insn & 0x0f900000		2179417	0		&			
ANR	2179658	Identifier	insn		2179417	0					
ANR	2179659	PrimaryExpression	0x0f900000		2179417	1					
ANR	2179660	PrimaryExpression	0x03000000		2179417	1					
ANR	2179661	CompoundStatement		105:43:1915:1915	2179417	1					
ANR	2179662	IfStatement	if ( ( insn & 0x0fb0f000 ) != 0x0320f000 )		2179417	0					
ANR	2179663	Condition	( insn & 0x0fb0f000 ) != 0x0320f000	109:12:1992:2024	2179417	0	True				
ANR	2179664	EqualityExpression	( insn & 0x0fb0f000 ) != 0x0320f000		2179417	0		!=			
ANR	2179665	BitAndExpression	insn & 0x0fb0f000		2179417	0		&			
ANR	2179666	Identifier	insn		2179417	0					
ANR	2179667	PrimaryExpression	0x0fb0f000		2179417	1					
ANR	2179668	PrimaryExpression	0x0320f000		2179417	1					
ANR	2179669	GotoStatement	goto illegal_op ;	111:12:2040:2055	2179417	1	True				
ANR	2179670	Identifier	illegal_op		2179417	0					
ANR	2179671	ExpressionStatement	val = insn & 0xff	115:8:2098:2115	2179417	1	True				
ANR	2179672	AssignmentExpression	val = insn & 0xff		2179417	0		=			
ANR	2179673	Identifier	val		2179417	0					
ANR	2179674	BitAndExpression	insn & 0xff		2179417	1		&			
ANR	2179675	Identifier	insn		2179417	0					
ANR	2179676	PrimaryExpression	0xff		2179417	1					
ANR	2179677	ExpressionStatement	shift = ( ( insn >> 8 ) & 0xf ) * 2	117:8:2126:2157	2179417	2	True				
ANR	2179678	AssignmentExpression	shift = ( ( insn >> 8 ) & 0xf ) * 2		2179417	0		=			
ANR	2179679	Identifier	shift		2179417	0					
ANR	2179680	MultiplicativeExpression	( ( insn >> 8 ) & 0xf ) * 2		2179417	1		*			
ANR	2179681	BitAndExpression	( insn >> 8 ) & 0xf		2179417	0		&			
ANR	2179682	ShiftExpression	insn >> 8		2179417	0		>>			
ANR	2179683	Identifier	insn		2179417	0					
ANR	2179684	PrimaryExpression	8		2179417	1					
ANR	2179685	PrimaryExpression	0xf		2179417	1					
ANR	2179686	PrimaryExpression	2		2179417	1					
ANR	2179687	IfStatement	if ( shift )		2179417	3					
ANR	2179688	Condition	shift	119:12:2172:2176	2179417	0	True				
ANR	2179689	Identifier	shift		2179417	0					
ANR	2179690	ExpressionStatement	val = ( val >> shift ) | ( val << ( 32 - shift ) )	121:12:2192:2236	2179417	1	True				
ANR	2179691	AssignmentExpression	val = ( val >> shift ) | ( val << ( 32 - shift ) )		2179417	0		=			
ANR	2179692	Identifier	val		2179417	0					
ANR	2179693	InclusiveOrExpression	( val >> shift ) | ( val << ( 32 - shift ) )		2179417	1		|			
ANR	2179694	ShiftExpression	val >> shift		2179417	0		>>			
ANR	2179695	Identifier	val		2179417	0					
ANR	2179696	Identifier	shift		2179417	1					
ANR	2179697	ShiftExpression	val << ( 32 - shift )		2179417	1		<<			
ANR	2179698	Identifier	val		2179417	0					
ANR	2179699	AdditiveExpression	32 - shift		2179417	1		-			
ANR	2179700	PrimaryExpression	32		2179417	0					
ANR	2179701	Identifier	shift		2179417	1					
ANR	2179702	ExpressionStatement	gen_op_movl_T0_im ( val )	123:8:2247:2269	2179417	4	True				
ANR	2179703	CallExpression	gen_op_movl_T0_im ( val )		2179417	0					
ANR	2179704	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2179705	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2179706	ArgumentList	val		2179417	1					
ANR	2179707	Argument	val		2179417	0					
ANR	2179708	Identifier	val		2179417	0					
ANR	2179709	ExpressionStatement	i = ( ( insn & ( 1 << 22 ) ) != 0 )	125:8:2280:2309	2179417	5	True				
ANR	2179710	AssignmentExpression	i = ( ( insn & ( 1 << 22 ) ) != 0 )		2179417	0		=			
ANR	2179711	Identifier	i		2179417	0					
ANR	2179712	EqualityExpression	( insn & ( 1 << 22 ) ) != 0		2179417	1		!=			
ANR	2179713	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2179714	Identifier	insn		2179417	0					
ANR	2179715	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2179716	PrimaryExpression	1		2179417	0					
ANR	2179717	PrimaryExpression	22		2179417	1					
ANR	2179718	PrimaryExpression	0		2179417	1					
ANR	2179719	IfStatement	"if ( gen_set_psr_T0 ( s , msr_mask ( s , ( insn >> 16 ) & 0xf , i ) , i ) )"		2179417	6					
ANR	2179720	Condition	"gen_set_psr_T0 ( s , msr_mask ( s , ( insn >> 16 ) & 0xf , i ) , i )"	127:12:2324:2379	2179417	0	True				
ANR	2179721	CallExpression	"gen_set_psr_T0 ( s , msr_mask ( s , ( insn >> 16 ) & 0xf , i ) , i )"		2179417	0					
ANR	2179722	Callee	gen_set_psr_T0		2179417	0					
ANR	2179723	Identifier	gen_set_psr_T0		2179417	0					
ANR	2179724	ArgumentList	s		2179417	1					
ANR	2179725	Argument	s		2179417	0					
ANR	2179726	Identifier	s		2179417	0					
ANR	2179727	Argument	"msr_mask ( s , ( insn >> 16 ) & 0xf , i )"		2179417	1					
ANR	2179728	CallExpression	"msr_mask ( s , ( insn >> 16 ) & 0xf , i )"		2179417	0					
ANR	2179729	Callee	msr_mask		2179417	0					
ANR	2179730	Identifier	msr_mask		2179417	0					
ANR	2179731	ArgumentList	s		2179417	1					
ANR	2179732	Argument	s		2179417	0					
ANR	2179733	Identifier	s		2179417	0					
ANR	2179734	Argument	( insn >> 16 ) & 0xf		2179417	1					
ANR	2179735	BitAndExpression	( insn >> 16 ) & 0xf		2179417	0		&			
ANR	2179736	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2179737	Identifier	insn		2179417	0					
ANR	2179738	PrimaryExpression	16		2179417	1					
ANR	2179739	PrimaryExpression	0xf		2179417	1					
ANR	2179740	Argument	i		2179417	2					
ANR	2179741	Identifier	i		2179417	0					
ANR	2179742	Argument	i		2179417	2					
ANR	2179743	Identifier	i		2179417	0					
ANR	2179744	GotoStatement	goto illegal_op ;	129:12:2395:2410	2179417	1	True				
ANR	2179745	Identifier	illegal_op		2179417	0					
ANR	2179746	ElseStatement	else		2179417	0					
ANR	2179747	IfStatement	if ( ( insn & 0x0f900000 ) == 0x01000000 && ( insn & 0x00000090 ) != 0x00000090 )		2179417	0					
ANR	2179748	Condition	( insn & 0x0f900000 ) == 0x01000000 && ( insn & 0x00000090 ) != 0x00000090	131:15:2428:2513	2179417	0	True				
ANR	2179749	AndExpression	( insn & 0x0f900000 ) == 0x01000000 && ( insn & 0x00000090 ) != 0x00000090		2179417	0		&&			
ANR	2179750	EqualityExpression	( insn & 0x0f900000 ) == 0x01000000		2179417	0		==			
ANR	2179751	BitAndExpression	insn & 0x0f900000		2179417	0		&			
ANR	2179752	Identifier	insn		2179417	0					
ANR	2179753	PrimaryExpression	0x0f900000		2179417	1					
ANR	2179754	PrimaryExpression	0x01000000		2179417	1					
ANR	2179755	EqualityExpression	( insn & 0x00000090 ) != 0x00000090		2179417	1		!=			
ANR	2179756	BitAndExpression	insn & 0x00000090		2179417	0		&			
ANR	2179757	Identifier	insn		2179417	0					
ANR	2179758	PrimaryExpression	0x00000090		2179417	1					
ANR	2179759	PrimaryExpression	0x00000090		2179417	1					
ANR	2179760	CompoundStatement		131:53:2454:2454	2179417	1					
ANR	2179761	ExpressionStatement	op1 = ( insn >> 21 ) & 3	137:8:2569:2591	2179417	0	True				
ANR	2179762	AssignmentExpression	op1 = ( insn >> 21 ) & 3		2179417	0		=			
ANR	2179763	Identifier	op1		2179417	0					
ANR	2179764	BitAndExpression	( insn >> 21 ) & 3		2179417	1		&			
ANR	2179765	ShiftExpression	insn >> 21		2179417	0		>>			
ANR	2179766	Identifier	insn		2179417	0					
ANR	2179767	PrimaryExpression	21		2179417	1					
ANR	2179768	PrimaryExpression	3		2179417	1					
ANR	2179769	ExpressionStatement	sh = ( insn >> 4 ) & 0xf	139:8:2602:2624	2179417	1	True				
ANR	2179770	AssignmentExpression	sh = ( insn >> 4 ) & 0xf		2179417	0		=			
ANR	2179771	Identifier	sh		2179417	0					
ANR	2179772	BitAndExpression	( insn >> 4 ) & 0xf		2179417	1		&			
ANR	2179773	ShiftExpression	insn >> 4		2179417	0		>>			
ANR	2179774	Identifier	insn		2179417	0					
ANR	2179775	PrimaryExpression	4		2179417	1					
ANR	2179776	PrimaryExpression	0xf		2179417	1					
ANR	2179777	ExpressionStatement	rm = insn & 0xf	141:8:2635:2650	2179417	2	True				
ANR	2179778	AssignmentExpression	rm = insn & 0xf		2179417	0		=			
ANR	2179779	Identifier	rm		2179417	0					
ANR	2179780	BitAndExpression	insn & 0xf		2179417	1		&			
ANR	2179781	Identifier	insn		2179417	0					
ANR	2179782	PrimaryExpression	0xf		2179417	1					
ANR	2179783	SwitchStatement	switch ( sh )		2179417	3					
ANR	2179784	Condition	sh	143:16:2669:2670	2179417	0	True				
ANR	2179785	Identifier	sh		2179417	0					
ANR	2179786	CompoundStatement		141:20:2611:2611	2179417	1					
ANR	2179787	Label	case 0x0 :	145:8:2684:2692	2179417	0	True				
ANR	2179788	IfStatement	if ( op1 & 1 )		2179417	1					
ANR	2179789	Condition	op1 & 1	147:16:2746:2752	2179417	0	True				
ANR	2179790	BitAndExpression	op1 & 1		2179417	0		&			
ANR	2179791	Identifier	op1		2179417	0					
ANR	2179792	PrimaryExpression	1		2179417	1					
ANR	2179793	CompoundStatement		145:25:2693:2693	2179417	1					
ANR	2179794	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	151:16:2807:2829	2179417	0	True				
ANR	2179795	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2179796	Callee	gen_movl_T0_reg		2179417	0					
ANR	2179797	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2179798	ArgumentList	s		2179417	1					
ANR	2179799	Argument	s		2179417	0					
ANR	2179800	Identifier	s		2179417	0					
ANR	2179801	Argument	rm		2179417	1					
ANR	2179802	Identifier	rm		2179417	0					
ANR	2179803	ExpressionStatement	i = ( ( op1 & 2 ) != 0 )	153:16:2848:2868	2179417	1	True				
ANR	2179804	AssignmentExpression	i = ( ( op1 & 2 ) != 0 )		2179417	0		=			
ANR	2179805	Identifier	i		2179417	0					
ANR	2179806	EqualityExpression	( op1 & 2 ) != 0		2179417	1		!=			
ANR	2179807	BitAndExpression	op1 & 2		2179417	0		&			
ANR	2179808	Identifier	op1		2179417	0					
ANR	2179809	PrimaryExpression	2		2179417	1					
ANR	2179810	PrimaryExpression	0		2179417	1					
ANR	2179811	IfStatement	"if ( gen_set_psr_T0 ( s , msr_mask ( s , ( insn >> 16 ) & 0xf , i ) , i ) )"		2179417	2					
ANR	2179812	Condition	"gen_set_psr_T0 ( s , msr_mask ( s , ( insn >> 16 ) & 0xf , i ) , i )"	155:20:2891:2946	2179417	0	True				
ANR	2179813	CallExpression	"gen_set_psr_T0 ( s , msr_mask ( s , ( insn >> 16 ) & 0xf , i ) , i )"		2179417	0					
ANR	2179814	Callee	gen_set_psr_T0		2179417	0					
ANR	2179815	Identifier	gen_set_psr_T0		2179417	0					
ANR	2179816	ArgumentList	s		2179417	1					
ANR	2179817	Argument	s		2179417	0					
ANR	2179818	Identifier	s		2179417	0					
ANR	2179819	Argument	"msr_mask ( s , ( insn >> 16 ) & 0xf , i )"		2179417	1					
ANR	2179820	CallExpression	"msr_mask ( s , ( insn >> 16 ) & 0xf , i )"		2179417	0					
ANR	2179821	Callee	msr_mask		2179417	0					
ANR	2179822	Identifier	msr_mask		2179417	0					
ANR	2179823	ArgumentList	s		2179417	1					
ANR	2179824	Argument	s		2179417	0					
ANR	2179825	Identifier	s		2179417	0					
ANR	2179826	Argument	( insn >> 16 ) & 0xf		2179417	1					
ANR	2179827	BitAndExpression	( insn >> 16 ) & 0xf		2179417	0		&			
ANR	2179828	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2179829	Identifier	insn		2179417	0					
ANR	2179830	PrimaryExpression	16		2179417	1					
ANR	2179831	PrimaryExpression	0xf		2179417	1					
ANR	2179832	Argument	i		2179417	2					
ANR	2179833	Identifier	i		2179417	0					
ANR	2179834	Argument	i		2179417	2					
ANR	2179835	Identifier	i		2179417	0					
ANR	2179836	GotoStatement	goto illegal_op ;	157:20:2970:2985	2179417	1	True				
ANR	2179837	Identifier	illegal_op		2179417	0					
ANR	2179838	ElseStatement	else		2179417	0					
ANR	2179839	CompoundStatement		157:19:2945:2945	2179417	0					
ANR	2179840	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	163:16:3059:3082	2179417	0	True				
ANR	2179841	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2179842	Identifier	rd		2179417	0					
ANR	2179843	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2179844	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2179845	Identifier	insn		2179417	0					
ANR	2179846	PrimaryExpression	12		2179417	1					
ANR	2179847	PrimaryExpression	0xf		2179417	1					
ANR	2179848	IfStatement	if ( op1 & 2 )		2179417	1					
ANR	2179849	Condition	op1 & 2	165:20:3105:3111	2179417	0	True				
ANR	2179850	BitAndExpression	op1 & 2		2179417	0		&			
ANR	2179851	Identifier	op1		2179417	0					
ANR	2179852	PrimaryExpression	2		2179417	1					
ANR	2179853	CompoundStatement		163:29:3052:3052	2179417	1					
ANR	2179854	IfStatement	if ( IS_USER ( s ) )		2179417	0					
ANR	2179855	Condition	IS_USER ( s )	167:24:3141:3150	2179417	0	True				
ANR	2179856	CallExpression	IS_USER ( s )		2179417	0					
ANR	2179857	Callee	IS_USER		2179417	0					
ANR	2179858	Identifier	IS_USER		2179417	0					
ANR	2179859	ArgumentList	s		2179417	1					
ANR	2179860	Argument	s		2179417	0					
ANR	2179861	Identifier	s		2179417	0					
ANR	2179862	GotoStatement	goto illegal_op ;	169:24:3178:3193	2179417	1	True				
ANR	2179863	Identifier	illegal_op		2179417	0					
ANR	2179864	ExpressionStatement	gen_op_movl_T0_spsr ( )	171:20:3216:3237	2179417	1	True				
ANR	2179865	CallExpression	gen_op_movl_T0_spsr ( )		2179417	0					
ANR	2179866	Callee	gen_op_movl_T0_spsr		2179417	0					
ANR	2179867	Identifier	gen_op_movl_T0_spsr		2179417	0					
ANR	2179868	ArgumentList			2179417	1					
ANR	2179869	ElseStatement	else		2179417	0					
ANR	2179870	CompoundStatement		171:23:3201:3201	2179417	0					
ANR	2179871	ExpressionStatement	gen_op_movl_T0_cpsr ( )	175:20:3286:3307	2179417	0	True				
ANR	2179872	CallExpression	gen_op_movl_T0_cpsr ( )		2179417	0					
ANR	2179873	Callee	gen_op_movl_T0_cpsr		2179417	0					
ANR	2179874	Identifier	gen_op_movl_T0_cpsr		2179417	0					
ANR	2179875	ArgumentList			2179417	1					
ANR	2179876	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	179:16:3345:3367	2179417	2	True				
ANR	2179877	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2179878	Callee	gen_movl_reg_T0		2179417	0					
ANR	2179879	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2179880	ArgumentList	s		2179417	1					
ANR	2179881	Argument	s		2179417	0					
ANR	2179882	Identifier	s		2179417	0					
ANR	2179883	Argument	rd		2179417	1					
ANR	2179884	Identifier	rd		2179417	0					
ANR	2179885	BreakStatement	break ;	183:12:3397:3402	2179417	2	True				
ANR	2179886	Label	case 0x1 :	185:8:3413:3421	2179417	3	True				
ANR	2179887	IfStatement	if ( op1 == 1 )		2179417	4					
ANR	2179888	Condition	op1 == 1	187:16:3440:3447	2179417	0	True				
ANR	2179889	EqualityExpression	op1 == 1		2179417	0		==			
ANR	2179890	Identifier	op1		2179417	0					
ANR	2179891	PrimaryExpression	1		2179417	1					
ANR	2179892	CompoundStatement		185:26:3388:3388	2179417	1					
ANR	2179893	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	191:16:3521:3543	2179417	0	True				
ANR	2179894	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2179895	Callee	gen_movl_T0_reg		2179417	0					
ANR	2179896	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2179897	ArgumentList	s		2179417	1					
ANR	2179898	Argument	s		2179417	0					
ANR	2179899	Identifier	s		2179417	0					
ANR	2179900	Argument	rm		2179417	1					
ANR	2179901	Identifier	rm		2179417	0					
ANR	2179902	ExpressionStatement	gen_bx ( s )	193:16:3562:3571	2179417	1	True				
ANR	2179903	CallExpression	gen_bx ( s )		2179417	0					
ANR	2179904	Callee	gen_bx		2179417	0					
ANR	2179905	Identifier	gen_bx		2179417	0					
ANR	2179906	ArgumentList	s		2179417	1					
ANR	2179907	Argument	s		2179417	0					
ANR	2179908	Identifier	s		2179417	0					
ANR	2179909	ElseStatement	else		2179417	0					
ANR	2179910	IfStatement	if ( op1 == 3 )		2179417	0					
ANR	2179911	Condition	op1 == 3	195:23:3597:3604	2179417	0	True				
ANR	2179912	EqualityExpression	op1 == 3		2179417	0		==			
ANR	2179913	Identifier	op1		2179417	0					
ANR	2179914	PrimaryExpression	3		2179417	1					
ANR	2179915	CompoundStatement		193:33:3545:3545	2179417	1					
ANR	2179916	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	199:16:3653:3676	2179417	0	True				
ANR	2179917	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2179918	Identifier	rd		2179417	0					
ANR	2179919	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2179920	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2179921	Identifier	insn		2179417	0					
ANR	2179922	PrimaryExpression	12		2179417	1					
ANR	2179923	PrimaryExpression	0xf		2179417	1					
ANR	2179924	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	201:16:3695:3717	2179417	1	True				
ANR	2179925	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2179926	Callee	gen_movl_T0_reg		2179417	0					
ANR	2179927	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2179928	ArgumentList	s		2179417	1					
ANR	2179929	Argument	s		2179417	0					
ANR	2179930	Identifier	s		2179417	0					
ANR	2179931	Argument	rm		2179417	1					
ANR	2179932	Identifier	rm		2179417	0					
ANR	2179933	ExpressionStatement	gen_op_clz_T0 ( )	203:16:3736:3751	2179417	2	True				
ANR	2179934	CallExpression	gen_op_clz_T0 ( )		2179417	0					
ANR	2179935	Callee	gen_op_clz_T0		2179417	0					
ANR	2179936	Identifier	gen_op_clz_T0		2179417	0					
ANR	2179937	ArgumentList			2179417	1					
ANR	2179938	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	205:16:3770:3792	2179417	3	True				
ANR	2179939	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2179940	Callee	gen_movl_reg_T0		2179417	0					
ANR	2179941	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2179942	ArgumentList	s		2179417	1					
ANR	2179943	Argument	s		2179417	0					
ANR	2179944	Identifier	s		2179417	0					
ANR	2179945	Argument	rd		2179417	1					
ANR	2179946	Identifier	rd		2179417	0					
ANR	2179947	ElseStatement	else		2179417	0					
ANR	2179948	CompoundStatement		205:19:3752:3752	2179417	0					
ANR	2179949	GotoStatement	goto illegal_op ;	209:16:3833:3848	2179417	0	True				
ANR	2179950	Identifier	illegal_op		2179417	0					
ANR	2179951	BreakStatement	break ;	213:12:3878:3883	2179417	5	True				
ANR	2179952	Label	case 0x2 :	215:8:3894:3902	2179417	6	True				
ANR	2179953	IfStatement	if ( op1 == 1 )		2179417	7					
ANR	2179954	Condition	op1 == 1	217:16:3921:3928	2179417	0	True				
ANR	2179955	EqualityExpression	op1 == 1		2179417	0		==			
ANR	2179956	Identifier	op1		2179417	0					
ANR	2179957	PrimaryExpression	1		2179417	1					
ANR	2179958	CompoundStatement		215:26:3869:3869	2179417	1					
ANR	2179959	Statement	ARCH	219:16:3950:3953	2179417	0	True				
ANR	2179960	Statement	(	219:20:3954:3954	2179417	1	True				
ANR	2179961	Statement	5	219:21:3955:3955	2179417	2	True				
ANR	2179962	Statement	J	219:22:3956:3956	2179417	3	True				
ANR	2179963	Statement	)	219:23:3957:3957	2179417	4	True				
ANR	2179964	ExpressionStatement		219:24:3958:3958	2179417	5	True				
ANR	2179965	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	223:16:4052:4074	2179417	6	True				
ANR	2179966	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2179967	Callee	gen_movl_T0_reg		2179417	0					
ANR	2179968	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2179969	ArgumentList	s		2179417	1					
ANR	2179970	Argument	s		2179417	0					
ANR	2179971	Identifier	s		2179417	0					
ANR	2179972	Argument	rm		2179417	1					
ANR	2179973	Identifier	rm		2179417	0					
ANR	2179974	ExpressionStatement	gen_bx ( s )	225:16:4093:4102	2179417	7	True				
ANR	2179975	CallExpression	gen_bx ( s )		2179417	0					
ANR	2179976	Callee	gen_bx		2179417	0					
ANR	2179977	Identifier	gen_bx		2179417	0					
ANR	2179978	ArgumentList	s		2179417	1					
ANR	2179979	Argument	s		2179417	0					
ANR	2179980	Identifier	s		2179417	0					
ANR	2179981	ElseStatement	else		2179417	0					
ANR	2179982	CompoundStatement		225:19:4062:4062	2179417	0					
ANR	2179983	GotoStatement	goto illegal_op ;	229:16:4143:4158	2179417	0	True				
ANR	2179984	Identifier	illegal_op		2179417	0					
ANR	2179985	BreakStatement	break ;	233:12:4188:4193	2179417	8	True				
ANR	2179986	Label	case 0x3 :	235:8:4204:4212	2179417	9	True				
ANR	2179987	IfStatement	if ( op1 != 1 )		2179417	10					
ANR	2179988	Condition	op1 != 1	237:16:4231:4238	2179417	0	True				
ANR	2179989	EqualityExpression	op1 != 1		2179417	0		!=			
ANR	2179990	Identifier	op1		2179417	0					
ANR	2179991	PrimaryExpression	1		2179417	1					
ANR	2179992	GotoStatement	goto illegal_op ;	239:14:4256:4271	2179417	1	True				
ANR	2179993	Identifier	illegal_op		2179417	0					
ANR	2179994	ExpressionStatement	val = ( uint32_t ) s -> pc	245:12:4340:4361	2179417	11	True				
ANR	2179995	AssignmentExpression	val = ( uint32_t ) s -> pc		2179417	0		=			
ANR	2179996	Identifier	val		2179417	0					
ANR	2179997	CastExpression	( uint32_t ) s -> pc		2179417	1					
ANR	2179998	CastTarget	uint32_t		2179417	0					
ANR	2179999	PtrMemberAccess	s -> pc		2179417	1					
ANR	2180000	Identifier	s		2179417	0					
ANR	2180001	Identifier	pc		2179417	1					
ANR	2180002	ExpressionStatement	gen_op_movl_T0_im ( val )	247:12:4376:4398	2179417	12	True				
ANR	2180003	CallExpression	gen_op_movl_T0_im ( val )		2179417	0					
ANR	2180004	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2180005	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2180006	ArgumentList	val		2179417	1					
ANR	2180007	Argument	val		2179417	0					
ANR	2180008	Identifier	val		2179417	0					
ANR	2180009	ExpressionStatement	"gen_movl_reg_T0 ( s , 14 )"	249:12:4413:4435	2179417	13	True				
ANR	2180010	CallExpression	"gen_movl_reg_T0 ( s , 14 )"		2179417	0					
ANR	2180011	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180012	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180013	ArgumentList	s		2179417	1					
ANR	2180014	Argument	s		2179417	0					
ANR	2180015	Identifier	s		2179417	0					
ANR	2180016	Argument	14		2179417	1					
ANR	2180017	PrimaryExpression	14		2179417	0					
ANR	2180018	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	251:12:4450:4472	2179417	14	True				
ANR	2180019	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2180020	Callee	gen_movl_T0_reg		2179417	0					
ANR	2180021	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2180022	ArgumentList	s		2179417	1					
ANR	2180023	Argument	s		2179417	0					
ANR	2180024	Identifier	s		2179417	0					
ANR	2180025	Argument	rm		2179417	1					
ANR	2180026	Identifier	rm		2179417	0					
ANR	2180027	ExpressionStatement	gen_bx ( s )	253:12:4487:4496	2179417	15	True				
ANR	2180028	CallExpression	gen_bx ( s )		2179417	0					
ANR	2180029	Callee	gen_bx		2179417	0					
ANR	2180030	Identifier	gen_bx		2179417	0					
ANR	2180031	ArgumentList	s		2179417	1					
ANR	2180032	Argument	s		2179417	0					
ANR	2180033	Identifier	s		2179417	0					
ANR	2180034	BreakStatement	break ;	255:12:4511:4516	2179417	16	True				
ANR	2180035	Label	case 0x5 :	257:8:4527:4535	2179417	17	True				
ANR	2180036	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	259:12:4580:4603	2179417	18	True				
ANR	2180037	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2180038	Identifier	rd		2179417	0					
ANR	2180039	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2180040	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2180041	Identifier	insn		2179417	0					
ANR	2180042	PrimaryExpression	12		2179417	1					
ANR	2180043	PrimaryExpression	0xf		2179417	1					
ANR	2180044	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	261:12:4618:4641	2179417	19	True				
ANR	2180045	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2180046	Identifier	rn		2179417	0					
ANR	2180047	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2180048	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2180049	Identifier	insn		2179417	0					
ANR	2180050	PrimaryExpression	16		2179417	1					
ANR	2180051	PrimaryExpression	0xf		2179417	1					
ANR	2180052	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	263:12:4656:4678	2179417	20	True				
ANR	2180053	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2180054	Callee	gen_movl_T0_reg		2179417	0					
ANR	2180055	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2180056	ArgumentList	s		2179417	1					
ANR	2180057	Argument	s		2179417	0					
ANR	2180058	Identifier	s		2179417	0					
ANR	2180059	Argument	rm		2179417	1					
ANR	2180060	Identifier	rm		2179417	0					
ANR	2180061	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	265:12:4693:4715	2179417	21	True				
ANR	2180062	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2180063	Callee	gen_movl_T1_reg		2179417	0					
ANR	2180064	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2180065	ArgumentList	s		2179417	1					
ANR	2180066	Argument	s		2179417	0					
ANR	2180067	Identifier	s		2179417	0					
ANR	2180068	Argument	rn		2179417	1					
ANR	2180069	Identifier	rn		2179417	0					
ANR	2180070	IfStatement	if ( op1 & 2 )		2179417	22					
ANR	2180071	Condition	op1 & 2	267:16:4734:4740	2179417	0	True				
ANR	2180072	BitAndExpression	op1 & 2		2179417	0		&			
ANR	2180073	Identifier	op1		2179417	0					
ANR	2180074	PrimaryExpression	2		2179417	1					
ANR	2180075	ExpressionStatement	gen_op_double_T1_saturate ( )	269:16:4760:4787	2179417	1	True				
ANR	2180076	CallExpression	gen_op_double_T1_saturate ( )		2179417	0					
ANR	2180077	Callee	gen_op_double_T1_saturate		2179417	0					
ANR	2180078	Identifier	gen_op_double_T1_saturate		2179417	0					
ANR	2180079	ArgumentList			2179417	1					
ANR	2180080	IfStatement	if ( op1 & 1 )		2179417	23					
ANR	2180081	Condition	op1 & 1	271:16:4806:4812	2179417	0	True				
ANR	2180082	BitAndExpression	op1 & 1		2179417	0		&			
ANR	2180083	Identifier	op1		2179417	0					
ANR	2180084	PrimaryExpression	1		2179417	1					
ANR	2180085	ExpressionStatement	gen_op_subl_T0_T1_saturate ( )	273:16:4832:4860	2179417	1	True				
ANR	2180086	CallExpression	gen_op_subl_T0_T1_saturate ( )		2179417	0					
ANR	2180087	Callee	gen_op_subl_T0_T1_saturate		2179417	0					
ANR	2180088	Identifier	gen_op_subl_T0_T1_saturate		2179417	0					
ANR	2180089	ArgumentList			2179417	1					
ANR	2180090	ElseStatement	else		2179417	0					
ANR	2180091	ExpressionStatement	gen_op_addl_T0_T1_saturate ( )	277:16:4897:4925	2179417	0	True				
ANR	2180092	CallExpression	gen_op_addl_T0_T1_saturate ( )		2179417	0					
ANR	2180093	Callee	gen_op_addl_T0_T1_saturate		2179417	0					
ANR	2180094	Identifier	gen_op_addl_T0_T1_saturate		2179417	0					
ANR	2180095	ArgumentList			2179417	1					
ANR	2180096	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	279:12:4940:4962	2179417	24	True				
ANR	2180097	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180098	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180099	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180100	ArgumentList	s		2179417	1					
ANR	2180101	Argument	s		2179417	0					
ANR	2180102	Identifier	s		2179417	0					
ANR	2180103	Argument	rd		2179417	1					
ANR	2180104	Identifier	rd		2179417	0					
ANR	2180105	BreakStatement	break ;	281:12:4977:4982	2179417	25	True				
ANR	2180106	Label	case 7 :	283:8:4993:4999	2179417	26	True				
ANR	2180107	ExpressionStatement	gen_op_movl_T0_im ( ( long ) s -> pc - 4 )	285:12:5025:5059	2179417	27	True				
ANR	2180108	CallExpression	gen_op_movl_T0_im ( ( long ) s -> pc - 4 )		2179417	0					
ANR	2180109	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2180110	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2180111	ArgumentList	( long ) s -> pc - 4		2179417	1					
ANR	2180112	Argument	( long ) s -> pc - 4		2179417	0					
ANR	2180113	AdditiveExpression	( long ) s -> pc - 4		2179417	0		-			
ANR	2180114	CastExpression	( long ) s -> pc		2179417	0					
ANR	2180115	CastTarget	long		2179417	0					
ANR	2180116	PtrMemberAccess	s -> pc		2179417	1					
ANR	2180117	Identifier	s		2179417	0					
ANR	2180118	Identifier	pc		2179417	1					
ANR	2180119	PrimaryExpression	4		2179417	1					
ANR	2180120	ExpressionStatement	gen_op_movl_reg_TN [ 0 ] [ 15 ] ( )	287:12:5074:5101	2179417	28	True				
ANR	2180121	CallExpression	gen_op_movl_reg_TN [ 0 ] [ 15 ] ( )		2179417	0					
ANR	2180122	Callee	gen_op_movl_reg_TN [ 0 ] [ 15 ]		2179417	0					
ANR	2180123	ArrayIndexing	gen_op_movl_reg_TN [ 0 ] [ 15 ]		2179417	0					
ANR	2180124	ArrayIndexing	gen_op_movl_reg_TN [ 0 ]		2179417	0					
ANR	2180125	Identifier	gen_op_movl_reg_TN		2179417	0					
ANR	2180126	PrimaryExpression	0		2179417	1					
ANR	2180127	PrimaryExpression	15		2179417	1					
ANR	2180128	ArgumentList			2179417	1					
ANR	2180129	ExpressionStatement	gen_op_bkpt ( )	289:12:5116:5129	2179417	29	True				
ANR	2180130	CallExpression	gen_op_bkpt ( )		2179417	0					
ANR	2180131	Callee	gen_op_bkpt		2179417	0					
ANR	2180132	Identifier	gen_op_bkpt		2179417	0					
ANR	2180133	ArgumentList			2179417	1					
ANR	2180134	ExpressionStatement	s -> is_jmp = DISAS_JUMP	291:12:5144:5166	2179417	30	True				
ANR	2180135	AssignmentExpression	s -> is_jmp = DISAS_JUMP		2179417	0		=			
ANR	2180136	PtrMemberAccess	s -> is_jmp		2179417	0					
ANR	2180137	Identifier	s		2179417	0					
ANR	2180138	Identifier	is_jmp		2179417	1					
ANR	2180139	Identifier	DISAS_JUMP		2179417	1					
ANR	2180140	BreakStatement	break ;	293:12:5181:5186	2179417	31	True				
ANR	2180141	Label	case 0x8 :	295:8:5197:5205	2179417	32	True				
ANR	2180142	Label	case 0xa :	297:8:5238:5246	2179417	33	True				
ANR	2180143	Label	case 0xc :	299:8:5257:5265	2179417	34	True				
ANR	2180144	Label	case 0xe :	301:8:5276:5284	2179417	35	True				
ANR	2180145	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	303:12:5299:5321	2179417	36	True				
ANR	2180146	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2179417	0		=			
ANR	2180147	Identifier	rs		2179417	0					
ANR	2180148	BitAndExpression	( insn >> 8 ) & 0xf		2179417	1		&			
ANR	2180149	ShiftExpression	insn >> 8		2179417	0		>>			
ANR	2180150	Identifier	insn		2179417	0					
ANR	2180151	PrimaryExpression	8		2179417	1					
ANR	2180152	PrimaryExpression	0xf		2179417	1					
ANR	2180153	ExpressionStatement	rn = ( insn >> 12 ) & 0xf	305:12:5336:5359	2179417	37	True				
ANR	2180154	AssignmentExpression	rn = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2180155	Identifier	rn		2179417	0					
ANR	2180156	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2180157	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2180158	Identifier	insn		2179417	0					
ANR	2180159	PrimaryExpression	12		2179417	1					
ANR	2180160	PrimaryExpression	0xf		2179417	1					
ANR	2180161	ExpressionStatement	rd = ( insn >> 16 ) & 0xf	307:12:5374:5397	2179417	38	True				
ANR	2180162	AssignmentExpression	rd = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2180163	Identifier	rd		2179417	0					
ANR	2180164	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2180165	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2180166	Identifier	insn		2179417	0					
ANR	2180167	PrimaryExpression	16		2179417	1					
ANR	2180168	PrimaryExpression	0xf		2179417	1					
ANR	2180169	IfStatement	if ( op1 == 1 )		2179417	39					
ANR	2180170	Condition	op1 == 1	309:16:5416:5423	2179417	0	True				
ANR	2180171	EqualityExpression	op1 == 1		2179417	0		==			
ANR	2180172	Identifier	op1		2179417	0					
ANR	2180173	PrimaryExpression	1		2179417	1					
ANR	2180174	CompoundStatement		307:26:5364:5364	2179417	1					
ANR	2180175	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	313:16:5484:5506	2179417	0	True				
ANR	2180176	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2180177	Callee	gen_movl_T0_reg		2179417	0					
ANR	2180178	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2180179	ArgumentList	s		2179417	1					
ANR	2180180	Argument	s		2179417	0					
ANR	2180181	Identifier	s		2179417	0					
ANR	2180182	Argument	rm		2179417	1					
ANR	2180183	Identifier	rm		2179417	0					
ANR	2180184	ExpressionStatement	"gen_movl_T1_reg ( s , rs )"	315:16:5525:5547	2179417	1	True				
ANR	2180185	CallExpression	"gen_movl_T1_reg ( s , rs )"		2179417	0					
ANR	2180186	Callee	gen_movl_T1_reg		2179417	0					
ANR	2180187	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2180188	ArgumentList	s		2179417	1					
ANR	2180189	Argument	s		2179417	0					
ANR	2180190	Identifier	s		2179417	0					
ANR	2180191	Argument	rs		2179417	1					
ANR	2180192	Identifier	rs		2179417	0					
ANR	2180193	IfStatement	if ( sh & 4 )		2179417	2					
ANR	2180194	Condition	sh & 4	317:20:5570:5575	2179417	0	True				
ANR	2180195	BitAndExpression	sh & 4		2179417	0		&			
ANR	2180196	Identifier	sh		2179417	0					
ANR	2180197	PrimaryExpression	4		2179417	1					
ANR	2180198	ExpressionStatement	gen_op_sarl_T1_im ( 16 )	319:20:5599:5620	2179417	1	True				
ANR	2180199	CallExpression	gen_op_sarl_T1_im ( 16 )		2179417	0					
ANR	2180200	Callee	gen_op_sarl_T1_im		2179417	0					
ANR	2180201	Identifier	gen_op_sarl_T1_im		2179417	0					
ANR	2180202	ArgumentList	16		2179417	1					
ANR	2180203	Argument	16		2179417	0					
ANR	2180204	PrimaryExpression	16		2179417	0					
ANR	2180205	ElseStatement	else		2179417	0					
ANR	2180206	ExpressionStatement	gen_op_sxth_T1 ( )	323:20:5665:5681	2179417	0	True				
ANR	2180207	CallExpression	gen_op_sxth_T1 ( )		2179417	0					
ANR	2180208	Callee	gen_op_sxth_T1		2179417	0					
ANR	2180209	Identifier	gen_op_sxth_T1		2179417	0					
ANR	2180210	ArgumentList			2179417	1					
ANR	2180211	ExpressionStatement	gen_op_imulw_T0_T1 ( )	325:16:5700:5720	2179417	3	True				
ANR	2180212	CallExpression	gen_op_imulw_T0_T1 ( )		2179417	0					
ANR	2180213	Callee	gen_op_imulw_T0_T1		2179417	0					
ANR	2180214	Identifier	gen_op_imulw_T0_T1		2179417	0					
ANR	2180215	ArgumentList			2179417	1					
ANR	2180216	IfStatement	if ( ( sh & 2 ) == 0 )		2179417	4					
ANR	2180217	Condition	( sh & 2 ) == 0	327:20:5743:5755	2179417	0	True				
ANR	2180218	EqualityExpression	( sh & 2 ) == 0		2179417	0		==			
ANR	2180219	BitAndExpression	sh & 2		2179417	0		&			
ANR	2180220	Identifier	sh		2179417	0					
ANR	2180221	PrimaryExpression	2		2179417	1					
ANR	2180222	PrimaryExpression	0		2179417	1					
ANR	2180223	CompoundStatement		325:35:5696:5696	2179417	1					
ANR	2180224	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	329:20:5781:5803	2179417	0	True				
ANR	2180225	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2180226	Callee	gen_movl_T1_reg		2179417	0					
ANR	2180227	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2180228	ArgumentList	s		2179417	1					
ANR	2180229	Argument	s		2179417	0					
ANR	2180230	Identifier	s		2179417	0					
ANR	2180231	Argument	rn		2179417	1					
ANR	2180232	Identifier	rn		2179417	0					
ANR	2180233	ExpressionStatement	gen_op_addl_T0_T1_setq ( )	331:20:5826:5850	2179417	1	True				
ANR	2180234	CallExpression	gen_op_addl_T0_T1_setq ( )		2179417	0					
ANR	2180235	Callee	gen_op_addl_T0_T1_setq		2179417	0					
ANR	2180236	Identifier	gen_op_addl_T0_T1_setq		2179417	0					
ANR	2180237	ArgumentList			2179417	1					
ANR	2180238	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	335:16:5888:5910	2179417	5	True				
ANR	2180239	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180240	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180241	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180242	ArgumentList	s		2179417	1					
ANR	2180243	Argument	s		2179417	0					
ANR	2180244	Identifier	s		2179417	0					
ANR	2180245	Argument	rd		2179417	1					
ANR	2180246	Identifier	rd		2179417	0					
ANR	2180247	ElseStatement	else		2179417	0					
ANR	2180248	CompoundStatement		335:19:5870:5870	2179417	0					
ANR	2180249	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	341:16:5982:6004	2179417	0	True				
ANR	2180250	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2180251	Callee	gen_movl_T0_reg		2179417	0					
ANR	2180252	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2180253	ArgumentList	s		2179417	1					
ANR	2180254	Argument	s		2179417	0					
ANR	2180255	Identifier	s		2179417	0					
ANR	2180256	Argument	rm		2179417	1					
ANR	2180257	Identifier	rm		2179417	0					
ANR	2180258	ExpressionStatement	"gen_movl_T1_reg ( s , rs )"	343:16:6023:6045	2179417	1	True				
ANR	2180259	CallExpression	"gen_movl_T1_reg ( s , rs )"		2179417	0					
ANR	2180260	Callee	gen_movl_T1_reg		2179417	0					
ANR	2180261	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2180262	ArgumentList	s		2179417	1					
ANR	2180263	Argument	s		2179417	0					
ANR	2180264	Identifier	s		2179417	0					
ANR	2180265	Argument	rs		2179417	1					
ANR	2180266	Identifier	rs		2179417	0					
ANR	2180267	ExpressionStatement	"gen_mulxy ( sh & 2 , sh & 4 )"	345:16:6064:6089	2179417	2	True				
ANR	2180268	CallExpression	"gen_mulxy ( sh & 2 , sh & 4 )"		2179417	0					
ANR	2180269	Callee	gen_mulxy		2179417	0					
ANR	2180270	Identifier	gen_mulxy		2179417	0					
ANR	2180271	ArgumentList	sh & 2		2179417	1					
ANR	2180272	Argument	sh & 2		2179417	0					
ANR	2180273	BitAndExpression	sh & 2		2179417	0		&			
ANR	2180274	Identifier	sh		2179417	0					
ANR	2180275	PrimaryExpression	2		2179417	1					
ANR	2180276	Argument	sh & 4		2179417	1					
ANR	2180277	BitAndExpression	sh & 4		2179417	0		&			
ANR	2180278	Identifier	sh		2179417	0					
ANR	2180279	PrimaryExpression	4		2179417	1					
ANR	2180280	IfStatement	if ( op1 == 2 )		2179417	3					
ANR	2180281	Condition	op1 == 2	347:20:6112:6119	2179417	0	True				
ANR	2180282	EqualityExpression	op1 == 2		2179417	0		==			
ANR	2180283	Identifier	op1		2179417	0					
ANR	2180284	PrimaryExpression	2		2179417	1					
ANR	2180285	CompoundStatement		345:30:6060:6060	2179417	1					
ANR	2180286	ExpressionStatement	gen_op_signbit_T1_T0 ( )	349:20:6145:6167	2179417	0	True				
ANR	2180287	CallExpression	gen_op_signbit_T1_T0 ( )		2179417	0					
ANR	2180288	Callee	gen_op_signbit_T1_T0		2179417	0					
ANR	2180289	Identifier	gen_op_signbit_T1_T0		2179417	0					
ANR	2180290	ArgumentList			2179417	1					
ANR	2180291	ExpressionStatement	"gen_op_addq_T0_T1 ( rn , rd )"	351:20:6190:6215	2179417	1	True				
ANR	2180292	CallExpression	"gen_op_addq_T0_T1 ( rn , rd )"		2179417	0					
ANR	2180293	Callee	gen_op_addq_T0_T1		2179417	0					
ANR	2180294	Identifier	gen_op_addq_T0_T1		2179417	0					
ANR	2180295	ArgumentList	rn		2179417	1					
ANR	2180296	Argument	rn		2179417	0					
ANR	2180297	Identifier	rn		2179417	0					
ANR	2180298	Argument	rd		2179417	1					
ANR	2180299	Identifier	rd		2179417	0					
ANR	2180300	ExpressionStatement	"gen_movl_reg_T0 ( s , rn )"	353:20:6238:6260	2179417	2	True				
ANR	2180301	CallExpression	"gen_movl_reg_T0 ( s , rn )"		2179417	0					
ANR	2180302	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180303	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180304	ArgumentList	s		2179417	1					
ANR	2180305	Argument	s		2179417	0					
ANR	2180306	Identifier	s		2179417	0					
ANR	2180307	Argument	rn		2179417	1					
ANR	2180308	Identifier	rn		2179417	0					
ANR	2180309	ExpressionStatement	"gen_movl_reg_T1 ( s , rd )"	355:20:6283:6305	2179417	3	True				
ANR	2180310	CallExpression	"gen_movl_reg_T1 ( s , rd )"		2179417	0					
ANR	2180311	Callee	gen_movl_reg_T1		2179417	0					
ANR	2180312	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2180313	ArgumentList	s		2179417	1					
ANR	2180314	Argument	s		2179417	0					
ANR	2180315	Identifier	s		2179417	0					
ANR	2180316	Argument	rd		2179417	1					
ANR	2180317	Identifier	rd		2179417	0					
ANR	2180318	ElseStatement	else		2179417	0					
ANR	2180319	CompoundStatement		355:23:6269:6269	2179417	0					
ANR	2180320	IfStatement	if ( op1 == 0 )		2179417	0					
ANR	2180321	Condition	op1 == 0	359:24:6358:6365	2179417	0	True				
ANR	2180322	EqualityExpression	op1 == 0		2179417	0		==			
ANR	2180323	Identifier	op1		2179417	0					
ANR	2180324	PrimaryExpression	0		2179417	1					
ANR	2180325	CompoundStatement		357:34:6306:6306	2179417	1					
ANR	2180326	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	361:24:6395:6417	2179417	0	True				
ANR	2180327	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2180328	Callee	gen_movl_T1_reg		2179417	0					
ANR	2180329	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2180330	ArgumentList	s		2179417	1					
ANR	2180331	Argument	s		2179417	0					
ANR	2180332	Identifier	s		2179417	0					
ANR	2180333	Argument	rn		2179417	1					
ANR	2180334	Identifier	rn		2179417	0					
ANR	2180335	ExpressionStatement	gen_op_addl_T0_T1_setq ( )	363:24:6444:6468	2179417	1	True				
ANR	2180336	CallExpression	gen_op_addl_T0_T1_setq ( )		2179417	0					
ANR	2180337	Callee	gen_op_addl_T0_T1_setq		2179417	0					
ANR	2180338	Identifier	gen_op_addl_T0_T1_setq		2179417	0					
ANR	2180339	ArgumentList			2179417	1					
ANR	2180340	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	367:20:6514:6536	2179417	1	True				
ANR	2180341	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180342	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180343	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180344	ArgumentList	s		2179417	1					
ANR	2180345	Argument	s		2179417	0					
ANR	2180346	Identifier	s		2179417	0					
ANR	2180347	Argument	rd		2179417	1					
ANR	2180348	Identifier	rd		2179417	0					
ANR	2180349	BreakStatement	break ;	373:12:6585:6590	2179417	40	True				
ANR	2180350	Label	default :	375:8:6601:6608	2179417	41	True				
ANR	2180351	Identifier	default		2179417	0					
ANR	2180352	GotoStatement	goto illegal_op ;	377:12:6623:6638	2179417	42	True				
ANR	2180353	Identifier	illegal_op		2179417	0					
ANR	2180354	ElseStatement	else		2179417	0					
ANR	2180355	IfStatement	if ( ( ( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90 ) || ( ( insn & 0x0e000000 ) == ( 1 << 25 ) ) )		2179417	0					
ANR	2180356	Condition	( ( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90 ) || ( ( insn & 0x0e000000 ) == ( 1 << 25 ) )	381:15:6667:6794	2179417	0	True				
ANR	2180357	OrExpression	( ( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90 ) || ( ( insn & 0x0e000000 ) == ( 1 << 25 ) )		2179417	0		||			
ANR	2180358	AndExpression	( insn & 0x0e000000 ) == 0 && ( insn & 0x00000090 ) != 0x90		2179417	0		&&			
ANR	2180359	EqualityExpression	( insn & 0x0e000000 ) == 0		2179417	0		==			
ANR	2180360	BitAndExpression	insn & 0x0e000000		2179417	0		&			
ANR	2180361	Identifier	insn		2179417	0					
ANR	2180362	PrimaryExpression	0x0e000000		2179417	1					
ANR	2180363	PrimaryExpression	0		2179417	1					
ANR	2180364	EqualityExpression	( insn & 0x00000090 ) != 0x90		2179417	1		!=			
ANR	2180365	BitAndExpression	insn & 0x00000090		2179417	0		&			
ANR	2180366	Identifier	insn		2179417	0					
ANR	2180367	PrimaryExpression	0x00000090		2179417	1					
ANR	2180368	PrimaryExpression	0x90		2179417	1					
ANR	2180369	EqualityExpression	( insn & 0x0e000000 ) == ( 1 << 25 )		2179417	1		==			
ANR	2180370	BitAndExpression	insn & 0x0e000000		2179417	0		&			
ANR	2180371	Identifier	insn		2179417	0					
ANR	2180372	PrimaryExpression	0x0e000000		2179417	1					
ANR	2180373	ShiftExpression	1 << 25		2179417	1		<<			
ANR	2180374	PrimaryExpression	1		2179417	0					
ANR	2180375	PrimaryExpression	25		2179417	1					
ANR	2180376	CompoundStatement		385:8:6746:6775	2179417	1					
ANR	2180377	IdentifierDeclStatement	"int set_cc , logic_cc , shiftop ;"	387:8:6808:6837	2179417	0	True				
ANR	2180378	IdentifierDecl	set_cc		2179417	0					
ANR	2180379	IdentifierDeclType	int		2179417	0					
ANR	2180380	Identifier	set_cc		2179417	1					
ANR	2180381	IdentifierDecl	logic_cc		2179417	1					
ANR	2180382	IdentifierDeclType	int		2179417	0					
ANR	2180383	Identifier	logic_cc		2179417	1					
ANR	2180384	IdentifierDecl	shiftop		2179417	2					
ANR	2180385	IdentifierDeclType	int		2179417	0					
ANR	2180386	Identifier	shiftop		2179417	1					
ANR	2180387	ExpressionStatement	op1 = ( insn >> 21 ) & 0xf	391:8:6858:6882	2179417	1	True				
ANR	2180388	AssignmentExpression	op1 = ( insn >> 21 ) & 0xf		2179417	0		=			
ANR	2180389	Identifier	op1		2179417	0					
ANR	2180390	BitAndExpression	( insn >> 21 ) & 0xf		2179417	1		&			
ANR	2180391	ShiftExpression	insn >> 21		2179417	0		>>			
ANR	2180392	Identifier	insn		2179417	0					
ANR	2180393	PrimaryExpression	21		2179417	1					
ANR	2180394	PrimaryExpression	0xf		2179417	1					
ANR	2180395	ExpressionStatement	set_cc = ( insn >> 20 ) & 1	393:8:6893:6918	2179417	2	True				
ANR	2180396	AssignmentExpression	set_cc = ( insn >> 20 ) & 1		2179417	0		=			
ANR	2180397	Identifier	set_cc		2179417	0					
ANR	2180398	BitAndExpression	( insn >> 20 ) & 1		2179417	1		&			
ANR	2180399	ShiftExpression	insn >> 20		2179417	0		>>			
ANR	2180400	Identifier	insn		2179417	0					
ANR	2180401	PrimaryExpression	20		2179417	1					
ANR	2180402	PrimaryExpression	1		2179417	1					
ANR	2180403	ExpressionStatement	logic_cc = table_logic_cc [ op1 ] & set_cc	395:8:6929:6968	2179417	3	True				
ANR	2180404	AssignmentExpression	logic_cc = table_logic_cc [ op1 ] & set_cc		2179417	0		=			
ANR	2180405	Identifier	logic_cc		2179417	0					
ANR	2180406	BitAndExpression	table_logic_cc [ op1 ] & set_cc		2179417	1		&			
ANR	2180407	ArrayIndexing	table_logic_cc [ op1 ]		2179417	0					
ANR	2180408	Identifier	table_logic_cc		2179417	0					
ANR	2180409	Identifier	op1		2179417	1					
ANR	2180410	Identifier	set_cc		2179417	1					
ANR	2180411	IfStatement	if ( insn & ( 1 << 25 ) )		2179417	4					
ANR	2180412	Condition	insn & ( 1 << 25 )	401:12:7028:7043	2179417	0	True				
ANR	2180413	BitAndExpression	insn & ( 1 << 25 )		2179417	0		&			
ANR	2180414	Identifier	insn		2179417	0					
ANR	2180415	ShiftExpression	1 << 25		2179417	1		<<			
ANR	2180416	PrimaryExpression	1		2179417	0					
ANR	2180417	PrimaryExpression	25		2179417	1					
ANR	2180418	CompoundStatement		399:30:6984:6984	2179417	1					
ANR	2180419	ExpressionStatement	val = insn & 0xff	405:12:7098:7115	2179417	0	True				
ANR	2180420	AssignmentExpression	val = insn & 0xff		2179417	0		=			
ANR	2180421	Identifier	val		2179417	0					
ANR	2180422	BitAndExpression	insn & 0xff		2179417	1		&			
ANR	2180423	Identifier	insn		2179417	0					
ANR	2180424	PrimaryExpression	0xff		2179417	1					
ANR	2180425	ExpressionStatement	shift = ( ( insn >> 8 ) & 0xf ) * 2	407:12:7130:7161	2179417	1	True				
ANR	2180426	AssignmentExpression	shift = ( ( insn >> 8 ) & 0xf ) * 2		2179417	0		=			
ANR	2180427	Identifier	shift		2179417	0					
ANR	2180428	MultiplicativeExpression	( ( insn >> 8 ) & 0xf ) * 2		2179417	1		*			
ANR	2180429	BitAndExpression	( insn >> 8 ) & 0xf		2179417	0		&			
ANR	2180430	ShiftExpression	insn >> 8		2179417	0		>>			
ANR	2180431	Identifier	insn		2179417	0					
ANR	2180432	PrimaryExpression	8		2179417	1					
ANR	2180433	PrimaryExpression	0xf		2179417	1					
ANR	2180434	PrimaryExpression	2		2179417	1					
ANR	2180435	IfStatement	if ( shift )		2179417	2					
ANR	2180436	Condition	shift	409:16:7180:7184	2179417	0	True				
ANR	2180437	Identifier	shift		2179417	0					
ANR	2180438	ExpressionStatement	val = ( val >> shift ) | ( val << ( 32 - shift ) )	411:16:7204:7248	2179417	1	True				
ANR	2180439	AssignmentExpression	val = ( val >> shift ) | ( val << ( 32 - shift ) )		2179417	0		=			
ANR	2180440	Identifier	val		2179417	0					
ANR	2180441	InclusiveOrExpression	( val >> shift ) | ( val << ( 32 - shift ) )		2179417	1		|			
ANR	2180442	ShiftExpression	val >> shift		2179417	0		>>			
ANR	2180443	Identifier	val		2179417	0					
ANR	2180444	Identifier	shift		2179417	1					
ANR	2180445	ShiftExpression	val << ( 32 - shift )		2179417	1		<<			
ANR	2180446	Identifier	val		2179417	0					
ANR	2180447	AdditiveExpression	32 - shift		2179417	1		-			
ANR	2180448	PrimaryExpression	32		2179417	0					
ANR	2180449	Identifier	shift		2179417	1					
ANR	2180450	ExpressionStatement	gen_op_movl_T1_im ( val )	413:12:7263:7285	2179417	3	True				
ANR	2180451	CallExpression	gen_op_movl_T1_im ( val )		2179417	0					
ANR	2180452	Callee	gen_op_movl_T1_im		2179417	0					
ANR	2180453	Identifier	gen_op_movl_T1_im		2179417	0					
ANR	2180454	ArgumentList	val		2179417	1					
ANR	2180455	Argument	val		2179417	0					
ANR	2180456	Identifier	val		2179417	0					
ANR	2180457	IfStatement	if ( logic_cc && shift )		2179417	4					
ANR	2180458	Condition	logic_cc && shift	415:16:7304:7320	2179417	0	True				
ANR	2180459	AndExpression	logic_cc && shift		2179417	0		&&			
ANR	2180460	Identifier	logic_cc		2179417	0					
ANR	2180461	Identifier	shift		2179417	1					
ANR	2180462	ExpressionStatement	gen_op_mov_CF_T1 ( )	417:16:7340:7358	2179417	1	True				
ANR	2180463	CallExpression	gen_op_mov_CF_T1 ( )		2179417	0					
ANR	2180464	Callee	gen_op_mov_CF_T1		2179417	0					
ANR	2180465	Identifier	gen_op_mov_CF_T1		2179417	0					
ANR	2180466	ArgumentList			2179417	1					
ANR	2180467	ElseStatement	else		2179417	0					
ANR	2180468	CompoundStatement		417:15:7314:7314	2179417	0					
ANR	2180469	ExpressionStatement	rm = ( insn ) & 0xf	423:12:7419:7436	2179417	0	True				
ANR	2180470	AssignmentExpression	rm = ( insn ) & 0xf		2179417	0		=			
ANR	2180471	Identifier	rm		2179417	0					
ANR	2180472	CastExpression	( insn ) & 0xf		2179417	1					
ANR	2180473	CastTarget	insn		2179417	0					
ANR	2180474	UnaryOperationExpression	& 0xf		2179417	1					
ANR	2180475	UnaryOperator	&		2179417	0					
ANR	2180476	PrimaryExpression	0xf		2179417	1					
ANR	2180477	ExpressionStatement	"gen_movl_T1_reg ( s , rm )"	425:12:7451:7473	2179417	1	True				
ANR	2180478	CallExpression	"gen_movl_T1_reg ( s , rm )"		2179417	0					
ANR	2180479	Callee	gen_movl_T1_reg		2179417	0					
ANR	2180480	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2180481	ArgumentList	s		2179417	1					
ANR	2180482	Argument	s		2179417	0					
ANR	2180483	Identifier	s		2179417	0					
ANR	2180484	Argument	rm		2179417	1					
ANR	2180485	Identifier	rm		2179417	0					
ANR	2180486	ExpressionStatement	shiftop = ( insn >> 5 ) & 3	427:12:7488:7513	2179417	2	True				
ANR	2180487	AssignmentExpression	shiftop = ( insn >> 5 ) & 3		2179417	0		=			
ANR	2180488	Identifier	shiftop		2179417	0					
ANR	2180489	BitAndExpression	( insn >> 5 ) & 3		2179417	1		&			
ANR	2180490	ShiftExpression	insn >> 5		2179417	0		>>			
ANR	2180491	Identifier	insn		2179417	0					
ANR	2180492	PrimaryExpression	5		2179417	1					
ANR	2180493	PrimaryExpression	3		2179417	1					
ANR	2180494	IfStatement	if ( ! ( insn & ( 1 << 4 ) ) )		2179417	3					
ANR	2180495	Condition	! ( insn & ( 1 << 4 ) )	429:16:7532:7549	2179417	0	True				
ANR	2180496	UnaryOperationExpression	! ( insn & ( 1 << 4 ) )		2179417	0					
ANR	2180497	UnaryOperator	!		2179417	0					
ANR	2180498	BitAndExpression	insn & ( 1 << 4 )		2179417	1		&			
ANR	2180499	Identifier	insn		2179417	0					
ANR	2180500	ShiftExpression	1 << 4		2179417	1		<<			
ANR	2180501	PrimaryExpression	1		2179417	0					
ANR	2180502	PrimaryExpression	4		2179417	1					
ANR	2180503	CompoundStatement		427:36:7490:7490	2179417	1					
ANR	2180504	ExpressionStatement	shift = ( insn >> 7 ) & 0x1f	431:16:7571:7597	2179417	0	True				
ANR	2180505	AssignmentExpression	shift = ( insn >> 7 ) & 0x1f		2179417	0		=			
ANR	2180506	Identifier	shift		2179417	0					
ANR	2180507	BitAndExpression	( insn >> 7 ) & 0x1f		2179417	1		&			
ANR	2180508	ShiftExpression	insn >> 7		2179417	0		>>			
ANR	2180509	Identifier	insn		2179417	0					
ANR	2180510	PrimaryExpression	7		2179417	1					
ANR	2180511	PrimaryExpression	0x1f		2179417	1					
ANR	2180512	IfStatement	if ( shift != 0 )		2179417	1					
ANR	2180513	Condition	shift != 0	433:20:7620:7629	2179417	0	True				
ANR	2180514	EqualityExpression	shift != 0		2179417	0		!=			
ANR	2180515	Identifier	shift		2179417	0					
ANR	2180516	PrimaryExpression	0		2179417	1					
ANR	2180517	CompoundStatement		431:32:7570:7570	2179417	1					
ANR	2180518	IfStatement	if ( logic_cc )		2179417	0					
ANR	2180519	Condition	logic_cc	435:24:7659:7666	2179417	0	True				
ANR	2180520	Identifier	logic_cc		2179417	0					
ANR	2180521	CompoundStatement		433:34:7607:7607	2179417	1					
ANR	2180522	ExpressionStatement	gen_shift_T1_im_cc [ shiftop ] ( shift )	437:24:7696:7730	2179417	0	True				
ANR	2180523	CallExpression	gen_shift_T1_im_cc [ shiftop ] ( shift )		2179417	0					
ANR	2180524	Callee	gen_shift_T1_im_cc [ shiftop ]		2179417	0					
ANR	2180525	ArrayIndexing	gen_shift_T1_im_cc [ shiftop ]		2179417	0					
ANR	2180526	Identifier	gen_shift_T1_im_cc		2179417	0					
ANR	2180527	Identifier	shiftop		2179417	1					
ANR	2180528	ArgumentList	shift		2179417	1					
ANR	2180529	Argument	shift		2179417	0					
ANR	2180530	Identifier	shift		2179417	0					
ANR	2180531	ElseStatement	else		2179417	0					
ANR	2180532	CompoundStatement		437:27:7698:7698	2179417	0					
ANR	2180533	ExpressionStatement	gen_shift_T1_im [ shiftop ] ( shift )	441:24:7787:7818	2179417	0	True				
ANR	2180534	CallExpression	gen_shift_T1_im [ shiftop ] ( shift )		2179417	0					
ANR	2180535	Callee	gen_shift_T1_im [ shiftop ]		2179417	0					
ANR	2180536	ArrayIndexing	gen_shift_T1_im [ shiftop ]		2179417	0					
ANR	2180537	Identifier	gen_shift_T1_im		2179417	0					
ANR	2180538	Identifier	shiftop		2179417	1					
ANR	2180539	ArgumentList	shift		2179417	1					
ANR	2180540	Argument	shift		2179417	0					
ANR	2180541	Identifier	shift		2179417	0					
ANR	2180542	ElseStatement	else		2179417	0					
ANR	2180543	IfStatement	if ( shiftop != 0 )		2179417	0					
ANR	2180544	Condition	shiftop != 0	445:27:7871:7882	2179417	0	True				
ANR	2180545	EqualityExpression	shiftop != 0		2179417	0		!=			
ANR	2180546	Identifier	shiftop		2179417	0					
ANR	2180547	PrimaryExpression	0		2179417	1					
ANR	2180548	CompoundStatement		443:41:7823:7823	2179417	1					
ANR	2180549	IfStatement	if ( logic_cc )		2179417	0					
ANR	2180550	Condition	logic_cc	447:24:7912:7919	2179417	0	True				
ANR	2180551	Identifier	logic_cc		2179417	0					
ANR	2180552	CompoundStatement		445:34:7860:7860	2179417	1					
ANR	2180553	ExpressionStatement	gen_shift_T1_0_cc [ shiftop ] ( )	449:24:7949:7977	2179417	0	True				
ANR	2180554	CallExpression	gen_shift_T1_0_cc [ shiftop ] ( )		2179417	0					
ANR	2180555	Callee	gen_shift_T1_0_cc [ shiftop ]		2179417	0					
ANR	2180556	ArrayIndexing	gen_shift_T1_0_cc [ shiftop ]		2179417	0					
ANR	2180557	Identifier	gen_shift_T1_0_cc		2179417	0					
ANR	2180558	Identifier	shiftop		2179417	1					
ANR	2180559	ArgumentList			2179417	1					
ANR	2180560	ElseStatement	else		2179417	0					
ANR	2180561	CompoundStatement		449:27:7945:7945	2179417	0					
ANR	2180562	ExpressionStatement	gen_shift_T1_0 [ shiftop ] ( )	453:24:8034:8059	2179417	0	True				
ANR	2180563	CallExpression	gen_shift_T1_0 [ shiftop ] ( )		2179417	0					
ANR	2180564	Callee	gen_shift_T1_0 [ shiftop ]		2179417	0					
ANR	2180565	ArrayIndexing	gen_shift_T1_0 [ shiftop ]		2179417	0					
ANR	2180566	Identifier	gen_shift_T1_0		2179417	0					
ANR	2180567	Identifier	shiftop		2179417	1					
ANR	2180568	ArgumentList			2179417	1					
ANR	2180569	ElseStatement	else		2179417	0					
ANR	2180570	CompoundStatement		457:19:8061:8061	2179417	0					
ANR	2180571	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	461:16:8142:8164	2179417	0	True				
ANR	2180572	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2179417	0		=			
ANR	2180573	Identifier	rs		2179417	0					
ANR	2180574	BitAndExpression	( insn >> 8 ) & 0xf		2179417	1		&			
ANR	2180575	ShiftExpression	insn >> 8		2179417	0		>>			
ANR	2180576	Identifier	insn		2179417	0					
ANR	2180577	PrimaryExpression	8		2179417	1					
ANR	2180578	PrimaryExpression	0xf		2179417	1					
ANR	2180579	ExpressionStatement	"gen_movl_T0_reg ( s , rs )"	463:16:8183:8205	2179417	1	True				
ANR	2180580	CallExpression	"gen_movl_T0_reg ( s , rs )"		2179417	0					
ANR	2180581	Callee	gen_movl_T0_reg		2179417	0					
ANR	2180582	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2180583	ArgumentList	s		2179417	1					
ANR	2180584	Argument	s		2179417	0					
ANR	2180585	Identifier	s		2179417	0					
ANR	2180586	Argument	rs		2179417	1					
ANR	2180587	Identifier	rs		2179417	0					
ANR	2180588	IfStatement	if ( logic_cc )		2179417	2					
ANR	2180589	Condition	logic_cc	465:20:8228:8235	2179417	0	True				
ANR	2180590	Identifier	logic_cc		2179417	0					
ANR	2180591	CompoundStatement		463:30:8176:8176	2179417	1					
ANR	2180592	ExpressionStatement	gen_shift_T1_T0_cc [ shiftop ] ( )	467:20:8261:8290	2179417	0	True				
ANR	2180593	CallExpression	gen_shift_T1_T0_cc [ shiftop ] ( )		2179417	0					
ANR	2180594	Callee	gen_shift_T1_T0_cc [ shiftop ]		2179417	0					
ANR	2180595	ArrayIndexing	gen_shift_T1_T0_cc [ shiftop ]		2179417	0					
ANR	2180596	Identifier	gen_shift_T1_T0_cc		2179417	0					
ANR	2180597	Identifier	shiftop		2179417	1					
ANR	2180598	ArgumentList			2179417	1					
ANR	2180599	ElseStatement	else		2179417	0					
ANR	2180600	CompoundStatement		467:23:8254:8254	2179417	0					
ANR	2180601	ExpressionStatement	gen_shift_T1_T0 [ shiftop ] ( )	471:20:8339:8365	2179417	0	True				
ANR	2180602	CallExpression	gen_shift_T1_T0 [ shiftop ] ( )		2179417	0					
ANR	2180603	Callee	gen_shift_T1_T0 [ shiftop ]		2179417	0					
ANR	2180604	ArrayIndexing	gen_shift_T1_T0 [ shiftop ]		2179417	0					
ANR	2180605	Identifier	gen_shift_T1_T0		2179417	0					
ANR	2180606	Identifier	shiftop		2179417	1					
ANR	2180607	ArgumentList			2179417	1					
ANR	2180608	IfStatement	if ( op1 != 0x0f && op1 != 0x0d )		2179417	5					
ANR	2180609	Condition	op1 != 0x0f && op1 != 0x0d	479:12:8425:8450	2179417	0	True				
ANR	2180610	AndExpression	op1 != 0x0f && op1 != 0x0d		2179417	0		&&			
ANR	2180611	EqualityExpression	op1 != 0x0f		2179417	0		!=			
ANR	2180612	Identifier	op1		2179417	0					
ANR	2180613	PrimaryExpression	0x0f		2179417	1					
ANR	2180614	EqualityExpression	op1 != 0x0d		2179417	1		!=			
ANR	2180615	Identifier	op1		2179417	0					
ANR	2180616	PrimaryExpression	0x0d		2179417	1					
ANR	2180617	CompoundStatement		477:40:8391:8391	2179417	1					
ANR	2180618	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	481:12:8468:8491	2179417	0	True				
ANR	2180619	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2180620	Identifier	rn		2179417	0					
ANR	2180621	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2180622	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2180623	Identifier	insn		2179417	0					
ANR	2180624	PrimaryExpression	16		2179417	1					
ANR	2180625	PrimaryExpression	0xf		2179417	1					
ANR	2180626	ExpressionStatement	"gen_movl_T0_reg ( s , rn )"	483:12:8506:8528	2179417	1	True				
ANR	2180627	CallExpression	"gen_movl_T0_reg ( s , rn )"		2179417	0					
ANR	2180628	Callee	gen_movl_T0_reg		2179417	0					
ANR	2180629	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2180630	ArgumentList	s		2179417	1					
ANR	2180631	Argument	s		2179417	0					
ANR	2180632	Identifier	s		2179417	0					
ANR	2180633	Argument	rn		2179417	1					
ANR	2180634	Identifier	rn		2179417	0					
ANR	2180635	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	487:8:8550:8573	2179417	6	True				
ANR	2180636	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2180637	Identifier	rd		2179417	0					
ANR	2180638	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2180639	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2180640	Identifier	insn		2179417	0					
ANR	2180641	PrimaryExpression	12		2179417	1					
ANR	2180642	PrimaryExpression	0xf		2179417	1					
ANR	2180643	SwitchStatement	switch ( op1 )		2179417	7					
ANR	2180644	Condition	op1	489:15:8591:8593	2179417	0	True				
ANR	2180645	Identifier	op1		2179417	0					
ANR	2180646	CompoundStatement		487:20:8534:8534	2179417	1					
ANR	2180647	Label	case 0x00 :	491:8:8607:8616	2179417	0	True				
ANR	2180648	ExpressionStatement	gen_op_andl_T0_T1 ( )	493:12:8631:8650	2179417	1	True				
ANR	2180649	CallExpression	gen_op_andl_T0_T1 ( )		2179417	0					
ANR	2180650	Callee	gen_op_andl_T0_T1		2179417	0					
ANR	2180651	Identifier	gen_op_andl_T0_T1		2179417	0					
ANR	2180652	ArgumentList			2179417	1					
ANR	2180653	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	495:12:8665:8687	2179417	2	True				
ANR	2180654	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180655	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180656	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180657	ArgumentList	s		2179417	1					
ANR	2180658	Argument	s		2179417	0					
ANR	2180659	Identifier	s		2179417	0					
ANR	2180660	Argument	rd		2179417	1					
ANR	2180661	Identifier	rd		2179417	0					
ANR	2180662	IfStatement	if ( logic_cc )		2179417	3					
ANR	2180663	Condition	logic_cc	497:16:8706:8713	2179417	0	True				
ANR	2180664	Identifier	logic_cc		2179417	0					
ANR	2180665	ExpressionStatement	gen_op_logic_T0_cc ( )	499:16:8733:8753	2179417	1	True				
ANR	2180666	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2180667	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2180668	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2180669	ArgumentList			2179417	1					
ANR	2180670	BreakStatement	break ;	501:12:8768:8773	2179417	4	True				
ANR	2180671	Label	case 0x01 :	503:8:8784:8793	2179417	5	True				
ANR	2180672	ExpressionStatement	gen_op_xorl_T0_T1 ( )	505:12:8808:8827	2179417	6	True				
ANR	2180673	CallExpression	gen_op_xorl_T0_T1 ( )		2179417	0					
ANR	2180674	Callee	gen_op_xorl_T0_T1		2179417	0					
ANR	2180675	Identifier	gen_op_xorl_T0_T1		2179417	0					
ANR	2180676	ArgumentList			2179417	1					
ANR	2180677	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	507:12:8842:8864	2179417	7	True				
ANR	2180678	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180679	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180680	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180681	ArgumentList	s		2179417	1					
ANR	2180682	Argument	s		2179417	0					
ANR	2180683	Identifier	s		2179417	0					
ANR	2180684	Argument	rd		2179417	1					
ANR	2180685	Identifier	rd		2179417	0					
ANR	2180686	IfStatement	if ( logic_cc )		2179417	8					
ANR	2180687	Condition	logic_cc	509:16:8883:8890	2179417	0	True				
ANR	2180688	Identifier	logic_cc		2179417	0					
ANR	2180689	ExpressionStatement	gen_op_logic_T0_cc ( )	511:16:8910:8930	2179417	1	True				
ANR	2180690	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2180691	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2180692	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2180693	ArgumentList			2179417	1					
ANR	2180694	BreakStatement	break ;	513:12:8945:8950	2179417	9	True				
ANR	2180695	Label	case 0x02 :	515:8:8961:8970	2179417	10	True				
ANR	2180696	IfStatement	if ( set_cc && rd == 15 )		2179417	11					
ANR	2180697	Condition	set_cc && rd == 15	517:16:8989:9006	2179417	0	True				
ANR	2180698	AndExpression	set_cc && rd == 15		2179417	0		&&			
ANR	2180699	Identifier	set_cc		2179417	0					
ANR	2180700	EqualityExpression	rd == 15		2179417	1		==			
ANR	2180701	Identifier	rd		2179417	0					
ANR	2180702	PrimaryExpression	15		2179417	1					
ANR	2180703	CompoundStatement		515:36:8947:8947	2179417	1					
ANR	2180704	IfStatement	if ( IS_USER ( s ) )		2179417	0					
ANR	2180705	Condition	IS_USER ( s )	521:20:9100:9109	2179417	0	True				
ANR	2180706	CallExpression	IS_USER ( s )		2179417	0					
ANR	2180707	Callee	IS_USER		2179417	0					
ANR	2180708	Identifier	IS_USER		2179417	0					
ANR	2180709	ArgumentList	s		2179417	1					
ANR	2180710	Argument	s		2179417	0					
ANR	2180711	Identifier	s		2179417	0					
ANR	2180712	GotoStatement	goto illegal_op ;	523:20:9133:9148	2179417	1	True				
ANR	2180713	Identifier	illegal_op		2179417	0					
ANR	2180714	ExpressionStatement	gen_op_subl_T0_T1_cc ( )	525:16:9167:9189	2179417	1	True				
ANR	2180715	CallExpression	gen_op_subl_T0_T1_cc ( )		2179417	0					
ANR	2180716	Callee	gen_op_subl_T0_T1_cc		2179417	0					
ANR	2180717	Identifier	gen_op_subl_T0_T1_cc		2179417	0					
ANR	2180718	ArgumentList			2179417	1					
ANR	2180719	ExpressionStatement	gen_exception_return ( s )	527:16:9208:9231	2179417	2	True				
ANR	2180720	CallExpression	gen_exception_return ( s )		2179417	0					
ANR	2180721	Callee	gen_exception_return		2179417	0					
ANR	2180722	Identifier	gen_exception_return		2179417	0					
ANR	2180723	ArgumentList	s		2179417	1					
ANR	2180724	Argument	s		2179417	0					
ANR	2180725	Identifier	s		2179417	0					
ANR	2180726	ElseStatement	else		2179417	0					
ANR	2180727	CompoundStatement		527:19:9191:9191	2179417	0					
ANR	2180728	IfStatement	if ( set_cc )		2179417	0					
ANR	2180729	Condition	set_cc	531:20:9276:9281	2179417	0	True				
ANR	2180730	Identifier	set_cc		2179417	0					
ANR	2180731	ExpressionStatement	gen_op_subl_T0_T1_cc ( )	533:20:9305:9327	2179417	1	True				
ANR	2180732	CallExpression	gen_op_subl_T0_T1_cc ( )		2179417	0					
ANR	2180733	Callee	gen_op_subl_T0_T1_cc		2179417	0					
ANR	2180734	Identifier	gen_op_subl_T0_T1_cc		2179417	0					
ANR	2180735	ArgumentList			2179417	1					
ANR	2180736	ElseStatement	else		2179417	0					
ANR	2180737	ExpressionStatement	gen_op_subl_T0_T1 ( )	537:20:9372:9391	2179417	0	True				
ANR	2180738	CallExpression	gen_op_subl_T0_T1 ( )		2179417	0					
ANR	2180739	Callee	gen_op_subl_T0_T1		2179417	0					
ANR	2180740	Identifier	gen_op_subl_T0_T1		2179417	0					
ANR	2180741	ArgumentList			2179417	1					
ANR	2180742	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	539:16:9410:9432	2179417	1	True				
ANR	2180743	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180744	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180745	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180746	ArgumentList	s		2179417	1					
ANR	2180747	Argument	s		2179417	0					
ANR	2180748	Identifier	s		2179417	0					
ANR	2180749	Argument	rd		2179417	1					
ANR	2180750	Identifier	rd		2179417	0					
ANR	2180751	BreakStatement	break ;	543:12:9462:9467	2179417	12	True				
ANR	2180752	Label	case 0x03 :	545:8:9478:9487	2179417	13	True				
ANR	2180753	IfStatement	if ( set_cc )		2179417	14					
ANR	2180754	Condition	set_cc	547:16:9506:9511	2179417	0	True				
ANR	2180755	Identifier	set_cc		2179417	0					
ANR	2180756	ExpressionStatement	gen_op_rsbl_T0_T1_cc ( )	549:16:9531:9553	2179417	1	True				
ANR	2180757	CallExpression	gen_op_rsbl_T0_T1_cc ( )		2179417	0					
ANR	2180758	Callee	gen_op_rsbl_T0_T1_cc		2179417	0					
ANR	2180759	Identifier	gen_op_rsbl_T0_T1_cc		2179417	0					
ANR	2180760	ArgumentList			2179417	1					
ANR	2180761	ElseStatement	else		2179417	0					
ANR	2180762	ExpressionStatement	gen_op_rsbl_T0_T1 ( )	553:16:9590:9609	2179417	0	True				
ANR	2180763	CallExpression	gen_op_rsbl_T0_T1 ( )		2179417	0					
ANR	2180764	Callee	gen_op_rsbl_T0_T1		2179417	0					
ANR	2180765	Identifier	gen_op_rsbl_T0_T1		2179417	0					
ANR	2180766	ArgumentList			2179417	1					
ANR	2180767	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	555:12:9624:9646	2179417	15	True				
ANR	2180768	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180769	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180770	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180771	ArgumentList	s		2179417	1					
ANR	2180772	Argument	s		2179417	0					
ANR	2180773	Identifier	s		2179417	0					
ANR	2180774	Argument	rd		2179417	1					
ANR	2180775	Identifier	rd		2179417	0					
ANR	2180776	BreakStatement	break ;	557:12:9661:9666	2179417	16	True				
ANR	2180777	Label	case 0x04 :	559:8:9677:9686	2179417	17	True				
ANR	2180778	IfStatement	if ( set_cc )		2179417	18					
ANR	2180779	Condition	set_cc	561:16:9705:9710	2179417	0	True				
ANR	2180780	Identifier	set_cc		2179417	0					
ANR	2180781	ExpressionStatement	gen_op_addl_T0_T1_cc ( )	563:16:9730:9752	2179417	1	True				
ANR	2180782	CallExpression	gen_op_addl_T0_T1_cc ( )		2179417	0					
ANR	2180783	Callee	gen_op_addl_T0_T1_cc		2179417	0					
ANR	2180784	Identifier	gen_op_addl_T0_T1_cc		2179417	0					
ANR	2180785	ArgumentList			2179417	1					
ANR	2180786	ElseStatement	else		2179417	0					
ANR	2180787	ExpressionStatement	gen_op_addl_T0_T1 ( )	567:16:9789:9808	2179417	0	True				
ANR	2180788	CallExpression	gen_op_addl_T0_T1 ( )		2179417	0					
ANR	2180789	Callee	gen_op_addl_T0_T1		2179417	0					
ANR	2180790	Identifier	gen_op_addl_T0_T1		2179417	0					
ANR	2180791	ArgumentList			2179417	1					
ANR	2180792	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	569:12:9823:9845	2179417	19	True				
ANR	2180793	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180794	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180795	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180796	ArgumentList	s		2179417	1					
ANR	2180797	Argument	s		2179417	0					
ANR	2180798	Identifier	s		2179417	0					
ANR	2180799	Argument	rd		2179417	1					
ANR	2180800	Identifier	rd		2179417	0					
ANR	2180801	BreakStatement	break ;	571:12:9860:9865	2179417	20	True				
ANR	2180802	Label	case 0x05 :	573:8:9876:9885	2179417	21	True				
ANR	2180803	IfStatement	if ( set_cc )		2179417	22					
ANR	2180804	Condition	set_cc	575:16:9904:9909	2179417	0	True				
ANR	2180805	Identifier	set_cc		2179417	0					
ANR	2180806	ExpressionStatement	gen_op_adcl_T0_T1_cc ( )	577:16:9929:9951	2179417	1	True				
ANR	2180807	CallExpression	gen_op_adcl_T0_T1_cc ( )		2179417	0					
ANR	2180808	Callee	gen_op_adcl_T0_T1_cc		2179417	0					
ANR	2180809	Identifier	gen_op_adcl_T0_T1_cc		2179417	0					
ANR	2180810	ArgumentList			2179417	1					
ANR	2180811	ElseStatement	else		2179417	0					
ANR	2180812	ExpressionStatement	gen_op_adcl_T0_T1 ( )	581:16:9988:10007	2179417	0	True				
ANR	2180813	CallExpression	gen_op_adcl_T0_T1 ( )		2179417	0					
ANR	2180814	Callee	gen_op_adcl_T0_T1		2179417	0					
ANR	2180815	Identifier	gen_op_adcl_T0_T1		2179417	0					
ANR	2180816	ArgumentList			2179417	1					
ANR	2180817	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	583:12:10022:10044	2179417	23	True				
ANR	2180818	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180819	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180820	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180821	ArgumentList	s		2179417	1					
ANR	2180822	Argument	s		2179417	0					
ANR	2180823	Identifier	s		2179417	0					
ANR	2180824	Argument	rd		2179417	1					
ANR	2180825	Identifier	rd		2179417	0					
ANR	2180826	BreakStatement	break ;	585:12:10059:10064	2179417	24	True				
ANR	2180827	Label	case 0x06 :	587:8:10075:10084	2179417	25	True				
ANR	2180828	IfStatement	if ( set_cc )		2179417	26					
ANR	2180829	Condition	set_cc	589:16:10103:10108	2179417	0	True				
ANR	2180830	Identifier	set_cc		2179417	0					
ANR	2180831	ExpressionStatement	gen_op_sbcl_T0_T1_cc ( )	591:16:10128:10150	2179417	1	True				
ANR	2180832	CallExpression	gen_op_sbcl_T0_T1_cc ( )		2179417	0					
ANR	2180833	Callee	gen_op_sbcl_T0_T1_cc		2179417	0					
ANR	2180834	Identifier	gen_op_sbcl_T0_T1_cc		2179417	0					
ANR	2180835	ArgumentList			2179417	1					
ANR	2180836	ElseStatement	else		2179417	0					
ANR	2180837	ExpressionStatement	gen_op_sbcl_T0_T1 ( )	595:16:10187:10206	2179417	0	True				
ANR	2180838	CallExpression	gen_op_sbcl_T0_T1 ( )		2179417	0					
ANR	2180839	Callee	gen_op_sbcl_T0_T1		2179417	0					
ANR	2180840	Identifier	gen_op_sbcl_T0_T1		2179417	0					
ANR	2180841	ArgumentList			2179417	1					
ANR	2180842	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	597:12:10221:10243	2179417	27	True				
ANR	2180843	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180844	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180845	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180846	ArgumentList	s		2179417	1					
ANR	2180847	Argument	s		2179417	0					
ANR	2180848	Identifier	s		2179417	0					
ANR	2180849	Argument	rd		2179417	1					
ANR	2180850	Identifier	rd		2179417	0					
ANR	2180851	BreakStatement	break ;	599:12:10258:10263	2179417	28	True				
ANR	2180852	Label	case 0x07 :	601:8:10274:10283	2179417	29	True				
ANR	2180853	IfStatement	if ( set_cc )		2179417	30					
ANR	2180854	Condition	set_cc	603:16:10302:10307	2179417	0	True				
ANR	2180855	Identifier	set_cc		2179417	0					
ANR	2180856	ExpressionStatement	gen_op_rscl_T0_T1_cc ( )	605:16:10327:10349	2179417	1	True				
ANR	2180857	CallExpression	gen_op_rscl_T0_T1_cc ( )		2179417	0					
ANR	2180858	Callee	gen_op_rscl_T0_T1_cc		2179417	0					
ANR	2180859	Identifier	gen_op_rscl_T0_T1_cc		2179417	0					
ANR	2180860	ArgumentList			2179417	1					
ANR	2180861	ElseStatement	else		2179417	0					
ANR	2180862	ExpressionStatement	gen_op_rscl_T0_T1 ( )	609:16:10386:10405	2179417	0	True				
ANR	2180863	CallExpression	gen_op_rscl_T0_T1 ( )		2179417	0					
ANR	2180864	Callee	gen_op_rscl_T0_T1		2179417	0					
ANR	2180865	Identifier	gen_op_rscl_T0_T1		2179417	0					
ANR	2180866	ArgumentList			2179417	1					
ANR	2180867	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	611:12:10420:10442	2179417	31	True				
ANR	2180868	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180869	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180870	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180871	ArgumentList	s		2179417	1					
ANR	2180872	Argument	s		2179417	0					
ANR	2180873	Identifier	s		2179417	0					
ANR	2180874	Argument	rd		2179417	1					
ANR	2180875	Identifier	rd		2179417	0					
ANR	2180876	BreakStatement	break ;	613:12:10457:10462	2179417	32	True				
ANR	2180877	Label	case 0x08 :	615:8:10473:10482	2179417	33	True				
ANR	2180878	IfStatement	if ( set_cc )		2179417	34					
ANR	2180879	Condition	set_cc	617:16:10501:10506	2179417	0	True				
ANR	2180880	Identifier	set_cc		2179417	0					
ANR	2180881	CompoundStatement		615:24:10447:10447	2179417	1					
ANR	2180882	ExpressionStatement	gen_op_andl_T0_T1 ( )	619:16:10528:10547	2179417	0	True				
ANR	2180883	CallExpression	gen_op_andl_T0_T1 ( )		2179417	0					
ANR	2180884	Callee	gen_op_andl_T0_T1		2179417	0					
ANR	2180885	Identifier	gen_op_andl_T0_T1		2179417	0					
ANR	2180886	ArgumentList			2179417	1					
ANR	2180887	ExpressionStatement	gen_op_logic_T0_cc ( )	621:16:10566:10586	2179417	1	True				
ANR	2180888	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2180889	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2180890	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2180891	ArgumentList			2179417	1					
ANR	2180892	BreakStatement	break ;	625:12:10616:10621	2179417	35	True				
ANR	2180893	Label	case 0x09 :	627:8:10632:10641	2179417	36	True				
ANR	2180894	IfStatement	if ( set_cc )		2179417	37					
ANR	2180895	Condition	set_cc	629:16:10660:10665	2179417	0	True				
ANR	2180896	Identifier	set_cc		2179417	0					
ANR	2180897	CompoundStatement		627:24:10606:10606	2179417	1					
ANR	2180898	ExpressionStatement	gen_op_xorl_T0_T1 ( )	631:16:10687:10706	2179417	0	True				
ANR	2180899	CallExpression	gen_op_xorl_T0_T1 ( )		2179417	0					
ANR	2180900	Callee	gen_op_xorl_T0_T1		2179417	0					
ANR	2180901	Identifier	gen_op_xorl_T0_T1		2179417	0					
ANR	2180902	ArgumentList			2179417	1					
ANR	2180903	ExpressionStatement	gen_op_logic_T0_cc ( )	633:16:10725:10745	2179417	1	True				
ANR	2180904	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2180905	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2180906	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2180907	ArgumentList			2179417	1					
ANR	2180908	BreakStatement	break ;	637:12:10775:10780	2179417	38	True				
ANR	2180909	Label	case 0x0a :	639:8:10791:10800	2179417	39	True				
ANR	2180910	IfStatement	if ( set_cc )		2179417	40					
ANR	2180911	Condition	set_cc	641:16:10819:10824	2179417	0	True				
ANR	2180912	Identifier	set_cc		2179417	0					
ANR	2180913	CompoundStatement		639:24:10765:10765	2179417	1					
ANR	2180914	ExpressionStatement	gen_op_subl_T0_T1_cc ( )	643:16:10846:10868	2179417	0	True				
ANR	2180915	CallExpression	gen_op_subl_T0_T1_cc ( )		2179417	0					
ANR	2180916	Callee	gen_op_subl_T0_T1_cc		2179417	0					
ANR	2180917	Identifier	gen_op_subl_T0_T1_cc		2179417	0					
ANR	2180918	ArgumentList			2179417	1					
ANR	2180919	BreakStatement	break ;	647:12:10898:10903	2179417	41	True				
ANR	2180920	Label	case 0x0b :	649:8:10914:10923	2179417	42	True				
ANR	2180921	IfStatement	if ( set_cc )		2179417	43					
ANR	2180922	Condition	set_cc	651:16:10942:10947	2179417	0	True				
ANR	2180923	Identifier	set_cc		2179417	0					
ANR	2180924	CompoundStatement		649:24:10888:10888	2179417	1					
ANR	2180925	ExpressionStatement	gen_op_addl_T0_T1_cc ( )	653:16:10969:10991	2179417	0	True				
ANR	2180926	CallExpression	gen_op_addl_T0_T1_cc ( )		2179417	0					
ANR	2180927	Callee	gen_op_addl_T0_T1_cc		2179417	0					
ANR	2180928	Identifier	gen_op_addl_T0_T1_cc		2179417	0					
ANR	2180929	ArgumentList			2179417	1					
ANR	2180930	BreakStatement	break ;	657:12:11021:11026	2179417	44	True				
ANR	2180931	Label	case 0x0c :	659:8:11037:11046	2179417	45	True				
ANR	2180932	ExpressionStatement	gen_op_orl_T0_T1 ( )	661:12:11061:11079	2179417	46	True				
ANR	2180933	CallExpression	gen_op_orl_T0_T1 ( )		2179417	0					
ANR	2180934	Callee	gen_op_orl_T0_T1		2179417	0					
ANR	2180935	Identifier	gen_op_orl_T0_T1		2179417	0					
ANR	2180936	ArgumentList			2179417	1					
ANR	2180937	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	663:12:11094:11116	2179417	47	True				
ANR	2180938	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2180939	Callee	gen_movl_reg_T0		2179417	0					
ANR	2180940	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2180941	ArgumentList	s		2179417	1					
ANR	2180942	Argument	s		2179417	0					
ANR	2180943	Identifier	s		2179417	0					
ANR	2180944	Argument	rd		2179417	1					
ANR	2180945	Identifier	rd		2179417	0					
ANR	2180946	IfStatement	if ( logic_cc )		2179417	48					
ANR	2180947	Condition	logic_cc	665:16:11135:11142	2179417	0	True				
ANR	2180948	Identifier	logic_cc		2179417	0					
ANR	2180949	ExpressionStatement	gen_op_logic_T0_cc ( )	667:16:11162:11182	2179417	1	True				
ANR	2180950	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2180951	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2180952	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2180953	ArgumentList			2179417	1					
ANR	2180954	BreakStatement	break ;	669:12:11197:11202	2179417	49	True				
ANR	2180955	Label	case 0x0d :	671:8:11213:11222	2179417	50	True				
ANR	2180956	IfStatement	if ( logic_cc && rd == 15 )		2179417	51					
ANR	2180957	Condition	logic_cc && rd == 15	673:16:11241:11260	2179417	0	True				
ANR	2180958	AndExpression	logic_cc && rd == 15		2179417	0		&&			
ANR	2180959	Identifier	logic_cc		2179417	0					
ANR	2180960	EqualityExpression	rd == 15		2179417	1		==			
ANR	2180961	Identifier	rd		2179417	0					
ANR	2180962	PrimaryExpression	15		2179417	1					
ANR	2180963	CompoundStatement		671:38:11201:11201	2179417	1					
ANR	2180964	IfStatement	if ( IS_USER ( s ) )		2179417	0					
ANR	2180965	Condition	IS_USER ( s )	677:20:11354:11363	2179417	0	True				
ANR	2180966	CallExpression	IS_USER ( s )		2179417	0					
ANR	2180967	Callee	IS_USER		2179417	0					
ANR	2180968	Identifier	IS_USER		2179417	0					
ANR	2180969	ArgumentList	s		2179417	1					
ANR	2180970	Argument	s		2179417	0					
ANR	2180971	Identifier	s		2179417	0					
ANR	2180972	GotoStatement	goto illegal_op ;	679:20:11387:11402	2179417	1	True				
ANR	2180973	Identifier	illegal_op		2179417	0					
ANR	2180974	ExpressionStatement	gen_op_movl_T0_T1 ( )	681:16:11421:11440	2179417	1	True				
ANR	2180975	CallExpression	gen_op_movl_T0_T1 ( )		2179417	0					
ANR	2180976	Callee	gen_op_movl_T0_T1		2179417	0					
ANR	2180977	Identifier	gen_op_movl_T0_T1		2179417	0					
ANR	2180978	ArgumentList			2179417	1					
ANR	2180979	ExpressionStatement	gen_exception_return ( s )	683:16:11459:11482	2179417	2	True				
ANR	2180980	CallExpression	gen_exception_return ( s )		2179417	0					
ANR	2180981	Callee	gen_exception_return		2179417	0					
ANR	2180982	Identifier	gen_exception_return		2179417	0					
ANR	2180983	ArgumentList	s		2179417	1					
ANR	2180984	Argument	s		2179417	0					
ANR	2180985	Identifier	s		2179417	0					
ANR	2180986	ElseStatement	else		2179417	0					
ANR	2180987	CompoundStatement		683:19:11442:11442	2179417	0					
ANR	2180988	ExpressionStatement	"gen_movl_reg_T1 ( s , rd )"	687:16:11523:11545	2179417	0	True				
ANR	2180989	CallExpression	"gen_movl_reg_T1 ( s , rd )"		2179417	0					
ANR	2180990	Callee	gen_movl_reg_T1		2179417	0					
ANR	2180991	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2180992	ArgumentList	s		2179417	1					
ANR	2180993	Argument	s		2179417	0					
ANR	2180994	Identifier	s		2179417	0					
ANR	2180995	Argument	rd		2179417	1					
ANR	2180996	Identifier	rd		2179417	0					
ANR	2180997	IfStatement	if ( logic_cc )		2179417	1					
ANR	2180998	Condition	logic_cc	689:20:11568:11575	2179417	0	True				
ANR	2180999	Identifier	logic_cc		2179417	0					
ANR	2181000	ExpressionStatement	gen_op_logic_T1_cc ( )	691:20:11599:11619	2179417	1	True				
ANR	2181001	CallExpression	gen_op_logic_T1_cc ( )		2179417	0					
ANR	2181002	Callee	gen_op_logic_T1_cc		2179417	0					
ANR	2181003	Identifier	gen_op_logic_T1_cc		2179417	0					
ANR	2181004	ArgumentList			2179417	1					
ANR	2181005	BreakStatement	break ;	695:12:11649:11654	2179417	52	True				
ANR	2181006	Label	case 0x0e :	697:8:11665:11674	2179417	53	True				
ANR	2181007	ExpressionStatement	gen_op_bicl_T0_T1 ( )	699:12:11689:11708	2179417	54	True				
ANR	2181008	CallExpression	gen_op_bicl_T0_T1 ( )		2179417	0					
ANR	2181009	Callee	gen_op_bicl_T0_T1		2179417	0					
ANR	2181010	Identifier	gen_op_bicl_T0_T1		2179417	0					
ANR	2181011	ArgumentList			2179417	1					
ANR	2181012	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	701:12:11723:11745	2179417	55	True				
ANR	2181013	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2181014	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181015	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181016	ArgumentList	s		2179417	1					
ANR	2181017	Argument	s		2179417	0					
ANR	2181018	Identifier	s		2179417	0					
ANR	2181019	Argument	rd		2179417	1					
ANR	2181020	Identifier	rd		2179417	0					
ANR	2181021	IfStatement	if ( logic_cc )		2179417	56					
ANR	2181022	Condition	logic_cc	703:16:11764:11771	2179417	0	True				
ANR	2181023	Identifier	logic_cc		2179417	0					
ANR	2181024	ExpressionStatement	gen_op_logic_T0_cc ( )	705:16:11791:11811	2179417	1	True				
ANR	2181025	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2181026	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2181027	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2181028	ArgumentList			2179417	1					
ANR	2181029	BreakStatement	break ;	707:12:11826:11831	2179417	57	True				
ANR	2181030	Label	default :	709:8:11842:11849	2179417	58	True				
ANR	2181031	Identifier	default		2179417	0					
ANR	2181032	Label	case 0x0f :	711:8:11860:11869	2179417	59	True				
ANR	2181033	ExpressionStatement	gen_op_notl_T1 ( )	713:12:11884:11900	2179417	60	True				
ANR	2181034	CallExpression	gen_op_notl_T1 ( )		2179417	0					
ANR	2181035	Callee	gen_op_notl_T1		2179417	0					
ANR	2181036	Identifier	gen_op_notl_T1		2179417	0					
ANR	2181037	ArgumentList			2179417	1					
ANR	2181038	ExpressionStatement	"gen_movl_reg_T1 ( s , rd )"	715:12:11915:11937	2179417	61	True				
ANR	2181039	CallExpression	"gen_movl_reg_T1 ( s , rd )"		2179417	0					
ANR	2181040	Callee	gen_movl_reg_T1		2179417	0					
ANR	2181041	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2181042	ArgumentList	s		2179417	1					
ANR	2181043	Argument	s		2179417	0					
ANR	2181044	Identifier	s		2179417	0					
ANR	2181045	Argument	rd		2179417	1					
ANR	2181046	Identifier	rd		2179417	0					
ANR	2181047	IfStatement	if ( logic_cc )		2179417	62					
ANR	2181048	Condition	logic_cc	717:16:11956:11963	2179417	0	True				
ANR	2181049	Identifier	logic_cc		2179417	0					
ANR	2181050	ExpressionStatement	gen_op_logic_T1_cc ( )	719:16:11983:12003	2179417	1	True				
ANR	2181051	CallExpression	gen_op_logic_T1_cc ( )		2179417	0					
ANR	2181052	Callee	gen_op_logic_T1_cc		2179417	0					
ANR	2181053	Identifier	gen_op_logic_T1_cc		2179417	0					
ANR	2181054	ArgumentList			2179417	1					
ANR	2181055	BreakStatement	break ;	721:12:12018:12023	2179417	63	True				
ANR	2181056	ElseStatement	else		2179417	0					
ANR	2181057	CompoundStatement		723:11:11986:11986	2179417	0					
ANR	2181058	ExpressionStatement	op1 = ( insn >> 24 ) & 0xf	729:8:12093:12117	2179417	0	True				
ANR	2181059	AssignmentExpression	op1 = ( insn >> 24 ) & 0xf		2179417	0		=			
ANR	2181060	Identifier	op1		2179417	0					
ANR	2181061	BitAndExpression	( insn >> 24 ) & 0xf		2179417	1		&			
ANR	2181062	ShiftExpression	insn >> 24		2179417	0		>>			
ANR	2181063	Identifier	insn		2179417	0					
ANR	2181064	PrimaryExpression	24		2179417	1					
ANR	2181065	PrimaryExpression	0xf		2179417	1					
ANR	2181066	SwitchStatement	switch ( op1 )		2179417	1					
ANR	2181067	Condition	op1	731:15:12135:12137	2179417	0	True				
ANR	2181068	Identifier	op1		2179417	0					
ANR	2181069	CompoundStatement		729:20:12078:12078	2179417	1					
ANR	2181070	Label	case 0x0 :	733:8:12151:12159	2179417	0	True				
ANR	2181071	Label	case 0x1 :	735:8:12170:12178	2179417	1	True				
ANR	2181072	ExpressionStatement	sh = ( insn >> 5 ) & 3	739:12:12242:12262	2179417	2	True				
ANR	2181073	AssignmentExpression	sh = ( insn >> 5 ) & 3		2179417	0		=			
ANR	2181074	Identifier	sh		2179417	0					
ANR	2181075	BitAndExpression	( insn >> 5 ) & 3		2179417	1		&			
ANR	2181076	ShiftExpression	insn >> 5		2179417	0		>>			
ANR	2181077	Identifier	insn		2179417	0					
ANR	2181078	PrimaryExpression	5		2179417	1					
ANR	2181079	PrimaryExpression	3		2179417	1					
ANR	2181080	IfStatement	if ( sh == 0 )		2179417	3					
ANR	2181081	Condition	sh == 0	741:16:12281:12287	2179417	0	True				
ANR	2181082	EqualityExpression	sh == 0		2179417	0		==			
ANR	2181083	Identifier	sh		2179417	0					
ANR	2181084	PrimaryExpression	0		2179417	1					
ANR	2181085	CompoundStatement		739:25:12228:12228	2179417	1					
ANR	2181086	IfStatement	if ( op1 == 0x0 )		2179417	0					
ANR	2181087	Condition	op1 == 0x0	743:20:12313:12322	2179417	0	True				
ANR	2181088	EqualityExpression	op1 == 0x0		2179417	0		==			
ANR	2181089	Identifier	op1		2179417	0					
ANR	2181090	PrimaryExpression	0x0		2179417	1					
ANR	2181091	CompoundStatement		741:32:12263:12263	2179417	1					
ANR	2181092	ExpressionStatement	rd = ( insn >> 16 ) & 0xf	745:20:12348:12371	2179417	0	True				
ANR	2181093	AssignmentExpression	rd = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2181094	Identifier	rd		2179417	0					
ANR	2181095	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2181096	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2181097	Identifier	insn		2179417	0					
ANR	2181098	PrimaryExpression	16		2179417	1					
ANR	2181099	PrimaryExpression	0xf		2179417	1					
ANR	2181100	ExpressionStatement	rn = ( insn >> 12 ) & 0xf	747:20:12394:12417	2179417	1	True				
ANR	2181101	AssignmentExpression	rn = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2181102	Identifier	rn		2179417	0					
ANR	2181103	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2181104	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2181105	Identifier	insn		2179417	0					
ANR	2181106	PrimaryExpression	12		2179417	1					
ANR	2181107	PrimaryExpression	0xf		2179417	1					
ANR	2181108	ExpressionStatement	rs = ( insn >> 8 ) & 0xf	749:20:12440:12462	2179417	2	True				
ANR	2181109	AssignmentExpression	rs = ( insn >> 8 ) & 0xf		2179417	0		=			
ANR	2181110	Identifier	rs		2179417	0					
ANR	2181111	BitAndExpression	( insn >> 8 ) & 0xf		2179417	1		&			
ANR	2181112	ShiftExpression	insn >> 8		2179417	0		>>			
ANR	2181113	Identifier	insn		2179417	0					
ANR	2181114	PrimaryExpression	8		2179417	1					
ANR	2181115	PrimaryExpression	0xf		2179417	1					
ANR	2181116	ExpressionStatement	rm = ( insn ) & 0xf	751:20:12485:12502	2179417	3	True				
ANR	2181117	AssignmentExpression	rm = ( insn ) & 0xf		2179417	0		=			
ANR	2181118	Identifier	rm		2179417	0					
ANR	2181119	CastExpression	( insn ) & 0xf		2179417	1					
ANR	2181120	CastTarget	insn		2179417	0					
ANR	2181121	UnaryOperationExpression	& 0xf		2179417	1					
ANR	2181122	UnaryOperator	&		2179417	0					
ANR	2181123	PrimaryExpression	0xf		2179417	1					
ANR	2181124	IfStatement	if ( ( ( insn >> 22 ) & 3 ) == 0 )		2179417	4					
ANR	2181125	Condition	( ( insn >> 22 ) & 3 ) == 0	753:24:12529:12551	2179417	0	True				
ANR	2181126	EqualityExpression	( ( insn >> 22 ) & 3 ) == 0		2179417	0		==			
ANR	2181127	BitAndExpression	( insn >> 22 ) & 3		2179417	0		&			
ANR	2181128	ShiftExpression	insn >> 22		2179417	0		>>			
ANR	2181129	Identifier	insn		2179417	0					
ANR	2181130	PrimaryExpression	22		2179417	1					
ANR	2181131	PrimaryExpression	3		2179417	1					
ANR	2181132	PrimaryExpression	0		2179417	1					
ANR	2181133	CompoundStatement		751:49:12492:12492	2179417	1					
ANR	2181134	ExpressionStatement	"gen_movl_T0_reg ( s , rs )"	757:24:12623:12645	2179417	0	True				
ANR	2181135	CallExpression	"gen_movl_T0_reg ( s , rs )"		2179417	0					
ANR	2181136	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181137	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181138	ArgumentList	s		2179417	1					
ANR	2181139	Argument	s		2179417	0					
ANR	2181140	Identifier	s		2179417	0					
ANR	2181141	Argument	rs		2179417	1					
ANR	2181142	Identifier	rs		2179417	0					
ANR	2181143	ExpressionStatement	"gen_movl_T1_reg ( s , rm )"	759:24:12672:12694	2179417	1	True				
ANR	2181144	CallExpression	"gen_movl_T1_reg ( s , rm )"		2179417	0					
ANR	2181145	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181146	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181147	ArgumentList	s		2179417	1					
ANR	2181148	Argument	s		2179417	0					
ANR	2181149	Identifier	s		2179417	0					
ANR	2181150	Argument	rm		2179417	1					
ANR	2181151	Identifier	rm		2179417	0					
ANR	2181152	ExpressionStatement	gen_op_mul_T0_T1 ( )	761:24:12721:12739	2179417	2	True				
ANR	2181153	CallExpression	gen_op_mul_T0_T1 ( )		2179417	0					
ANR	2181154	Callee	gen_op_mul_T0_T1		2179417	0					
ANR	2181155	Identifier	gen_op_mul_T0_T1		2179417	0					
ANR	2181156	ArgumentList			2179417	1					
ANR	2181157	IfStatement	if ( insn & ( 1 << 21 ) )		2179417	3					
ANR	2181158	Condition	insn & ( 1 << 21 )	763:28:12770:12785	2179417	0	True				
ANR	2181159	BitAndExpression	insn & ( 1 << 21 )		2179417	0		&			
ANR	2181160	Identifier	insn		2179417	0					
ANR	2181161	ShiftExpression	1 << 21		2179417	1		<<			
ANR	2181162	PrimaryExpression	1		2179417	0					
ANR	2181163	PrimaryExpression	21		2179417	1					
ANR	2181164	CompoundStatement		761:46:12726:12726	2179417	1					
ANR	2181165	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	765:28:12819:12841	2179417	0	True				
ANR	2181166	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2181167	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181168	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181169	ArgumentList	s		2179417	1					
ANR	2181170	Argument	s		2179417	0					
ANR	2181171	Identifier	s		2179417	0					
ANR	2181172	Argument	rn		2179417	1					
ANR	2181173	Identifier	rn		2179417	0					
ANR	2181174	ExpressionStatement	gen_op_addl_T0_T1 ( )	767:28:12872:12891	2179417	1	True				
ANR	2181175	CallExpression	gen_op_addl_T0_T1 ( )		2179417	0					
ANR	2181176	Callee	gen_op_addl_T0_T1		2179417	0					
ANR	2181177	Identifier	gen_op_addl_T0_T1		2179417	0					
ANR	2181178	ArgumentList			2179417	1					
ANR	2181179	IfStatement	if ( insn & ( 1 << 20 ) )		2179417	4					
ANR	2181180	Condition	insn & ( 1 << 20 )	771:28:12949:12964	2179417	0	True				
ANR	2181181	BitAndExpression	insn & ( 1 << 20 )		2179417	0		&			
ANR	2181182	Identifier	insn		2179417	0					
ANR	2181183	ShiftExpression	1 << 20		2179417	1		<<			
ANR	2181184	PrimaryExpression	1		2179417	0					
ANR	2181185	PrimaryExpression	20		2179417	1					
ANR	2181186	ExpressionStatement	gen_op_logic_T0_cc ( )	773:28:12997:13017	2179417	1	True				
ANR	2181187	CallExpression	gen_op_logic_T0_cc ( )		2179417	0					
ANR	2181188	Callee	gen_op_logic_T0_cc		2179417	0					
ANR	2181189	Identifier	gen_op_logic_T0_cc		2179417	0					
ANR	2181190	ArgumentList			2179417	1					
ANR	2181191	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	775:24:13044:13066	2179417	5	True				
ANR	2181192	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2181193	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181194	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181195	ArgumentList	s		2179417	1					
ANR	2181196	Argument	s		2179417	0					
ANR	2181197	Identifier	s		2179417	0					
ANR	2181198	Argument	rd		2179417	1					
ANR	2181199	Identifier	rd		2179417	0					
ANR	2181200	ElseStatement	else		2179417	0					
ANR	2181201	CompoundStatement		775:27:13034:13034	2179417	0					
ANR	2181202	ExpressionStatement	"gen_movl_T0_reg ( s , rs )"	781:24:13165:13187	2179417	0	True				
ANR	2181203	CallExpression	"gen_movl_T0_reg ( s , rs )"		2179417	0					
ANR	2181204	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181205	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181206	ArgumentList	s		2179417	1					
ANR	2181207	Argument	s		2179417	0					
ANR	2181208	Identifier	s		2179417	0					
ANR	2181209	Argument	rs		2179417	1					
ANR	2181210	Identifier	rs		2179417	0					
ANR	2181211	ExpressionStatement	"gen_movl_T1_reg ( s , rm )"	783:24:13214:13236	2179417	1	True				
ANR	2181212	CallExpression	"gen_movl_T1_reg ( s , rm )"		2179417	0					
ANR	2181213	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181214	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181215	ArgumentList	s		2179417	1					
ANR	2181216	Argument	s		2179417	0					
ANR	2181217	Identifier	s		2179417	0					
ANR	2181218	Argument	rm		2179417	1					
ANR	2181219	Identifier	rm		2179417	0					
ANR	2181220	IfStatement	if ( insn & ( 1 << 22 ) )		2179417	2					
ANR	2181221	Condition	insn & ( 1 << 22 )	785:28:13267:13282	2179417	0	True				
ANR	2181222	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2181223	Identifier	insn		2179417	0					
ANR	2181224	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2181225	PrimaryExpression	1		2179417	0					
ANR	2181226	PrimaryExpression	22		2179417	1					
ANR	2181227	ExpressionStatement	gen_op_imull_T0_T1 ( )	787:28:13315:13335	2179417	1	True				
ANR	2181228	CallExpression	gen_op_imull_T0_T1 ( )		2179417	0					
ANR	2181229	Callee	gen_op_imull_T0_T1		2179417	0					
ANR	2181230	Identifier	gen_op_imull_T0_T1		2179417	0					
ANR	2181231	ArgumentList			2179417	1					
ANR	2181232	ElseStatement	else		2179417	0					
ANR	2181233	ExpressionStatement	gen_op_mull_T0_T1 ( )	791:28:13396:13415	2179417	0	True				
ANR	2181234	CallExpression	gen_op_mull_T0_T1 ( )		2179417	0					
ANR	2181235	Callee	gen_op_mull_T0_T1		2179417	0					
ANR	2181236	Identifier	gen_op_mull_T0_T1		2179417	0					
ANR	2181237	ArgumentList			2179417	1					
ANR	2181238	IfStatement	if ( insn & ( 1 << 21 ) )		2179417	3					
ANR	2181239	Condition	insn & ( 1 << 21 )	793:28:13446:13461	2179417	0	True				
ANR	2181240	BitAndExpression	insn & ( 1 << 21 )		2179417	0		&			
ANR	2181241	Identifier	insn		2179417	0					
ANR	2181242	ShiftExpression	1 << 21		2179417	1		<<			
ANR	2181243	PrimaryExpression	1		2179417	0					
ANR	2181244	PrimaryExpression	21		2179417	1					
ANR	2181245	ExpressionStatement	"gen_op_addq_T0_T1 ( rn , rd )"	795:28:13515:13540	2179417	1	True				
ANR	2181246	CallExpression	"gen_op_addq_T0_T1 ( rn , rd )"		2179417	0					
ANR	2181247	Callee	gen_op_addq_T0_T1		2179417	0					
ANR	2181248	Identifier	gen_op_addq_T0_T1		2179417	0					
ANR	2181249	ArgumentList	rn		2179417	1					
ANR	2181250	Argument	rn		2179417	0					
ANR	2181251	Identifier	rn		2179417	0					
ANR	2181252	Argument	rd		2179417	1					
ANR	2181253	Identifier	rd		2179417	0					
ANR	2181254	IfStatement	if ( ! ( insn & ( 1 << 23 ) ) )		2179417	4					
ANR	2181255	Condition	! ( insn & ( 1 << 23 ) )	797:28:13571:13589	2179417	0	True				
ANR	2181256	UnaryOperationExpression	! ( insn & ( 1 << 23 ) )		2179417	0					
ANR	2181257	UnaryOperator	!		2179417	0					
ANR	2181258	BitAndExpression	insn & ( 1 << 23 )		2179417	1		&			
ANR	2181259	Identifier	insn		2179417	0					
ANR	2181260	ShiftExpression	1 << 23		2179417	1		<<			
ANR	2181261	PrimaryExpression	1		2179417	0					
ANR	2181262	PrimaryExpression	23		2179417	1					
ANR	2181263	CompoundStatement		795:49:13530:13530	2179417	1					
ANR	2181264	ExpressionStatement	ARCH ( 6 )	799:28:13647:13654	2179417	0	True				
ANR	2181265	CallExpression	ARCH ( 6 )		2179417	0					
ANR	2181266	Callee	ARCH		2179417	0					
ANR	2181267	Identifier	ARCH		2179417	0					
ANR	2181268	ArgumentList	6		2179417	1					
ANR	2181269	Argument	6		2179417	0					
ANR	2181270	PrimaryExpression	6		2179417	0					
ANR	2181271	ExpressionStatement	gen_op_addq_lo_T0_T1 ( rn )	801:28:13685:13709	2179417	1	True				
ANR	2181272	CallExpression	gen_op_addq_lo_T0_T1 ( rn )		2179417	0					
ANR	2181273	Callee	gen_op_addq_lo_T0_T1		2179417	0					
ANR	2181274	Identifier	gen_op_addq_lo_T0_T1		2179417	0					
ANR	2181275	ArgumentList	rn		2179417	1					
ANR	2181276	Argument	rn		2179417	0					
ANR	2181277	Identifier	rn		2179417	0					
ANR	2181278	ExpressionStatement	gen_op_addq_lo_T0_T1 ( rd )	803:28:13740:13764	2179417	2	True				
ANR	2181279	CallExpression	gen_op_addq_lo_T0_T1 ( rd )		2179417	0					
ANR	2181280	Callee	gen_op_addq_lo_T0_T1		2179417	0					
ANR	2181281	Identifier	gen_op_addq_lo_T0_T1		2179417	0					
ANR	2181282	ArgumentList	rd		2179417	1					
ANR	2181283	Argument	rd		2179417	0					
ANR	2181284	Identifier	rd		2179417	0					
ANR	2181285	IfStatement	if ( insn & ( 1 << 20 ) )		2179417	5					
ANR	2181286	Condition	insn & ( 1 << 20 )	807:28:13822:13837	2179417	0	True				
ANR	2181287	BitAndExpression	insn & ( 1 << 20 )		2179417	0		&			
ANR	2181288	Identifier	insn		2179417	0					
ANR	2181289	ShiftExpression	1 << 20		2179417	1		<<			
ANR	2181290	PrimaryExpression	1		2179417	0					
ANR	2181291	PrimaryExpression	20		2179417	1					
ANR	2181292	ExpressionStatement	gen_op_logicq_cc ( )	809:28:13870:13888	2179417	1	True				
ANR	2181293	CallExpression	gen_op_logicq_cc ( )		2179417	0					
ANR	2181294	Callee	gen_op_logicq_cc		2179417	0					
ANR	2181295	Identifier	gen_op_logicq_cc		2179417	0					
ANR	2181296	ArgumentList			2179417	1					
ANR	2181297	ExpressionStatement	"gen_movl_reg_T0 ( s , rn )"	811:24:13915:13937	2179417	6	True				
ANR	2181298	CallExpression	"gen_movl_reg_T0 ( s , rn )"		2179417	0					
ANR	2181299	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181300	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181301	ArgumentList	s		2179417	1					
ANR	2181302	Argument	s		2179417	0					
ANR	2181303	Identifier	s		2179417	0					
ANR	2181304	Argument	rn		2179417	1					
ANR	2181305	Identifier	rn		2179417	0					
ANR	2181306	ExpressionStatement	"gen_movl_reg_T1 ( s , rd )"	813:24:13964:13986	2179417	7	True				
ANR	2181307	CallExpression	"gen_movl_reg_T1 ( s , rd )"		2179417	0					
ANR	2181308	Callee	gen_movl_reg_T1		2179417	0					
ANR	2181309	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2181310	ArgumentList	s		2179417	1					
ANR	2181311	Argument	s		2179417	0					
ANR	2181312	Identifier	s		2179417	0					
ANR	2181313	Argument	rd		2179417	1					
ANR	2181314	Identifier	rd		2179417	0					
ANR	2181315	ElseStatement	else		2179417	0					
ANR	2181316	CompoundStatement		815:23:13973:13973	2179417	0					
ANR	2181317	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	819:20:14058:14081	2179417	0	True				
ANR	2181318	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2181319	Identifier	rn		2179417	0					
ANR	2181320	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2181321	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2181322	Identifier	insn		2179417	0					
ANR	2181323	PrimaryExpression	16		2179417	1					
ANR	2181324	PrimaryExpression	0xf		2179417	1					
ANR	2181325	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	821:20:14104:14127	2179417	1	True				
ANR	2181326	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2181327	Identifier	rd		2179417	0					
ANR	2181328	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2181329	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2181330	Identifier	insn		2179417	0					
ANR	2181331	PrimaryExpression	12		2179417	1					
ANR	2181332	PrimaryExpression	0xf		2179417	1					
ANR	2181333	IfStatement	if ( insn & ( 1 << 23 ) )		2179417	2					
ANR	2181334	Condition	insn & ( 1 << 23 )	823:24:14154:14169	2179417	0	True				
ANR	2181335	BitAndExpression	insn & ( 1 << 23 )		2179417	0		&			
ANR	2181336	Identifier	insn		2179417	0					
ANR	2181337	ShiftExpression	1 << 23		2179417	1		<<			
ANR	2181338	PrimaryExpression	1		2179417	0					
ANR	2181339	PrimaryExpression	23		2179417	1					
ANR	2181340	CompoundStatement		821:42:14110:14110	2179417	1					
ANR	2181341	GotoStatement	goto illegal_op ;	827:24:14251:14266	2179417	0	True				
ANR	2181342	Identifier	illegal_op		2179417	0					
ANR	2181343	ElseStatement	else		2179417	0					
ANR	2181344	CompoundStatement		827:27:14234:14234	2179417	0					
ANR	2181345	ExpressionStatement	rm = ( insn ) & 0xf	833:24:14370:14387	2179417	0	True				
ANR	2181346	AssignmentExpression	rm = ( insn ) & 0xf		2179417	0		=			
ANR	2181347	Identifier	rm		2179417	0					
ANR	2181348	CastExpression	( insn ) & 0xf		2179417	1					
ANR	2181349	CastTarget	insn		2179417	0					
ANR	2181350	UnaryOperationExpression	& 0xf		2179417	1					
ANR	2181351	UnaryOperator	&		2179417	0					
ANR	2181352	PrimaryExpression	0xf		2179417	1					
ANR	2181353	ExpressionStatement	"gen_movl_T0_reg ( s , rm )"	837:24:14440:14462	2179417	1	True				
ANR	2181354	CallExpression	"gen_movl_T0_reg ( s , rm )"		2179417	0					
ANR	2181355	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181356	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181357	ArgumentList	s		2179417	1					
ANR	2181358	Argument	s		2179417	0					
ANR	2181359	Identifier	s		2179417	0					
ANR	2181360	Argument	rm		2179417	1					
ANR	2181361	Identifier	rm		2179417	0					
ANR	2181362	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	839:24:14489:14511	2179417	2	True				
ANR	2181363	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2181364	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181365	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181366	ArgumentList	s		2179417	1					
ANR	2181367	Argument	s		2179417	0					
ANR	2181368	Identifier	s		2179417	0					
ANR	2181369	Argument	rn		2179417	1					
ANR	2181370	Identifier	rn		2179417	0					
ANR	2181371	IfStatement	if ( insn & ( 1 << 22 ) )		2179417	3					
ANR	2181372	Condition	insn & ( 1 << 22 )	841:28:14542:14557	2179417	0	True				
ANR	2181373	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2181374	Identifier	insn		2179417	0					
ANR	2181375	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2181376	PrimaryExpression	1		2179417	0					
ANR	2181377	PrimaryExpression	22		2179417	1					
ANR	2181378	CompoundStatement		839:46:14498:14498	2179417	1					
ANR	2181379	ExpressionStatement	"gen_ldst ( swpb , s )"	843:28:14591:14608	2179417	0	True				
ANR	2181380	CallExpression	"gen_ldst ( swpb , s )"		2179417	0					
ANR	2181381	Callee	gen_ldst		2179417	0					
ANR	2181382	Identifier	gen_ldst		2179417	0					
ANR	2181383	ArgumentList	swpb		2179417	1					
ANR	2181384	Argument	swpb		2179417	0					
ANR	2181385	Identifier	swpb		2179417	0					
ANR	2181386	Argument	s		2179417	1					
ANR	2181387	Identifier	s		2179417	0					
ANR	2181388	ElseStatement	else		2179417	0					
ANR	2181389	CompoundStatement		843:31:14580:14580	2179417	0					
ANR	2181390	ExpressionStatement	"gen_ldst ( swpl , s )"	847:28:14673:14690	2179417	0	True				
ANR	2181391	CallExpression	"gen_ldst ( swpl , s )"		2179417	0					
ANR	2181392	Callee	gen_ldst		2179417	0					
ANR	2181393	Identifier	gen_ldst		2179417	0					
ANR	2181394	ArgumentList	swpl		2179417	1					
ANR	2181395	Argument	swpl		2179417	0					
ANR	2181396	Identifier	swpl		2179417	0					
ANR	2181397	Argument	s		2179417	1					
ANR	2181398	Identifier	s		2179417	0					
ANR	2181399	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	851:24:14744:14766	2179417	4	True				
ANR	2181400	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2181401	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181402	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181403	ArgumentList	s		2179417	1					
ANR	2181404	Argument	s		2179417	0					
ANR	2181405	Identifier	s		2179417	0					
ANR	2181406	Argument	rd		2179417	1					
ANR	2181407	Identifier	rd		2179417	0					
ANR	2181408	ElseStatement	else		2179417	0					
ANR	2181409	CompoundStatement		857:16:14787:14805	2179417	0					
ANR	2181410	IdentifierDeclStatement	int address_offset ;	859:16:14849:14867	2179417	0	True				
ANR	2181411	IdentifierDecl	address_offset		2179417	0					
ANR	2181412	IdentifierDeclType	int		2179417	0					
ANR	2181413	Identifier	address_offset		2179417	1					
ANR	2181414	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	863:16:14925:14948	2179417	1	True				
ANR	2181415	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2181416	Identifier	rn		2179417	0					
ANR	2181417	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2181418	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2181419	Identifier	insn		2179417	0					
ANR	2181420	PrimaryExpression	16		2179417	1					
ANR	2181421	PrimaryExpression	0xf		2179417	1					
ANR	2181422	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	865:16:14967:14990	2179417	2	True				
ANR	2181423	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2181424	Identifier	rd		2179417	0					
ANR	2181425	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2181426	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2181427	Identifier	insn		2179417	0					
ANR	2181428	PrimaryExpression	12		2179417	1					
ANR	2181429	PrimaryExpression	0xf		2179417	1					
ANR	2181430	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	867:16:15009:15031	2179417	3	True				
ANR	2181431	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2181432	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181433	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181434	ArgumentList	s		2179417	1					
ANR	2181435	Argument	s		2179417	0					
ANR	2181436	Identifier	s		2179417	0					
ANR	2181437	Argument	rn		2179417	1					
ANR	2181438	Identifier	rn		2179417	0					
ANR	2181439	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	4					
ANR	2181440	Condition	insn & ( 1 << 24 )	869:20:15054:15069	2179417	0	True				
ANR	2181441	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2181442	Identifier	insn		2179417	0					
ANR	2181443	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2181444	PrimaryExpression	1		2179417	0					
ANR	2181445	PrimaryExpression	24		2179417	1					
ANR	2181446	ExpressionStatement	"gen_add_datah_offset ( s , insn , 0 )"	871:20:15093:15125	2179417	1	True				
ANR	2181447	CallExpression	"gen_add_datah_offset ( s , insn , 0 )"		2179417	0					
ANR	2181448	Callee	gen_add_datah_offset		2179417	0					
ANR	2181449	Identifier	gen_add_datah_offset		2179417	0					
ANR	2181450	ArgumentList	s		2179417	1					
ANR	2181451	Argument	s		2179417	0					
ANR	2181452	Identifier	s		2179417	0					
ANR	2181453	Argument	insn		2179417	1					
ANR	2181454	Identifier	insn		2179417	0					
ANR	2181455	Argument	0		2179417	2					
ANR	2181456	PrimaryExpression	0		2179417	0					
ANR	2181457	ExpressionStatement	address_offset = 0	873:16:15144:15162	2179417	5	True				
ANR	2181458	AssignmentExpression	address_offset = 0		2179417	0		=			
ANR	2181459	Identifier	address_offset		2179417	0					
ANR	2181460	PrimaryExpression	0		2179417	1					
ANR	2181461	IfStatement	if ( insn & ( 1 << 20 ) )		2179417	6					
ANR	2181462	Condition	insn & ( 1 << 20 )	875:20:15185:15200	2179417	0	True				
ANR	2181463	BitAndExpression	insn & ( 1 << 20 )		2179417	0		&			
ANR	2181464	Identifier	insn		2179417	0					
ANR	2181465	ShiftExpression	1 << 20		2179417	1		<<			
ANR	2181466	PrimaryExpression	1		2179417	0					
ANR	2181467	PrimaryExpression	20		2179417	1					
ANR	2181468	CompoundStatement		873:38:15141:15141	2179417	1					
ANR	2181469	SwitchStatement	switch ( sh )		2179417	0					
ANR	2181470	Condition	sh	879:27:15265:15266	2179417	0	True				
ANR	2181471	Identifier	sh		2179417	0					
ANR	2181472	CompoundStatement		877:31:15207:15207	2179417	1					
ANR	2181473	Label	case 1 :	881:20:15292:15298	2179417	0	True				
ANR	2181474	ExpressionStatement	"gen_ldst ( lduw , s )"	883:24:15325:15342	2179417	1	True				
ANR	2181475	CallExpression	"gen_ldst ( lduw , s )"		2179417	0					
ANR	2181476	Callee	gen_ldst		2179417	0					
ANR	2181477	Identifier	gen_ldst		2179417	0					
ANR	2181478	ArgumentList	lduw		2179417	1					
ANR	2181479	Argument	lduw		2179417	0					
ANR	2181480	Identifier	lduw		2179417	0					
ANR	2181481	Argument	s		2179417	1					
ANR	2181482	Identifier	s		2179417	0					
ANR	2181483	BreakStatement	break ;	885:24:15369:15374	2179417	2	True				
ANR	2181484	Label	case 2 :	887:20:15397:15403	2179417	3	True				
ANR	2181485	ExpressionStatement	"gen_ldst ( ldsb , s )"	889:24:15430:15447	2179417	4	True				
ANR	2181486	CallExpression	"gen_ldst ( ldsb , s )"		2179417	0					
ANR	2181487	Callee	gen_ldst		2179417	0					
ANR	2181488	Identifier	gen_ldst		2179417	0					
ANR	2181489	ArgumentList	ldsb		2179417	1					
ANR	2181490	Argument	ldsb		2179417	0					
ANR	2181491	Identifier	ldsb		2179417	0					
ANR	2181492	Argument	s		2179417	1					
ANR	2181493	Identifier	s		2179417	0					
ANR	2181494	BreakStatement	break ;	891:24:15474:15479	2179417	5	True				
ANR	2181495	Label	default :	893:20:15502:15509	2179417	6	True				
ANR	2181496	Identifier	default		2179417	0					
ANR	2181497	Label	case 3 :	895:20:15532:15538	2179417	7	True				
ANR	2181498	ExpressionStatement	"gen_ldst ( ldsw , s )"	897:24:15565:15582	2179417	8	True				
ANR	2181499	CallExpression	"gen_ldst ( ldsw , s )"		2179417	0					
ANR	2181500	Callee	gen_ldst		2179417	0					
ANR	2181501	Identifier	gen_ldst		2179417	0					
ANR	2181502	ArgumentList	ldsw		2179417	1					
ANR	2181503	Argument	ldsw		2179417	0					
ANR	2181504	Identifier	ldsw		2179417	0					
ANR	2181505	Argument	s		2179417	1					
ANR	2181506	Identifier	s		2179417	0					
ANR	2181507	BreakStatement	break ;	899:24:15609:15614	2179417	9	True				
ANR	2181508	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	903:20:15660:15682	2179417	1	True				
ANR	2181509	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2181510	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181511	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181512	ArgumentList	s		2179417	1					
ANR	2181513	Argument	s		2179417	0					
ANR	2181514	Identifier	s		2179417	0					
ANR	2181515	Argument	rd		2179417	1					
ANR	2181516	Identifier	rd		2179417	0					
ANR	2181517	ElseStatement	else		2179417	0					
ANR	2181518	IfStatement	if ( sh & 2 )		2179417	0					
ANR	2181519	Condition	sh & 2	905:27:15712:15717	2179417	0	True				
ANR	2181520	BitAndExpression	sh & 2		2179417	0		&			
ANR	2181521	Identifier	sh		2179417	0					
ANR	2181522	PrimaryExpression	2		2179417	1					
ANR	2181523	CompoundStatement		903:35:15658:15658	2179417	1					
ANR	2181524	IfStatement	if ( sh & 1 )		2179417	0					
ANR	2181525	Condition	sh & 1	909:24:15785:15790	2179417	0	True				
ANR	2181526	BitAndExpression	sh & 1		2179417	0		&			
ANR	2181527	Identifier	sh		2179417	0					
ANR	2181528	PrimaryExpression	1		2179417	1					
ANR	2181529	CompoundStatement		907:32:15731:15731	2179417	1					
ANR	2181530	ExpressionStatement	"gen_movl_T0_reg ( s , rd )"	913:24:15857:15879	2179417	0	True				
ANR	2181531	CallExpression	"gen_movl_T0_reg ( s , rd )"		2179417	0					
ANR	2181532	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181533	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181534	ArgumentList	s		2179417	1					
ANR	2181535	Argument	s		2179417	0					
ANR	2181536	Identifier	s		2179417	0					
ANR	2181537	Argument	rd		2179417	1					
ANR	2181538	Identifier	rd		2179417	0					
ANR	2181539	ExpressionStatement	"gen_ldst ( stl , s )"	915:24:15906:15922	2179417	1	True				
ANR	2181540	CallExpression	"gen_ldst ( stl , s )"		2179417	0					
ANR	2181541	Callee	gen_ldst		2179417	0					
ANR	2181542	Identifier	gen_ldst		2179417	0					
ANR	2181543	ArgumentList	stl		2179417	1					
ANR	2181544	Argument	stl		2179417	0					
ANR	2181545	Identifier	stl		2179417	0					
ANR	2181546	Argument	s		2179417	1					
ANR	2181547	Identifier	s		2179417	0					
ANR	2181548	ExpressionStatement	gen_op_addl_T1_im ( 4 )	917:24:15949:15969	2179417	2	True				
ANR	2181549	CallExpression	gen_op_addl_T1_im ( 4 )		2179417	0					
ANR	2181550	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2181551	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2181552	ArgumentList	4		2179417	1					
ANR	2181553	Argument	4		2179417	0					
ANR	2181554	PrimaryExpression	4		2179417	0					
ANR	2181555	ExpressionStatement	"gen_movl_T0_reg ( s , rd + 1 )"	919:24:15996:16022	2179417	3	True				
ANR	2181556	CallExpression	"gen_movl_T0_reg ( s , rd + 1 )"		2179417	0					
ANR	2181557	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181558	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181559	ArgumentList	s		2179417	1					
ANR	2181560	Argument	s		2179417	0					
ANR	2181561	Identifier	s		2179417	0					
ANR	2181562	Argument	rd + 1		2179417	1					
ANR	2181563	AdditiveExpression	rd + 1		2179417	0		+			
ANR	2181564	Identifier	rd		2179417	0					
ANR	2181565	PrimaryExpression	1		2179417	1					
ANR	2181566	ExpressionStatement	"gen_ldst ( stl , s )"	921:24:16049:16065	2179417	4	True				
ANR	2181567	CallExpression	"gen_ldst ( stl , s )"		2179417	0					
ANR	2181568	Callee	gen_ldst		2179417	0					
ANR	2181569	Identifier	gen_ldst		2179417	0					
ANR	2181570	ArgumentList	stl		2179417	1					
ANR	2181571	Argument	stl		2179417	0					
ANR	2181572	Identifier	stl		2179417	0					
ANR	2181573	Argument	s		2179417	1					
ANR	2181574	Identifier	s		2179417	0					
ANR	2181575	ElseStatement	else		2179417	0					
ANR	2181576	CompoundStatement		921:27:16033:16033	2179417	0					
ANR	2181577	ExpressionStatement	"gen_ldst ( ldl , s )"	927:24:16158:16174	2179417	0	True				
ANR	2181578	CallExpression	"gen_ldst ( ldl , s )"		2179417	0					
ANR	2181579	Callee	gen_ldst		2179417	0					
ANR	2181580	Identifier	gen_ldst		2179417	0					
ANR	2181581	ArgumentList	ldl		2179417	1					
ANR	2181582	Argument	ldl		2179417	0					
ANR	2181583	Identifier	ldl		2179417	0					
ANR	2181584	Argument	s		2179417	1					
ANR	2181585	Identifier	s		2179417	0					
ANR	2181586	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	929:24:16201:16223	2179417	1	True				
ANR	2181587	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2181588	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181589	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181590	ArgumentList	s		2179417	1					
ANR	2181591	Argument	s		2179417	0					
ANR	2181592	Identifier	s		2179417	0					
ANR	2181593	Argument	rd		2179417	1					
ANR	2181594	Identifier	rd		2179417	0					
ANR	2181595	ExpressionStatement	gen_op_addl_T1_im ( 4 )	931:24:16250:16270	2179417	2	True				
ANR	2181596	CallExpression	gen_op_addl_T1_im ( 4 )		2179417	0					
ANR	2181597	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2181598	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2181599	ArgumentList	4		2179417	1					
ANR	2181600	Argument	4		2179417	0					
ANR	2181601	PrimaryExpression	4		2179417	0					
ANR	2181602	ExpressionStatement	"gen_ldst ( ldl , s )"	933:24:16297:16313	2179417	3	True				
ANR	2181603	CallExpression	"gen_ldst ( ldl , s )"		2179417	0					
ANR	2181604	Callee	gen_ldst		2179417	0					
ANR	2181605	Identifier	gen_ldst		2179417	0					
ANR	2181606	ArgumentList	ldl		2179417	1					
ANR	2181607	Argument	ldl		2179417	0					
ANR	2181608	Identifier	ldl		2179417	0					
ANR	2181609	Argument	s		2179417	1					
ANR	2181610	Identifier	s		2179417	0					
ANR	2181611	ExpressionStatement	"gen_movl_reg_T0 ( s , rd + 1 )"	935:24:16340:16366	2179417	4	True				
ANR	2181612	CallExpression	"gen_movl_reg_T0 ( s , rd + 1 )"		2179417	0					
ANR	2181613	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181614	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181615	ArgumentList	s		2179417	1					
ANR	2181616	Argument	s		2179417	0					
ANR	2181617	Identifier	s		2179417	0					
ANR	2181618	Argument	rd + 1		2179417	1					
ANR	2181619	AdditiveExpression	rd + 1		2179417	0		+			
ANR	2181620	Identifier	rd		2179417	0					
ANR	2181621	PrimaryExpression	1		2179417	1					
ANR	2181622	ExpressionStatement	address_offset = - 4	939:20:16412:16431	2179417	1	True				
ANR	2181623	AssignmentExpression	address_offset = - 4		2179417	0		=			
ANR	2181624	Identifier	address_offset		2179417	0					
ANR	2181625	UnaryOperationExpression	- 4		2179417	1					
ANR	2181626	UnaryOperator	-		2179417	0					
ANR	2181627	PrimaryExpression	4		2179417	1					
ANR	2181628	ElseStatement	else		2179417	0					
ANR	2181629	CompoundStatement		939:23:16395:16395	2179417	0					
ANR	2181630	ExpressionStatement	"gen_movl_T0_reg ( s , rd )"	945:20:16513:16535	2179417	0	True				
ANR	2181631	CallExpression	"gen_movl_T0_reg ( s , rd )"		2179417	0					
ANR	2181632	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181633	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181634	ArgumentList	s		2179417	1					
ANR	2181635	Argument	s		2179417	0					
ANR	2181636	Identifier	s		2179417	0					
ANR	2181637	Argument	rd		2179417	1					
ANR	2181638	Identifier	rd		2179417	0					
ANR	2181639	ExpressionStatement	"gen_ldst ( stw , s )"	947:20:16558:16574	2179417	1	True				
ANR	2181640	CallExpression	"gen_ldst ( stw , s )"		2179417	0					
ANR	2181641	Callee	gen_ldst		2179417	0					
ANR	2181642	Identifier	gen_ldst		2179417	0					
ANR	2181643	ArgumentList	stw		2179417	1					
ANR	2181644	Argument	stw		2179417	0					
ANR	2181645	Identifier	stw		2179417	0					
ANR	2181646	Argument	s		2179417	1					
ANR	2181647	Identifier	s		2179417	0					
ANR	2181648	IfStatement	if ( ! ( insn & ( 1 << 24 ) ) )		2179417	7					
ANR	2181649	Condition	! ( insn & ( 1 << 24 ) )	951:20:16616:16634	2179417	0	True				
ANR	2181650	UnaryOperationExpression	! ( insn & ( 1 << 24 ) )		2179417	0					
ANR	2181651	UnaryOperator	!		2179417	0					
ANR	2181652	BitAndExpression	insn & ( 1 << 24 )		2179417	1		&			
ANR	2181653	Identifier	insn		2179417	0					
ANR	2181654	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2181655	PrimaryExpression	1		2179417	0					
ANR	2181656	PrimaryExpression	24		2179417	1					
ANR	2181657	CompoundStatement		949:41:16575:16575	2179417	1					
ANR	2181658	ExpressionStatement	"gen_add_datah_offset ( s , insn , address_offset )"	953:20:16660:16705	2179417	0	True				
ANR	2181659	CallExpression	"gen_add_datah_offset ( s , insn , address_offset )"		2179417	0					
ANR	2181660	Callee	gen_add_datah_offset		2179417	0					
ANR	2181661	Identifier	gen_add_datah_offset		2179417	0					
ANR	2181662	ArgumentList	s		2179417	1					
ANR	2181663	Argument	s		2179417	0					
ANR	2181664	Identifier	s		2179417	0					
ANR	2181665	Argument	insn		2179417	1					
ANR	2181666	Identifier	insn		2179417	0					
ANR	2181667	Argument	address_offset		2179417	2					
ANR	2181668	Identifier	address_offset		2179417	0					
ANR	2181669	ExpressionStatement	"gen_movl_reg_T1 ( s , rn )"	955:20:16728:16750	2179417	1	True				
ANR	2181670	CallExpression	"gen_movl_reg_T1 ( s , rn )"		2179417	0					
ANR	2181671	Callee	gen_movl_reg_T1		2179417	0					
ANR	2181672	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2181673	ArgumentList	s		2179417	1					
ANR	2181674	Argument	s		2179417	0					
ANR	2181675	Identifier	s		2179417	0					
ANR	2181676	Argument	rn		2179417	1					
ANR	2181677	Identifier	rn		2179417	0					
ANR	2181678	ElseStatement	else		2179417	0					
ANR	2181679	IfStatement	if ( insn & ( 1 << 21 ) )		2179417	0					
ANR	2181680	Condition	insn & ( 1 << 21 )	957:27:16780:16795	2179417	0	True				
ANR	2181681	BitAndExpression	insn & ( 1 << 21 )		2179417	0		&			
ANR	2181682	Identifier	insn		2179417	0					
ANR	2181683	ShiftExpression	1 << 21		2179417	1		<<			
ANR	2181684	PrimaryExpression	1		2179417	0					
ANR	2181685	PrimaryExpression	21		2179417	1					
ANR	2181686	CompoundStatement		955:45:16736:16736	2179417	1					
ANR	2181687	IfStatement	if ( address_offset )		2179417	0					
ANR	2181688	Condition	address_offset	959:24:16825:16838	2179417	0	True				
ANR	2181689	Identifier	address_offset		2179417	0					
ANR	2181690	ExpressionStatement	gen_op_addl_T1_im ( address_offset )	961:24:16866:16899	2179417	1	True				
ANR	2181691	CallExpression	gen_op_addl_T1_im ( address_offset )		2179417	0					
ANR	2181692	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2181693	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2181694	ArgumentList	address_offset		2179417	1					
ANR	2181695	Argument	address_offset		2179417	0					
ANR	2181696	Identifier	address_offset		2179417	0					
ANR	2181697	ExpressionStatement	"gen_movl_reg_T1 ( s , rn )"	963:20:16922:16944	2179417	1	True				
ANR	2181698	CallExpression	"gen_movl_reg_T1 ( s , rn )"		2179417	0					
ANR	2181699	Callee	gen_movl_reg_T1		2179417	0					
ANR	2181700	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2181701	ArgumentList	s		2179417	1					
ANR	2181702	Argument	s		2179417	0					
ANR	2181703	Identifier	s		2179417	0					
ANR	2181704	Argument	rn		2179417	1					
ANR	2181705	Identifier	rn		2179417	0					
ANR	2181706	BreakStatement	break ;	969:12:16993:16998	2179417	4	True				
ANR	2181707	Label	case 0x4 :	971:8:17009:17017	2179417	5	True				
ANR	2181708	Label	case 0x5 :	973:8:17028:17036	2179417	6	True				
ANR	2181709	Label	case 0x6 :	975:8:17047:17055	2179417	7	True				
ANR	2181710	Label	case 0x7 :	977:8:17066:17074	2179417	8	True				
ANR	2181711	ExpressionStatement	sh = ( 0xf << 20 ) | ( 0xf << 4 )	987:12:17260:17289	2179417	9	True				
ANR	2181712	AssignmentExpression	sh = ( 0xf << 20 ) | ( 0xf << 4 )		2179417	0		=			
ANR	2181713	Identifier	sh		2179417	0					
ANR	2181714	InclusiveOrExpression	( 0xf << 20 ) | ( 0xf << 4 )		2179417	1		|			
ANR	2181715	ShiftExpression	0xf << 20		2179417	0		<<			
ANR	2181716	PrimaryExpression	0xf		2179417	0					
ANR	2181717	PrimaryExpression	20		2179417	1					
ANR	2181718	ShiftExpression	0xf << 4		2179417	1		<<			
ANR	2181719	PrimaryExpression	0xf		2179417	0					
ANR	2181720	PrimaryExpression	4		2179417	1					
ANR	2181721	IfStatement	if ( op1 == 0x7 && ( ( insn & sh ) == sh ) )		2179417	10					
ANR	2181722	Condition	op1 == 0x7 && ( ( insn & sh ) == sh )	989:16:17308:17340	2179417	0	True				
ANR	2181723	AndExpression	op1 == 0x7 && ( ( insn & sh ) == sh )		2179417	0		&&			
ANR	2181724	EqualityExpression	op1 == 0x7		2179417	0		==			
ANR	2181725	Identifier	op1		2179417	0					
ANR	2181726	PrimaryExpression	0x7		2179417	1					
ANR	2181727	EqualityExpression	( insn & sh ) == sh		2179417	1		==			
ANR	2181728	BitAndExpression	insn & sh		2179417	0		&			
ANR	2181729	Identifier	insn		2179417	0					
ANR	2181730	Identifier	sh		2179417	1					
ANR	2181731	Identifier	sh		2179417	1					
ANR	2181732	CompoundStatement		989:12:17294:17294	2179417	1					
ANR	2181733	GotoStatement	goto illegal_op ;	993:16:17375:17390	2179417	0	True				
ANR	2181734	Identifier	illegal_op		2179417	0					
ANR	2181735	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	999:12:17460:17483	2179417	11	True				
ANR	2181736	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2181737	Identifier	rn		2179417	0					
ANR	2181738	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2181739	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2181740	Identifier	insn		2179417	0					
ANR	2181741	PrimaryExpression	16		2179417	1					
ANR	2181742	PrimaryExpression	0xf		2179417	1					
ANR	2181743	ExpressionStatement	rd = ( insn >> 12 ) & 0xf	1001:12:17498:17521	2179417	12	True				
ANR	2181744	AssignmentExpression	rd = ( insn >> 12 ) & 0xf		2179417	0		=			
ANR	2181745	Identifier	rd		2179417	0					
ANR	2181746	BitAndExpression	( insn >> 12 ) & 0xf		2179417	1		&			
ANR	2181747	ShiftExpression	insn >> 12		2179417	0		>>			
ANR	2181748	Identifier	insn		2179417	0					
ANR	2181749	PrimaryExpression	12		2179417	1					
ANR	2181750	PrimaryExpression	0xf		2179417	1					
ANR	2181751	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	1003:12:17536:17558	2179417	13	True				
ANR	2181752	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2181753	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181754	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181755	ArgumentList	s		2179417	1					
ANR	2181756	Argument	s		2179417	0					
ANR	2181757	Identifier	s		2179417	0					
ANR	2181758	Argument	rn		2179417	1					
ANR	2181759	Identifier	rn		2179417	0					
ANR	2181760	ExpressionStatement	i = ( IS_USER ( s ) || ( insn & 0x01200000 ) == 0x00200000 )	1005:12:17573:17626	2179417	14	True				
ANR	2181761	AssignmentExpression	i = ( IS_USER ( s ) || ( insn & 0x01200000 ) == 0x00200000 )		2179417	0		=			
ANR	2181762	Identifier	i		2179417	0					
ANR	2181763	OrExpression	IS_USER ( s ) || ( insn & 0x01200000 ) == 0x00200000		2179417	1		||			
ANR	2181764	CallExpression	IS_USER ( s )		2179417	0					
ANR	2181765	Callee	IS_USER		2179417	0					
ANR	2181766	Identifier	IS_USER		2179417	0					
ANR	2181767	ArgumentList	s		2179417	1					
ANR	2181768	Argument	s		2179417	0					
ANR	2181769	Identifier	s		2179417	0					
ANR	2181770	EqualityExpression	( insn & 0x01200000 ) == 0x00200000		2179417	1		==			
ANR	2181771	BitAndExpression	insn & 0x01200000		2179417	0		&			
ANR	2181772	Identifier	insn		2179417	0					
ANR	2181773	PrimaryExpression	0x01200000		2179417	1					
ANR	2181774	PrimaryExpression	0x00200000		2179417	1					
ANR	2181775	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	15					
ANR	2181776	Condition	insn & ( 1 << 24 )	1007:16:17645:17660	2179417	0	True				
ANR	2181777	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2181778	Identifier	insn		2179417	0					
ANR	2181779	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2181780	PrimaryExpression	1		2179417	0					
ANR	2181781	PrimaryExpression	24		2179417	1					
ANR	2181782	ExpressionStatement	"gen_add_data_offset ( s , insn )"	1009:16:17680:17708	2179417	1	True				
ANR	2181783	CallExpression	"gen_add_data_offset ( s , insn )"		2179417	0					
ANR	2181784	Callee	gen_add_data_offset		2179417	0					
ANR	2181785	Identifier	gen_add_data_offset		2179417	0					
ANR	2181786	ArgumentList	s		2179417	1					
ANR	2181787	Argument	s		2179417	0					
ANR	2181788	Identifier	s		2179417	0					
ANR	2181789	Argument	insn		2179417	1					
ANR	2181790	Identifier	insn		2179417	0					
ANR	2181791	IfStatement	if ( insn & ( 1 << 20 ) )		2179417	16					
ANR	2181792	Condition	insn & ( 1 << 20 )	1011:16:17727:17742	2179417	0	True				
ANR	2181793	BitAndExpression	insn & ( 1 << 20 )		2179417	0		&			
ANR	2181794	Identifier	insn		2179417	0					
ANR	2181795	ShiftExpression	1 << 20		2179417	1		<<			
ANR	2181796	PrimaryExpression	1		2179417	0					
ANR	2181797	PrimaryExpression	20		2179417	1					
ANR	2181798	CompoundStatement		1009:34:17683:17683	2179417	1					
ANR	2181799	IfStatement	if ( insn & ( 1 << 22 ) )		2179417	0					
ANR	2181800	Condition	insn & ( 1 << 22 )	1018:20:17828:17843	2179417	0	True				
ANR	2181801	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2181802	Identifier	insn		2179417	0					
ANR	2181803	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2181804	PrimaryExpression	1		2179417	0					
ANR	2181805	PrimaryExpression	22		2179417	1					
ANR	2181806	ExpressionStatement	gen_op_ldub_raw ( )	1020:20:17867:17884	2179417	1	True				
ANR	2181807	CallExpression	gen_op_ldub_raw ( )		2179417	0					
ANR	2181808	Callee	gen_op_ldub_raw		2179417	0					
ANR	2181809	Identifier	gen_op_ldub_raw		2179417	0					
ANR	2181810	ArgumentList			2179417	1					
ANR	2181811	ElseStatement	else		2179417	0					
ANR	2181812	ExpressionStatement	gen_op_ldl_raw ( )	1024:20:17929:17945	2179417	0	True				
ANR	2181813	CallExpression	gen_op_ldl_raw ( )		2179417	0					
ANR	2181814	Callee	gen_op_ldl_raw		2179417	0					
ANR	2181815	Identifier	gen_op_ldl_raw		2179417	0					
ANR	2181816	ArgumentList			2179417	1					
ANR	2181817	IfStatement	if ( rd == 15 )		2179417	1					
ANR	2181818	Condition	rd == 15	1052:20:18359:18366	2179417	0	True				
ANR	2181819	EqualityExpression	rd == 15		2179417	0		==			
ANR	2181820	Identifier	rd		2179417	0					
ANR	2181821	PrimaryExpression	15		2179417	1					
ANR	2181822	ExpressionStatement	gen_bx ( s )	1054:20:18390:18399	2179417	1	True				
ANR	2181823	CallExpression	gen_bx ( s )		2179417	0					
ANR	2181824	Callee	gen_bx		2179417	0					
ANR	2181825	Identifier	gen_bx		2179417	0					
ANR	2181826	ArgumentList	s		2179417	1					
ANR	2181827	Argument	s		2179417	0					
ANR	2181828	Identifier	s		2179417	0					
ANR	2181829	ElseStatement	else		2179417	0					
ANR	2181830	ExpressionStatement	"gen_movl_reg_T0 ( s , rd )"	1058:20:18444:18466	2179417	0	True				
ANR	2181831	CallExpression	"gen_movl_reg_T0 ( s , rd )"		2179417	0					
ANR	2181832	Callee	gen_movl_reg_T0		2179417	0					
ANR	2181833	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2181834	ArgumentList	s		2179417	1					
ANR	2181835	Argument	s		2179417	0					
ANR	2181836	Identifier	s		2179417	0					
ANR	2181837	Argument	rd		2179417	1					
ANR	2181838	Identifier	rd		2179417	0					
ANR	2181839	ElseStatement	else		2179417	0					
ANR	2181840	CompoundStatement		1058:19:18426:18426	2179417	0					
ANR	2181841	ExpressionStatement	"gen_movl_T0_reg ( s , rd )"	1064:16:18536:18558	2179417	0	True				
ANR	2181842	CallExpression	"gen_movl_T0_reg ( s , rd )"		2179417	0					
ANR	2181843	Callee	gen_movl_T0_reg		2179417	0					
ANR	2181844	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2181845	ArgumentList	s		2179417	1					
ANR	2181846	Argument	s		2179417	0					
ANR	2181847	Identifier	s		2179417	0					
ANR	2181848	Argument	rd		2179417	1					
ANR	2181849	Identifier	rd		2179417	0					
ANR	2181850	IfStatement	if ( insn & ( 1 << 22 ) )		2179417	1					
ANR	2181851	Condition	insn & ( 1 << 22 )	1068:20:18612:18627	2179417	0	True				
ANR	2181852	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2181853	Identifier	insn		2179417	0					
ANR	2181854	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2181855	PrimaryExpression	1		2179417	0					
ANR	2181856	PrimaryExpression	22		2179417	1					
ANR	2181857	ExpressionStatement	gen_op_stb_raw ( )	1070:20:18651:18667	2179417	1	True				
ANR	2181858	CallExpression	gen_op_stb_raw ( )		2179417	0					
ANR	2181859	Callee	gen_op_stb_raw		2179417	0					
ANR	2181860	Identifier	gen_op_stb_raw		2179417	0					
ANR	2181861	ArgumentList			2179417	1					
ANR	2181862	ElseStatement	else		2179417	0					
ANR	2181863	ExpressionStatement	gen_op_stl_raw ( )	1074:20:18712:18728	2179417	0	True				
ANR	2181864	CallExpression	gen_op_stl_raw ( )		2179417	0					
ANR	2181865	Callee	gen_op_stl_raw		2179417	0					
ANR	2181866	Identifier	gen_op_stl_raw		2179417	0					
ANR	2181867	ArgumentList			2179417	1					
ANR	2181868	IfStatement	if ( ! ( insn & ( 1 << 24 ) ) )		2179417	17					
ANR	2181869	Condition	! ( insn & ( 1 << 24 ) )	1104:16:19151:19169	2179417	0	True				
ANR	2181870	UnaryOperationExpression	! ( insn & ( 1 << 24 ) )		2179417	0					
ANR	2181871	UnaryOperator	!		2179417	0					
ANR	2181872	BitAndExpression	insn & ( 1 << 24 )		2179417	1		&			
ANR	2181873	Identifier	insn		2179417	0					
ANR	2181874	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2181875	PrimaryExpression	1		2179417	0					
ANR	2181876	PrimaryExpression	24		2179417	1					
ANR	2181877	CompoundStatement		1102:37:19110:19110	2179417	1					
ANR	2181878	ExpressionStatement	"gen_add_data_offset ( s , insn )"	1106:16:19191:19219	2179417	0	True				
ANR	2181879	CallExpression	"gen_add_data_offset ( s , insn )"		2179417	0					
ANR	2181880	Callee	gen_add_data_offset		2179417	0					
ANR	2181881	Identifier	gen_add_data_offset		2179417	0					
ANR	2181882	ArgumentList	s		2179417	1					
ANR	2181883	Argument	s		2179417	0					
ANR	2181884	Identifier	s		2179417	0					
ANR	2181885	Argument	insn		2179417	1					
ANR	2181886	Identifier	insn		2179417	0					
ANR	2181887	ExpressionStatement	"gen_movl_reg_T1 ( s , rn )"	1108:16:19238:19260	2179417	1	True				
ANR	2181888	CallExpression	"gen_movl_reg_T1 ( s , rn )"		2179417	0					
ANR	2181889	Callee	gen_movl_reg_T1		2179417	0					
ANR	2181890	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2181891	ArgumentList	s		2179417	1					
ANR	2181892	Argument	s		2179417	0					
ANR	2181893	Identifier	s		2179417	0					
ANR	2181894	Argument	rn		2179417	1					
ANR	2181895	Identifier	rn		2179417	0					
ANR	2181896	ElseStatement	else		2179417	0					
ANR	2181897	IfStatement	if ( insn & ( 1 << 21 ) )		2179417	0					
ANR	2181898	Condition	insn & ( 1 << 21 )	1110:23:19286:19301	2179417	0	True				
ANR	2181899	BitAndExpression	insn & ( 1 << 21 )		2179417	0		&			
ANR	2181900	Identifier	insn		2179417	0					
ANR	2181901	ShiftExpression	1 << 21		2179417	1		<<			
ANR	2181902	PrimaryExpression	1		2179417	0					
ANR	2181903	PrimaryExpression	21		2179417	1					
ANR	2181904	ExpressionStatement	"gen_movl_reg_T1 ( s , rn )"	1112:16:19321:19343	2179417	1	True				
ANR	2181905	CallExpression	"gen_movl_reg_T1 ( s , rn )"		2179417	0					
ANR	2181906	Callee	gen_movl_reg_T1		2179417	0					
ANR	2181907	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2181908	ArgumentList	s		2179417	1					
ANR	2181909	Argument	s		2179417	0					
ANR	2181910	Identifier	s		2179417	0					
ANR	2181911	Argument	rn		2179417	1					
ANR	2181912	Identifier	rn		2179417	0					
ANR	2181913	CompoundStatement		1110:40:19283:19283	2179417	18					
ANR	2181914	BreakStatement	break ;	1116:12:19375:19380	2179417	19	True				
ANR	2181915	Label	case 0x08 :	1118:8:19391:19400	2179417	20	True				
ANR	2181916	Label	case 0x09 :	1120:8:19411:19420	2179417	21	True				
ANR	2181917	CompoundStatement		1122:16:19392:19419	2179417	22					
ANR	2181918	IdentifierDeclStatement	"int j , n , user , loaded_base ;"	1124:16:19454:19481	2179417	0	True				
ANR	2181919	IdentifierDecl	j		2179417	0					
ANR	2181920	IdentifierDeclType	int		2179417	0					
ANR	2181921	Identifier	j		2179417	1					
ANR	2181922	IdentifierDecl	n		2179417	1					
ANR	2181923	IdentifierDeclType	int		2179417	0					
ANR	2181924	Identifier	n		2179417	1					
ANR	2181925	IdentifierDecl	user		2179417	2					
ANR	2181926	IdentifierDeclType	int		2179417	0					
ANR	2181927	Identifier	user		2179417	1					
ANR	2181928	IdentifierDecl	loaded_base		2179417	3					
ANR	2181929	IdentifierDeclType	int		2179417	0					
ANR	2181930	Identifier	loaded_base		2179417	1					
ANR	2181931	ExpressionStatement	user = 0	1130:16:19610:19618	2179417	1	True				
ANR	2181932	AssignmentExpression	user = 0		2179417	0		=			
ANR	2181933	Identifier	user		2179417	0					
ANR	2181934	PrimaryExpression	0		2179417	1					
ANR	2181935	IfStatement	if ( insn & ( 1 << 22 ) )		2179417	2					
ANR	2181936	Condition	insn & ( 1 << 22 )	1132:20:19641:19656	2179417	0	True				
ANR	2181937	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2181938	Identifier	insn		2179417	0					
ANR	2181939	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2181940	PrimaryExpression	1		2179417	0					
ANR	2181941	PrimaryExpression	22		2179417	1					
ANR	2181942	CompoundStatement		1130:38:19597:19597	2179417	1					
ANR	2181943	IfStatement	if ( IS_USER ( s ) )		2179417	0					
ANR	2181944	Condition	IS_USER ( s )	1134:24:19686:19695	2179417	0	True				
ANR	2181945	CallExpression	IS_USER ( s )		2179417	0					
ANR	2181946	Callee	IS_USER		2179417	0					
ANR	2181947	Identifier	IS_USER		2179417	0					
ANR	2181948	ArgumentList	s		2179417	1					
ANR	2181949	Argument	s		2179417	0					
ANR	2181950	Identifier	s		2179417	0					
ANR	2181951	GotoStatement	goto illegal_op ;	1136:24:19723:19738	2179417	1	True				
ANR	2181952	Identifier	illegal_op		2179417	0					
ANR	2181953	IfStatement	if ( ( insn & ( 1 << 15 ) ) == 0 )		2179417	1					
ANR	2181954	Condition	( insn & ( 1 << 15 ) ) == 0	1140:24:19804:19826	2179417	0	True				
ANR	2181955	EqualityExpression	( insn & ( 1 << 15 ) ) == 0		2179417	0		==			
ANR	2181956	BitAndExpression	insn & ( 1 << 15 )		2179417	0		&			
ANR	2181957	Identifier	insn		2179417	0					
ANR	2181958	ShiftExpression	1 << 15		2179417	1		<<			
ANR	2181959	PrimaryExpression	1		2179417	0					
ANR	2181960	PrimaryExpression	15		2179417	1					
ANR	2181961	PrimaryExpression	0		2179417	1					
ANR	2181962	ExpressionStatement	user = 1	1142:24:19854:19862	2179417	1	True				
ANR	2181963	AssignmentExpression	user = 1		2179417	0		=			
ANR	2181964	Identifier	user		2179417	0					
ANR	2181965	PrimaryExpression	1		2179417	1					
ANR	2181966	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1146:16:19900:19923	2179417	3	True				
ANR	2181967	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2179417	0		=			
ANR	2181968	Identifier	rn		2179417	0					
ANR	2181969	BitAndExpression	( insn >> 16 ) & 0xf		2179417	1		&			
ANR	2181970	ShiftExpression	insn >> 16		2179417	0		>>			
ANR	2181971	Identifier	insn		2179417	0					
ANR	2181972	PrimaryExpression	16		2179417	1					
ANR	2181973	PrimaryExpression	0xf		2179417	1					
ANR	2181974	ExpressionStatement	"gen_movl_T1_reg ( s , rn )"	1148:16:19942:19964	2179417	4	True				
ANR	2181975	CallExpression	"gen_movl_T1_reg ( s , rn )"		2179417	0					
ANR	2181976	Callee	gen_movl_T1_reg		2179417	0					
ANR	2181977	Identifier	gen_movl_T1_reg		2179417	0					
ANR	2181978	ArgumentList	s		2179417	1					
ANR	2181979	Argument	s		2179417	0					
ANR	2181980	Identifier	s		2179417	0					
ANR	2181981	Argument	rn		2179417	1					
ANR	2181982	Identifier	rn		2179417	0					
ANR	2181983	ExpressionStatement	loaded_base = 0	1154:16:20043:20058	2179417	5	True				
ANR	2181984	AssignmentExpression	loaded_base = 0		2179417	0		=			
ANR	2181985	Identifier	loaded_base		2179417	0					
ANR	2181986	PrimaryExpression	0		2179417	1					
ANR	2181987	ExpressionStatement	n = 0	1156:16:20077:20082	2179417	6	True				
ANR	2181988	AssignmentExpression	n = 0		2179417	0		=			
ANR	2181989	Identifier	n		2179417	0					
ANR	2181990	PrimaryExpression	0		2179417	1					
ANR	2181991	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2179417	7					
ANR	2181992	ForInit	i = 0 ;	1158:20:20105:20108	2179417	0	True				
ANR	2181993	AssignmentExpression	i = 0		2179417	0		=			
ANR	2181994	Identifier	i		2179417	0					
ANR	2181995	PrimaryExpression	0		2179417	1					
ANR	2181996	Condition	i < 16	1158:24:20109:20112	2179417	1	True				
ANR	2181997	RelationalExpression	i < 16		2179417	0		<			
ANR	2181998	Identifier	i		2179417	0					
ANR	2181999	PrimaryExpression	16		2179417	1					
ANR	2182000	PostIncDecOperationExpression	i ++	1158:29:20114:20116	2179417	2	True				
ANR	2182001	Identifier	i		2179417	0					
ANR	2182002	IncDec	++		2179417	1					
ANR	2182003	CompoundStatement		1156:34:20057:20057	2179417	3					
ANR	2182004	IfStatement	if ( insn & ( 1 << i ) )		2179417	0					
ANR	2182005	Condition	insn & ( 1 << i )	1160:24:20146:20160	2179417	0	True				
ANR	2182006	BitAndExpression	insn & ( 1 << i )		2179417	0		&			
ANR	2182007	Identifier	insn		2179417	0					
ANR	2182008	ShiftExpression	1 << i		2179417	1		<<			
ANR	2182009	PrimaryExpression	1		2179417	0					
ANR	2182010	Identifier	i		2179417	1					
ANR	2182011	ExpressionStatement	n ++	1162:24:20188:20191	2179417	1	True				
ANR	2182012	PostIncDecOperationExpression	n ++		2179417	0					
ANR	2182013	Identifier	n		2179417	0					
ANR	2182014	IncDec	++		2179417	1					
ANR	2182015	IfStatement	if ( insn & ( 1 << 23 ) )		2179417	8					
ANR	2182016	Condition	insn & ( 1 << 23 )	1168:20:20288:20303	2179417	0	True				
ANR	2182017	BitAndExpression	insn & ( 1 << 23 )		2179417	0		&			
ANR	2182018	Identifier	insn		2179417	0					
ANR	2182019	ShiftExpression	1 << 23		2179417	1		<<			
ANR	2182020	PrimaryExpression	1		2179417	0					
ANR	2182021	PrimaryExpression	23		2179417	1					
ANR	2182022	CompoundStatement		1166:38:20244:20244	2179417	1					
ANR	2182023	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	0					
ANR	2182024	Condition	insn & ( 1 << 24 )	1170:24:20333:20348	2179417	0	True				
ANR	2182025	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2182026	Identifier	insn		2179417	0					
ANR	2182027	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2182028	PrimaryExpression	1		2179417	0					
ANR	2182029	PrimaryExpression	24		2179417	1					
ANR	2182030	CompoundStatement		1168:42:20289:20289	2179417	1					
ANR	2182031	ExpressionStatement	gen_op_addl_T1_im ( 4 )	1174:24:20423:20443	2179417	0	True				
ANR	2182032	CallExpression	gen_op_addl_T1_im ( 4 )		2179417	0					
ANR	2182033	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182034	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182035	ArgumentList	4		2179417	1					
ANR	2182036	Argument	4		2179417	0					
ANR	2182037	PrimaryExpression	4		2179417	0					
ANR	2182038	ElseStatement	else		2179417	0					
ANR	2182039	CompoundStatement		1174:27:20411:20411	2179417	0					
ANR	2182040	ElseStatement	else		2179417	0					
ANR	2182041	CompoundStatement		1180:23:20506:20506	2179417	0					
ANR	2182042	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	0					
ANR	2182043	Condition	insn & ( 1 << 24 )	1184:24:20595:20610	2179417	0	True				
ANR	2182044	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2182045	Identifier	insn		2179417	0					
ANR	2182046	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2182047	PrimaryExpression	1		2179417	0					
ANR	2182048	PrimaryExpression	24		2179417	1					
ANR	2182049	CompoundStatement		1182:42:20551:20551	2179417	1					
ANR	2182050	ExpressionStatement	gen_op_addl_T1_im ( - ( n * 4 ) )	1188:24:20685:20712	2179417	0	True				
ANR	2182051	CallExpression	gen_op_addl_T1_im ( - ( n * 4 ) )		2179417	0					
ANR	2182052	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182053	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182054	ArgumentList	- ( n * 4 )		2179417	1					
ANR	2182055	Argument	- ( n * 4 )		2179417	0					
ANR	2182056	UnaryOperationExpression	- ( n * 4 )		2179417	0					
ANR	2182057	UnaryOperator	-		2179417	0					
ANR	2182058	MultiplicativeExpression	n * 4		2179417	1		*			
ANR	2182059	Identifier	n		2179417	0					
ANR	2182060	PrimaryExpression	4		2179417	1					
ANR	2182061	ElseStatement	else		2179417	0					
ANR	2182062	CompoundStatement		1188:27:20680:20680	2179417	0					
ANR	2182063	IfStatement	if ( n != 1 )		2179417	0					
ANR	2182064	Condition	n != 1	1194:28:20819:20824	2179417	0	True				
ANR	2182065	EqualityExpression	n != 1		2179417	0		!=			
ANR	2182066	Identifier	n		2179417	0					
ANR	2182067	PrimaryExpression	1		2179417	1					
ANR	2182068	ExpressionStatement	gen_op_addl_T1_im ( - ( ( n - 1 ) * 4 ) )	1196:28:20856:20889	2179417	1	True				
ANR	2182069	CallExpression	gen_op_addl_T1_im ( - ( ( n - 1 ) * 4 ) )		2179417	0					
ANR	2182070	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182071	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182072	ArgumentList	- ( ( n - 1 ) * 4 )		2179417	1					
ANR	2182073	Argument	- ( ( n - 1 ) * 4 )		2179417	0					
ANR	2182074	UnaryOperationExpression	- ( ( n - 1 ) * 4 )		2179417	0					
ANR	2182075	UnaryOperator	-		2179417	0					
ANR	2182076	MultiplicativeExpression	( n - 1 ) * 4		2179417	1		*			
ANR	2182077	AdditiveExpression	n - 1		2179417	0		-			
ANR	2182078	Identifier	n		2179417	0					
ANR	2182079	PrimaryExpression	1		2179417	1					
ANR	2182080	PrimaryExpression	4		2179417	1					
ANR	2182081	ExpressionStatement	j = 0	1202:16:20950:20955	2179417	9	True				
ANR	2182082	AssignmentExpression	j = 0		2179417	0		=			
ANR	2182083	Identifier	j		2179417	0					
ANR	2182084	PrimaryExpression	0		2179417	1					
ANR	2182085	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2179417	10					
ANR	2182086	ForInit	i = 0 ;	1204:20:20978:20981	2179417	0	True				
ANR	2182087	AssignmentExpression	i = 0		2179417	0		=			
ANR	2182088	Identifier	i		2179417	0					
ANR	2182089	PrimaryExpression	0		2179417	1					
ANR	2182090	Condition	i < 16	1204:24:20982:20985	2179417	1	True				
ANR	2182091	RelationalExpression	i < 16		2179417	0		<			
ANR	2182092	Identifier	i		2179417	0					
ANR	2182093	PrimaryExpression	16		2179417	1					
ANR	2182094	PostIncDecOperationExpression	i ++	1204:29:20987:20989	2179417	2	True				
ANR	2182095	Identifier	i		2179417	0					
ANR	2182096	IncDec	++		2179417	1					
ANR	2182097	CompoundStatement		1202:34:20930:20930	2179417	3					
ANR	2182098	IfStatement	if ( insn & ( 1 << i ) )		2179417	0					
ANR	2182099	Condition	insn & ( 1 << i )	1206:24:21019:21033	2179417	0	True				
ANR	2182100	BitAndExpression	insn & ( 1 << i )		2179417	0		&			
ANR	2182101	Identifier	insn		2179417	0					
ANR	2182102	ShiftExpression	1 << i		2179417	1		<<			
ANR	2182103	PrimaryExpression	1		2179417	0					
ANR	2182104	Identifier	i		2179417	1					
ANR	2182105	CompoundStatement		1204:41:20974:20974	2179417	1					
ANR	2182106	IfStatement	if ( insn & ( 1 << 20 ) )		2179417	0					
ANR	2182107	Condition	insn & ( 1 << 20 )	1208:28:21067:21082	2179417	0	True				
ANR	2182108	BitAndExpression	insn & ( 1 << 20 )		2179417	0		&			
ANR	2182109	Identifier	insn		2179417	0					
ANR	2182110	ShiftExpression	1 << 20		2179417	1		<<			
ANR	2182111	PrimaryExpression	1		2179417	0					
ANR	2182112	PrimaryExpression	20		2179417	1					
ANR	2182113	CompoundStatement		1206:46:21023:21023	2179417	1					
ANR	2182114	ExpressionStatement	"gen_ldst ( ldl , s )"	1212:28:21156:21172	2179417	0	True				
ANR	2182115	CallExpression	"gen_ldst ( ldl , s )"		2179417	0					
ANR	2182116	Callee	gen_ldst		2179417	0					
ANR	2182117	Identifier	gen_ldst		2179417	0					
ANR	2182118	ArgumentList	ldl		2179417	1					
ANR	2182119	Argument	ldl		2179417	0					
ANR	2182120	Identifier	ldl		2179417	0					
ANR	2182121	Argument	s		2179417	1					
ANR	2182122	Identifier	s		2179417	0					
ANR	2182123	IfStatement	if ( i == 15 )		2179417	1					
ANR	2182124	Condition	i == 15	1214:32:21207:21213	2179417	0	True				
ANR	2182125	EqualityExpression	i == 15		2179417	0		==			
ANR	2182126	Identifier	i		2179417	0					
ANR	2182127	PrimaryExpression	15		2179417	1					
ANR	2182128	CompoundStatement		1212:41:21154:21154	2179417	1					
ANR	2182129	ExpressionStatement	gen_bx ( s )	1216:32:21251:21260	2179417	0	True				
ANR	2182130	CallExpression	gen_bx ( s )		2179417	0					
ANR	2182131	Callee	gen_bx		2179417	0					
ANR	2182132	Identifier	gen_bx		2179417	0					
ANR	2182133	ArgumentList	s		2179417	1					
ANR	2182134	Argument	s		2179417	0					
ANR	2182135	Identifier	s		2179417	0					
ANR	2182136	ElseStatement	else		2179417	0					
ANR	2182137	IfStatement	if ( user )		2179417	0					
ANR	2182138	Condition	user	1218:39:21302:21305	2179417	0	True				
ANR	2182139	Identifier	user		2179417	0					
ANR	2182140	CompoundStatement		1216:45:21246:21246	2179417	1					
ANR	2182141	ExpressionStatement	gen_op_movl_user_T0 ( i )	1220:32:21343:21365	2179417	0	True				
ANR	2182142	CallExpression	gen_op_movl_user_T0 ( i )		2179417	0					
ANR	2182143	Callee	gen_op_movl_user_T0		2179417	0					
ANR	2182144	Identifier	gen_op_movl_user_T0		2179417	0					
ANR	2182145	ArgumentList	i		2179417	1					
ANR	2182146	Argument	i		2179417	0					
ANR	2182147	Identifier	i		2179417	0					
ANR	2182148	ElseStatement	else		2179417	0					
ANR	2182149	IfStatement	if ( i == rn )		2179417	0					
ANR	2182150	Condition	i == rn	1222:39:21407:21413	2179417	0	True				
ANR	2182151	EqualityExpression	i == rn		2179417	0		==			
ANR	2182152	Identifier	i		2179417	0					
ANR	2182153	Identifier	rn		2179417	1					
ANR	2182154	CompoundStatement		1220:48:21354:21354	2179417	1					
ANR	2182155	ExpressionStatement	gen_op_movl_T2_T0 ( )	1224:32:21451:21470	2179417	0	True				
ANR	2182156	CallExpression	gen_op_movl_T2_T0 ( )		2179417	0					
ANR	2182157	Callee	gen_op_movl_T2_T0		2179417	0					
ANR	2182158	Identifier	gen_op_movl_T2_T0		2179417	0					
ANR	2182159	ArgumentList			2179417	1					
ANR	2182160	ExpressionStatement	loaded_base = 1	1226:32:21505:21520	2179417	1	True				
ANR	2182161	AssignmentExpression	loaded_base = 1		2179417	0		=			
ANR	2182162	Identifier	loaded_base		2179417	0					
ANR	2182163	PrimaryExpression	1		2179417	1					
ANR	2182164	ElseStatement	else		2179417	0					
ANR	2182165	CompoundStatement		1226:35:21496:21496	2179417	0					
ANR	2182166	ExpressionStatement	"gen_movl_reg_T0 ( s , i )"	1230:32:21593:21614	2179417	0	True				
ANR	2182167	CallExpression	"gen_movl_reg_T0 ( s , i )"		2179417	0					
ANR	2182168	Callee	gen_movl_reg_T0		2179417	0					
ANR	2182169	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2182170	ArgumentList	s		2179417	1					
ANR	2182171	Argument	s		2179417	0					
ANR	2182172	Identifier	s		2179417	0					
ANR	2182173	Argument	i		2179417	1					
ANR	2182174	Identifier	i		2179417	0					
ANR	2182175	ElseStatement	else		2179417	0					
ANR	2182176	CompoundStatement		1232:31:21617:21617	2179417	0					
ANR	2182177	IfStatement	if ( i == 15 )		2179417	0					
ANR	2182178	Condition	i == 15	1238:32:21755:21761	2179417	0	True				
ANR	2182179	EqualityExpression	i == 15		2179417	0		==			
ANR	2182180	Identifier	i		2179417	0					
ANR	2182181	PrimaryExpression	15		2179417	1					
ANR	2182182	CompoundStatement		1236:41:21702:21702	2179417	1					
ANR	2182183	ExpressionStatement	val = ( long ) s -> pc + 8	1242:32:21866:21887	2179417	0	True				
ANR	2182184	AssignmentExpression	val = ( long ) s -> pc + 8		2179417	0		=			
ANR	2182185	Identifier	val		2179417	0					
ANR	2182186	AdditiveExpression	( long ) s -> pc + 8		2179417	1		+			
ANR	2182187	CastExpression	( long ) s -> pc		2179417	0					
ANR	2182188	CastTarget	long		2179417	0					
ANR	2182189	PtrMemberAccess	s -> pc		2179417	1					
ANR	2182190	Identifier	s		2179417	0					
ANR	2182191	Identifier	pc		2179417	1					
ANR	2182192	PrimaryExpression	8		2179417	1					
ANR	2182193	ExpressionStatement	gen_op_movl_TN_im [ 0 ] ( val )	1244:32:21922:21947	2179417	1	True				
ANR	2182194	CallExpression	gen_op_movl_TN_im [ 0 ] ( val )		2179417	0					
ANR	2182195	Callee	gen_op_movl_TN_im [ 0 ]		2179417	0					
ANR	2182196	ArrayIndexing	gen_op_movl_TN_im [ 0 ]		2179417	0					
ANR	2182197	Identifier	gen_op_movl_TN_im		2179417	0					
ANR	2182198	PrimaryExpression	0		2179417	1					
ANR	2182199	ArgumentList	val		2179417	1					
ANR	2182200	Argument	val		2179417	0					
ANR	2182201	Identifier	val		2179417	0					
ANR	2182202	ElseStatement	else		2179417	0					
ANR	2182203	IfStatement	if ( user )		2179417	0					
ANR	2182204	Condition	user	1246:39:21989:21992	2179417	0	True				
ANR	2182205	Identifier	user		2179417	0					
ANR	2182206	CompoundStatement		1244:45:21933:21933	2179417	1					
ANR	2182207	ExpressionStatement	gen_op_movl_T0_user ( i )	1248:32:22030:22052	2179417	0	True				
ANR	2182208	CallExpression	gen_op_movl_T0_user ( i )		2179417	0					
ANR	2182209	Callee	gen_op_movl_T0_user		2179417	0					
ANR	2182210	Identifier	gen_op_movl_T0_user		2179417	0					
ANR	2182211	ArgumentList	i		2179417	1					
ANR	2182212	Argument	i		2179417	0					
ANR	2182213	Identifier	i		2179417	0					
ANR	2182214	ElseStatement	else		2179417	0					
ANR	2182215	CompoundStatement		1248:35:22028:22028	2179417	0					
ANR	2182216	ExpressionStatement	"gen_movl_T0_reg ( s , i )"	1252:32:22125:22146	2179417	0	True				
ANR	2182217	CallExpression	"gen_movl_T0_reg ( s , i )"		2179417	0					
ANR	2182218	Callee	gen_movl_T0_reg		2179417	0					
ANR	2182219	Identifier	gen_movl_T0_reg		2179417	0					
ANR	2182220	ArgumentList	s		2179417	1					
ANR	2182221	Argument	s		2179417	0					
ANR	2182222	Identifier	s		2179417	0					
ANR	2182223	Argument	i		2179417	1					
ANR	2182224	Identifier	i		2179417	0					
ANR	2182225	ExpressionStatement	"gen_ldst ( stl , s )"	1256:28:22208:22224	2179417	1	True				
ANR	2182226	CallExpression	"gen_ldst ( stl , s )"		2179417	0					
ANR	2182227	Callee	gen_ldst		2179417	0					
ANR	2182228	Identifier	gen_ldst		2179417	0					
ANR	2182229	ArgumentList	stl		2179417	1					
ANR	2182230	Argument	stl		2179417	0					
ANR	2182231	Identifier	stl		2179417	0					
ANR	2182232	Argument	s		2179417	1					
ANR	2182233	Identifier	s		2179417	0					
ANR	2182234	ExpressionStatement	j ++	1260:24:22278:22281	2179417	1	True				
ANR	2182235	PostIncDecOperationExpression	j ++		2179417	0					
ANR	2182236	Identifier	j		2179417	0					
ANR	2182237	IncDec	++		2179417	1					
ANR	2182238	IfStatement	if ( j != n )		2179417	2					
ANR	2182239	Condition	j != n	1264:28:22382:22387	2179417	0	True				
ANR	2182240	EqualityExpression	j != n		2179417	0		!=			
ANR	2182241	Identifier	j		2179417	0					
ANR	2182242	Identifier	n		2179417	1					
ANR	2182243	ExpressionStatement	gen_op_addl_T1_im ( 4 )	1266:28:22419:22439	2179417	1	True				
ANR	2182244	CallExpression	gen_op_addl_T1_im ( 4 )		2179417	0					
ANR	2182245	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182246	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182247	ArgumentList	4		2179417	1					
ANR	2182248	Argument	4		2179417	0					
ANR	2182249	PrimaryExpression	4		2179417	0					
ANR	2182250	IfStatement	if ( insn & ( 1 << 21 ) )		2179417	11					
ANR	2182251	Condition	insn & ( 1 << 21 )	1272:20:22504:22519	2179417	0	True				
ANR	2182252	BitAndExpression	insn & ( 1 << 21 )		2179417	0		&			
ANR	2182253	Identifier	insn		2179417	0					
ANR	2182254	ShiftExpression	1 << 21		2179417	1		<<			
ANR	2182255	PrimaryExpression	1		2179417	0					
ANR	2182256	PrimaryExpression	21		2179417	1					
ANR	2182257	CompoundStatement		1270:38:22460:22460	2179417	1					
ANR	2182258	IfStatement	if ( insn & ( 1 << 23 ) )		2179417	0					
ANR	2182259	Condition	insn & ( 1 << 23 )	1276:24:22587:22602	2179417	0	True				
ANR	2182260	BitAndExpression	insn & ( 1 << 23 )		2179417	0		&			
ANR	2182261	Identifier	insn		2179417	0					
ANR	2182262	ShiftExpression	1 << 23		2179417	1		<<			
ANR	2182263	PrimaryExpression	1		2179417	0					
ANR	2182264	PrimaryExpression	23		2179417	1					
ANR	2182265	CompoundStatement		1274:42:22543:22543	2179417	1					
ANR	2182266	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	0					
ANR	2182267	Condition	insn & ( 1 << 24 )	1278:28:22636:22651	2179417	0	True				
ANR	2182268	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2182269	Identifier	insn		2179417	0					
ANR	2182270	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2182271	PrimaryExpression	1		2179417	0					
ANR	2182272	PrimaryExpression	24		2179417	1					
ANR	2182273	CompoundStatement		1276:46:22592:22592	2179417	1					
ANR	2182274	ElseStatement	else		2179417	0					
ANR	2182275	CompoundStatement		1280:31:22675:22675	2179417	0					
ANR	2182276	ExpressionStatement	gen_op_addl_T1_im ( 4 )	1286:28:22818:22838	2179417	0	True				
ANR	2182277	CallExpression	gen_op_addl_T1_im ( 4 )		2179417	0					
ANR	2182278	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182279	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182280	ArgumentList	4		2179417	1					
ANR	2182281	Argument	4		2179417	0					
ANR	2182282	PrimaryExpression	4		2179417	0					
ANR	2182283	ElseStatement	else		2179417	0					
ANR	2182284	CompoundStatement		1288:27:22833:22833	2179417	0					
ANR	2182285	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	0					
ANR	2182286	Condition	insn & ( 1 << 24 )	1292:28:22926:22941	2179417	0	True				
ANR	2182287	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2182288	Identifier	insn		2179417	0					
ANR	2182289	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2182290	PrimaryExpression	1		2179417	0					
ANR	2182291	PrimaryExpression	24		2179417	1					
ANR	2182292	CompoundStatement		1290:46:22882:22882	2179417	1					
ANR	2182293	IfStatement	if ( n != 1 )		2179417	0					
ANR	2182294	Condition	n != 1	1296:32:23028:23033	2179417	0	True				
ANR	2182295	EqualityExpression	n != 1		2179417	0		!=			
ANR	2182296	Identifier	n		2179417	0					
ANR	2182297	PrimaryExpression	1		2179417	1					
ANR	2182298	ExpressionStatement	gen_op_addl_T1_im ( - ( ( n - 1 ) * 4 ) )	1298:32:23069:23102	2179417	1	True				
ANR	2182299	CallExpression	gen_op_addl_T1_im ( - ( ( n - 1 ) * 4 ) )		2179417	0					
ANR	2182300	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182301	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182302	ArgumentList	- ( ( n - 1 ) * 4 )		2179417	1					
ANR	2182303	Argument	- ( ( n - 1 ) * 4 )		2179417	0					
ANR	2182304	UnaryOperationExpression	- ( ( n - 1 ) * 4 )		2179417	0					
ANR	2182305	UnaryOperator	-		2179417	0					
ANR	2182306	MultiplicativeExpression	( n - 1 ) * 4		2179417	1		*			
ANR	2182307	AdditiveExpression	n - 1		2179417	0		-			
ANR	2182308	Identifier	n		2179417	0					
ANR	2182309	PrimaryExpression	1		2179417	1					
ANR	2182310	PrimaryExpression	4		2179417	1					
ANR	2182311	ElseStatement	else		2179417	0					
ANR	2182312	CompoundStatement		1298:31:23074:23074	2179417	0					
ANR	2182313	ExpressionStatement	gen_op_addl_T1_im ( - ( n * 4 ) )	1304:28:23217:23244	2179417	0	True				
ANR	2182314	CallExpression	gen_op_addl_T1_im ( - ( n * 4 ) )		2179417	0					
ANR	2182315	Callee	gen_op_addl_T1_im		2179417	0					
ANR	2182316	Identifier	gen_op_addl_T1_im		2179417	0					
ANR	2182317	ArgumentList	- ( n * 4 )		2179417	1					
ANR	2182318	Argument	- ( n * 4 )		2179417	0					
ANR	2182319	UnaryOperationExpression	- ( n * 4 )		2179417	0					
ANR	2182320	UnaryOperator	-		2179417	0					
ANR	2182321	MultiplicativeExpression	n * 4		2179417	1		*			
ANR	2182322	Identifier	n		2179417	0					
ANR	2182323	PrimaryExpression	4		2179417	1					
ANR	2182324	ExpressionStatement	"gen_movl_reg_T1 ( s , rn )"	1310:20:23317:23339	2179417	1	True				
ANR	2182325	CallExpression	"gen_movl_reg_T1 ( s , rn )"		2179417	0					
ANR	2182326	Callee	gen_movl_reg_T1		2179417	0					
ANR	2182327	Identifier	gen_movl_reg_T1		2179417	0					
ANR	2182328	ArgumentList	s		2179417	1					
ANR	2182329	Argument	s		2179417	0					
ANR	2182330	Identifier	s		2179417	0					
ANR	2182331	Argument	rn		2179417	1					
ANR	2182332	Identifier	rn		2179417	0					
ANR	2182333	IfStatement	if ( loaded_base )		2179417	12					
ANR	2182334	Condition	loaded_base	1314:20:23381:23391	2179417	0	True				
ANR	2182335	Identifier	loaded_base		2179417	0					
ANR	2182336	CompoundStatement		1312:33:23332:23332	2179417	1					
ANR	2182337	ExpressionStatement	gen_op_movl_T0_T2 ( )	1316:20:23417:23436	2179417	0	True				
ANR	2182338	CallExpression	gen_op_movl_T0_T2 ( )		2179417	0					
ANR	2182339	Callee	gen_op_movl_T0_T2		2179417	0					
ANR	2182340	Identifier	gen_op_movl_T0_T2		2179417	0					
ANR	2182341	ArgumentList			2179417	1					
ANR	2182342	ExpressionStatement	"gen_movl_reg_T0 ( s , rn )"	1318:20:23459:23481	2179417	1	True				
ANR	2182343	CallExpression	"gen_movl_reg_T0 ( s , rn )"		2179417	0					
ANR	2182344	Callee	gen_movl_reg_T0		2179417	0					
ANR	2182345	Identifier	gen_movl_reg_T0		2179417	0					
ANR	2182346	ArgumentList	s		2179417	1					
ANR	2182347	Argument	s		2179417	0					
ANR	2182348	Identifier	s		2179417	0					
ANR	2182349	Argument	rn		2179417	1					
ANR	2182350	Identifier	rn		2179417	0					
ANR	2182351	IfStatement	if ( ( insn & ( 1 << 22 ) ) && ! user )		2179417	13					
ANR	2182352	Condition	( insn & ( 1 << 22 ) ) && ! user	1322:20:23523:23549	2179417	0	True				
ANR	2182353	AndExpression	( insn & ( 1 << 22 ) ) && ! user		2179417	0		&&			
ANR	2182354	BitAndExpression	insn & ( 1 << 22 )		2179417	0		&			
ANR	2182355	Identifier	insn		2179417	0					
ANR	2182356	ShiftExpression	1 << 22		2179417	1		<<			
ANR	2182357	PrimaryExpression	1		2179417	0					
ANR	2182358	PrimaryExpression	22		2179417	1					
ANR	2182359	UnaryOperationExpression	! user		2179417	1					
ANR	2182360	UnaryOperator	!		2179417	0					
ANR	2182361	Identifier	user		2179417	1					
ANR	2182362	CompoundStatement		1320:49:23490:23490	2179417	1					
ANR	2182363	ExpressionStatement	gen_op_movl_T0_spsr ( )	1326:20:23627:23648	2179417	0	True				
ANR	2182364	CallExpression	gen_op_movl_T0_spsr ( )		2179417	0					
ANR	2182365	Callee	gen_op_movl_T0_spsr		2179417	0					
ANR	2182366	Identifier	gen_op_movl_T0_spsr		2179417	0					
ANR	2182367	ArgumentList			2179417	1					
ANR	2182368	ExpressionStatement	gen_op_movl_cpsr_T0 ( 0xffffffff )	1328:20:23671:23702	2179417	1	True				
ANR	2182369	CallExpression	gen_op_movl_cpsr_T0 ( 0xffffffff )		2179417	0					
ANR	2182370	Callee	gen_op_movl_cpsr_T0		2179417	0					
ANR	2182371	Identifier	gen_op_movl_cpsr_T0		2179417	0					
ANR	2182372	ArgumentList	0xffffffff		2179417	1					
ANR	2182373	Argument	0xffffffff		2179417	0					
ANR	2182374	PrimaryExpression	0xffffffff		2179417	0					
ANR	2182375	ExpressionStatement	s -> is_jmp = DISAS_UPDATE	1330:20:23725:23749	2179417	2	True				
ANR	2182376	AssignmentExpression	s -> is_jmp = DISAS_UPDATE		2179417	0		=			
ANR	2182377	PtrMemberAccess	s -> is_jmp		2179417	0					
ANR	2182378	Identifier	s		2179417	0					
ANR	2182379	Identifier	is_jmp		2179417	1					
ANR	2182380	Identifier	DISAS_UPDATE		2179417	1					
ANR	2182381	BreakStatement	break ;	1336:12:23798:23803	2179417	23	True				
ANR	2182382	Label	case 0xa :	1338:8:23814:23822	2179417	24	True				
ANR	2182383	Label	case 0xb :	1340:8:23833:23841	2179417	25	True				
ANR	2182384	CompoundStatement		1342:16:23813:23827	2179417	26					
ANR	2182385	IdentifierDeclStatement	int32_t offset ;	1344:16:23875:23889	2179417	0	True				
ANR	2182386	IdentifierDecl	offset		2179417	0					
ANR	2182387	IdentifierDeclType	int32_t		2179417	0					
ANR	2182388	Identifier	offset		2179417	1					
ANR	2182389	ExpressionStatement	val = ( int32_t ) s -> pc	1350:16:23967:23987	2179417	1	True				
ANR	2182390	AssignmentExpression	val = ( int32_t ) s -> pc		2179417	0		=			
ANR	2182391	Identifier	val		2179417	0					
ANR	2182392	CastExpression	( int32_t ) s -> pc		2179417	1					
ANR	2182393	CastTarget	int32_t		2179417	0					
ANR	2182394	PtrMemberAccess	s -> pc		2179417	1					
ANR	2182395	Identifier	s		2179417	0					
ANR	2182396	Identifier	pc		2179417	1					
ANR	2182397	IfStatement	if ( insn & ( 1 << 24 ) )		2179417	2					
ANR	2182398	Condition	insn & ( 1 << 24 )	1352:20:24010:24025	2179417	0	True				
ANR	2182399	BitAndExpression	insn & ( 1 << 24 )		2179417	0		&			
ANR	2182400	Identifier	insn		2179417	0					
ANR	2182401	ShiftExpression	1 << 24		2179417	1		<<			
ANR	2182402	PrimaryExpression	1		2179417	0					
ANR	2182403	PrimaryExpression	24		2179417	1					
ANR	2182404	CompoundStatement		1350:38:23966:23966	2179417	1					
ANR	2182405	ExpressionStatement	gen_op_movl_T0_im ( val )	1354:20:24051:24073	2179417	0	True				
ANR	2182406	CallExpression	gen_op_movl_T0_im ( val )		2179417	0					
ANR	2182407	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2182408	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2182409	ArgumentList	val		2179417	1					
ANR	2182410	Argument	val		2179417	0					
ANR	2182411	Identifier	val		2179417	0					
ANR	2182412	ExpressionStatement	gen_op_movl_reg_TN [ 0 ] [ 14 ] ( )	1356:20:24096:24123	2179417	1	True				
ANR	2182413	CallExpression	gen_op_movl_reg_TN [ 0 ] [ 14 ] ( )		2179417	0					
ANR	2182414	Callee	gen_op_movl_reg_TN [ 0 ] [ 14 ]		2179417	0					
ANR	2182415	ArrayIndexing	gen_op_movl_reg_TN [ 0 ] [ 14 ]		2179417	0					
ANR	2182416	ArrayIndexing	gen_op_movl_reg_TN [ 0 ]		2179417	0					
ANR	2182417	Identifier	gen_op_movl_reg_TN		2179417	0					
ANR	2182418	PrimaryExpression	0		2179417	1					
ANR	2182419	PrimaryExpression	14		2179417	1					
ANR	2182420	ArgumentList			2179417	1					
ANR	2182421	ExpressionStatement	offset = ( ( ( int32_t ) insn << 8 ) >> 8 )	1360:16:24161:24197	2179417	3	True				
ANR	2182422	AssignmentExpression	offset = ( ( ( int32_t ) insn << 8 ) >> 8 )		2179417	0		=			
ANR	2182423	Identifier	offset		2179417	0					
ANR	2182424	ShiftExpression	( ( int32_t ) insn << 8 ) >> 8		2179417	1		>>			
ANR	2182425	ShiftExpression	( int32_t ) insn << 8		2179417	0		<<			
ANR	2182426	CastExpression	( int32_t ) insn		2179417	0					
ANR	2182427	CastTarget	int32_t		2179417	0					
ANR	2182428	Identifier	insn		2179417	1					
ANR	2182429	PrimaryExpression	8		2179417	1					
ANR	2182430	PrimaryExpression	8		2179417	1					
ANR	2182431	ExpressionStatement	val += ( offset << 2 ) + 4	1362:16:24216:24240	2179417	4	True				
ANR	2182432	AssignmentExpression	val += ( offset << 2 ) + 4		2179417	0		+=			
ANR	2182433	Identifier	val		2179417	0					
ANR	2182434	AdditiveExpression	( offset << 2 ) + 4		2179417	1		+			
ANR	2182435	ShiftExpression	offset << 2		2179417	0		<<			
ANR	2182436	Identifier	offset		2179417	0					
ANR	2182437	PrimaryExpression	2		2179417	1					
ANR	2182438	PrimaryExpression	4		2179417	1					
ANR	2182439	ExpressionStatement	"gen_jmp ( s , val )"	1364:16:24259:24274	2179417	5	True				
ANR	2182440	CallExpression	"gen_jmp ( s , val )"		2179417	0					
ANR	2182441	Callee	gen_jmp		2179417	0					
ANR	2182442	Identifier	gen_jmp		2179417	0					
ANR	2182443	ArgumentList	s		2179417	1					
ANR	2182444	Argument	s		2179417	0					
ANR	2182445	Identifier	s		2179417	0					
ANR	2182446	Argument	val		2179417	1					
ANR	2182447	Identifier	val		2179417	0					
ANR	2182448	BreakStatement	break ;	1368:12:24304:24309	2179417	27	True				
ANR	2182449	Label	case 0xc :	1370:8:24320:24328	2179417	28	True				
ANR	2182450	Label	case 0xd :	1372:8:24339:24347	2179417	29	True				
ANR	2182451	Label	case 0xe :	1374:8:24358:24366	2179417	30	True				
ANR	2182452	ExpressionStatement	op1 = ( insn >> 8 ) & 0xf	1378:12:24414:24437	2179417	31	True				
ANR	2182453	AssignmentExpression	op1 = ( insn >> 8 ) & 0xf		2179417	0		=			
ANR	2182454	Identifier	op1		2179417	0					
ANR	2182455	BitAndExpression	( insn >> 8 ) & 0xf		2179417	1		&			
ANR	2182456	ShiftExpression	insn >> 8		2179417	0		>>			
ANR	2182457	Identifier	insn		2179417	0					
ANR	2182458	PrimaryExpression	8		2179417	1					
ANR	2182459	PrimaryExpression	0xf		2179417	1					
ANR	2182460	SwitchStatement	switch ( op1 )		2179417	32					
ANR	2182461	Condition	op1	1380:20:24460:24462	2179417	0	True				
ANR	2182462	Identifier	op1		2179417	0					
ANR	2182463	CompoundStatement		1378:25:24403:24403	2179417	1					
ANR	2182464	Label	case 10 :	1382:12:24480:24487	2179417	0	True				
ANR	2182465	Label	case 11 :	1384:12:24502:24509	2179417	1	True				
ANR	2182466	IfStatement	"if ( disas_vfp_insn ( env , s , insn ) )"		2179417	2					
ANR	2182467	Condition	"disas_vfp_insn ( env , s , insn )"	1386:20:24532:24560	2179417	0	True				
ANR	2182468	CallExpression	"disas_vfp_insn ( env , s , insn )"		2179417	0					
ANR	2182469	Callee	disas_vfp_insn		2179417	0					
ANR	2182470	Identifier	disas_vfp_insn		2179417	0					
ANR	2182471	ArgumentList	env		2179417	1					
ANR	2182472	Argument	env		2179417	0					
ANR	2182473	Identifier	env		2179417	0					
ANR	2182474	Argument	s		2179417	1					
ANR	2182475	Identifier	s		2179417	0					
ANR	2182476	Argument	insn		2179417	2					
ANR	2182477	Identifier	insn		2179417	0					
ANR	2182478	GotoStatement	goto illegal_op ;	1388:20:24584:24599	2179417	1	True				
ANR	2182479	Identifier	illegal_op		2179417	0					
ANR	2182480	BreakStatement	break ;	1390:16:24618:24623	2179417	3	True				
ANR	2182481	Label	case 15 :	1392:12:24638:24645	2179417	4	True				
ANR	2182482	IfStatement	"if ( disas_cp15_insn ( s , insn ) )"		2179417	5					
ANR	2182483	Condition	"disas_cp15_insn ( s , insn )"	1394:20:24668:24692	2179417	0	True				
ANR	2182484	CallExpression	"disas_cp15_insn ( s , insn )"		2179417	0					
ANR	2182485	Callee	disas_cp15_insn		2179417	0					
ANR	2182486	Identifier	disas_cp15_insn		2179417	0					
ANR	2182487	ArgumentList	s		2179417	1					
ANR	2182488	Argument	s		2179417	0					
ANR	2182489	Identifier	s		2179417	0					
ANR	2182490	Argument	insn		2179417	1					
ANR	2182491	Identifier	insn		2179417	0					
ANR	2182492	GotoStatement	goto illegal_op ;	1396:20:24716:24731	2179417	1	True				
ANR	2182493	Identifier	illegal_op		2179417	0					
ANR	2182494	BreakStatement	break ;	1398:16:24750:24755	2179417	6	True				
ANR	2182495	Label	default :	1400:12:24770:24777	2179417	7	True				
ANR	2182496	Identifier	default		2179417	0					
ANR	2182497	GotoStatement	goto illegal_op ;	1404:16:24841:24856	2179417	8	True				
ANR	2182498	Identifier	illegal_op		2179417	0					
ANR	2182499	BreakStatement	break ;	1408:12:24886:24891	2179417	33	True				
ANR	2182500	Label	case 0xf :	1410:8:24902:24910	2179417	34	True				
ANR	2182501	ExpressionStatement	gen_op_movl_T0_im ( ( long ) s -> pc )	1414:12:24948:24978	2179417	35	True				
ANR	2182502	CallExpression	gen_op_movl_T0_im ( ( long ) s -> pc )		2179417	0					
ANR	2182503	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2182504	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2182505	ArgumentList	( long ) s -> pc		2179417	1					
ANR	2182506	Argument	( long ) s -> pc		2179417	0					
ANR	2182507	CastExpression	( long ) s -> pc		2179417	0					
ANR	2182508	CastTarget	long		2179417	0					
ANR	2182509	PtrMemberAccess	s -> pc		2179417	1					
ANR	2182510	Identifier	s		2179417	0					
ANR	2182511	Identifier	pc		2179417	1					
ANR	2182512	ExpressionStatement	gen_op_movl_reg_TN [ 0 ] [ 15 ] ( )	1416:12:24993:25020	2179417	36	True				
ANR	2182513	CallExpression	gen_op_movl_reg_TN [ 0 ] [ 15 ] ( )		2179417	0					
ANR	2182514	Callee	gen_op_movl_reg_TN [ 0 ] [ 15 ]		2179417	0					
ANR	2182515	ArrayIndexing	gen_op_movl_reg_TN [ 0 ] [ 15 ]		2179417	0					
ANR	2182516	ArrayIndexing	gen_op_movl_reg_TN [ 0 ]		2179417	0					
ANR	2182517	Identifier	gen_op_movl_reg_TN		2179417	0					
ANR	2182518	PrimaryExpression	0		2179417	1					
ANR	2182519	PrimaryExpression	15		2179417	1					
ANR	2182520	ArgumentList			2179417	1					
ANR	2182521	ExpressionStatement	gen_op_swi ( )	1418:12:25035:25047	2179417	37	True				
ANR	2182522	CallExpression	gen_op_swi ( )		2179417	0					
ANR	2182523	Callee	gen_op_swi		2179417	0					
ANR	2182524	Identifier	gen_op_swi		2179417	0					
ANR	2182525	ArgumentList			2179417	1					
ANR	2182526	ExpressionStatement	s -> is_jmp = DISAS_JUMP	1420:12:25062:25084	2179417	38	True				
ANR	2182527	AssignmentExpression	s -> is_jmp = DISAS_JUMP		2179417	0		=			
ANR	2182528	PtrMemberAccess	s -> is_jmp		2179417	0					
ANR	2182529	Identifier	s		2179417	0					
ANR	2182530	Identifier	is_jmp		2179417	1					
ANR	2182531	Identifier	DISAS_JUMP		2179417	1					
ANR	2182532	BreakStatement	break ;	1422:12:25099:25104	2179417	39	True				
ANR	2182533	Label	default :	1424:8:25115:25122	2179417	40	True				
ANR	2182534	Identifier	default		2179417	0					
ANR	2182535	Label	illegal_op :	1426:8:25133:25143	2179417	41	True				
ANR	2182536	Identifier	illegal_op		2179417	0					
ANR	2182537	ExpressionStatement	gen_op_movl_T0_im ( ( long ) s -> pc - 4 )	1428:12:25158:25192	2179417	42	True				
ANR	2182538	CallExpression	gen_op_movl_T0_im ( ( long ) s -> pc - 4 )		2179417	0					
ANR	2182539	Callee	gen_op_movl_T0_im		2179417	0					
ANR	2182540	Identifier	gen_op_movl_T0_im		2179417	0					
ANR	2182541	ArgumentList	( long ) s -> pc - 4		2179417	1					
ANR	2182542	Argument	( long ) s -> pc - 4		2179417	0					
ANR	2182543	AdditiveExpression	( long ) s -> pc - 4		2179417	0		-			
ANR	2182544	CastExpression	( long ) s -> pc		2179417	0					
ANR	2182545	CastTarget	long		2179417	0					
ANR	2182546	PtrMemberAccess	s -> pc		2179417	1					
ANR	2182547	Identifier	s		2179417	0					
ANR	2182548	Identifier	pc		2179417	1					
ANR	2182549	PrimaryExpression	4		2179417	1					
ANR	2182550	ExpressionStatement	gen_op_movl_reg_TN [ 0 ] [ 15 ] ( )	1430:12:25207:25234	2179417	43	True				
ANR	2182551	CallExpression	gen_op_movl_reg_TN [ 0 ] [ 15 ] ( )		2179417	0					
ANR	2182552	Callee	gen_op_movl_reg_TN [ 0 ] [ 15 ]		2179417	0					
ANR	2182553	ArrayIndexing	gen_op_movl_reg_TN [ 0 ] [ 15 ]		2179417	0					
ANR	2182554	ArrayIndexing	gen_op_movl_reg_TN [ 0 ]		2179417	0					
ANR	2182555	Identifier	gen_op_movl_reg_TN		2179417	0					
ANR	2182556	PrimaryExpression	0		2179417	1					
ANR	2182557	PrimaryExpression	15		2179417	1					
ANR	2182558	ArgumentList			2179417	1					
ANR	2182559	ExpressionStatement	gen_op_undef_insn ( )	1432:12:25249:25268	2179417	44	True				
ANR	2182560	CallExpression	gen_op_undef_insn ( )		2179417	0					
ANR	2182561	Callee	gen_op_undef_insn		2179417	0					
ANR	2182562	Identifier	gen_op_undef_insn		2179417	0					
ANR	2182563	ArgumentList			2179417	1					
ANR	2182564	ExpressionStatement	s -> is_jmp = DISAS_JUMP	1434:12:25283:25305	2179417	45	True				
ANR	2182565	AssignmentExpression	s -> is_jmp = DISAS_JUMP		2179417	0		=			
ANR	2182566	PtrMemberAccess	s -> is_jmp		2179417	0					
ANR	2182567	Identifier	s		2179417	0					
ANR	2182568	Identifier	is_jmp		2179417	1					
ANR	2182569	Identifier	DISAS_JUMP		2179417	1					
ANR	2182570	BreakStatement	break ;	1436:12:25320:25325	2179417	46	True				
ANR	2182571	ReturnType	static void		2179417	1					
ANR	2182572	Identifier	disas_arm_insn		2179417	2					
ANR	2182573	ParameterList	"CPUState * env , DisasContext * s"		2179417	3					
ANR	2182574	Parameter	CPUState * env	1:27:27:40	2179417	0	True				
ANR	2182575	ParameterType	CPUState *		2179417	0					
ANR	2182576	Identifier	env		2179417	1					
ANR	2182577	Parameter	DisasContext * s	1:43:43:57	2179417	1	True				
ANR	2182578	ParameterType	DisasContext *		2179417	0					
ANR	2182579	Identifier	s		2179417	1					
ANR	2182580	CFGEntryNode	ENTRY		2179417		True				
ANR	2182581	CFGExitNode	EXIT		2179417		True				
ANR	2182582	Symbol	gen_shift_T1_im_cc		2179417						
ANR	2182583	Symbol	shift		2179417						
ANR	2182584	Symbol	gen_op_movl_reg_TN		2179417						
ANR	2182585	Symbol	cond		2179417						
ANR	2182586	Symbol	* table_logic_cc		2179417						
ANR	2182587	Symbol	DISAS_JUMP		2179417						
ANR	2182588	Symbol	gen_shift_T1_T0		2179417						
ANR	2182589	Symbol	disas_cp15_insn		2179417						
ANR	2182590	Symbol	gen_test_cc		2179417						
ANR	2182591	Symbol	* op1		2179417						
ANR	2182592	Symbol	gen_shift_T1_0_cc		2179417						
ANR	2182593	Symbol	val		2179417						
ANR	2182594	Symbol	offset		2179417						
ANR	2182595	Symbol	gen_set_psr_T0		2179417						
ANR	2182596	Symbol	lduw		2179417						
ANR	2182597	Symbol	s -> is_jmp		2179417						
ANR	2182598	Symbol	stl		2179417						
ANR	2182599	Symbol	gen_shift_T1_T0_cc		2179417						
ANR	2182600	Symbol	rd		2179417						
ANR	2182601	Symbol	gen_new_label		2179417						
ANR	2182602	Symbol	stw		2179417						
ANR	2182603	Symbol	disas_vfp_insn		2179417						
ANR	2182604	Symbol	rm		2179417						
ANR	2182605	Symbol	rn		2179417						
ANR	2182606	Symbol	s -> condjmp		2179417						
ANR	2182607	Symbol	table_logic_cc		2179417						
ANR	2182608	Symbol	shiftop		2179417						
ANR	2182609	Symbol	rs		2179417						
ANR	2182610	Symbol	address_offset		2179417						
ANR	2182611	Symbol	s -> pc		2179417						
ANR	2182612	Symbol	gen_op_movl_TN_im		2179417						
ANR	2182613	Symbol	loaded_base		2179417						
ANR	2182614	Symbol	DISAS_UPDATE		2179417						
ANR	2182615	Symbol	sh		2179417						
ANR	2182616	Symbol	swpl		2179417						
ANR	2182617	Symbol	gen_shift_T1_im		2179417						
ANR	2182618	Symbol	set_cc		2179417						
ANR	2182619	Symbol	swpb		2179417						
ANR	2182620	Symbol	s -> condlabel		2179417						
ANR	2182621	Symbol	i		2179417						
ANR	2182622	Symbol	logic_cc		2179417						
ANR	2182623	Symbol	j		2179417						
ANR	2182624	Symbol	IS_USER		2179417						
ANR	2182625	Symbol	env		2179417						
ANR	2182626	Symbol	gen_shift_T1_0		2179417						
ANR	2182627	Symbol	ldsw		2179417						
ANR	2182628	Symbol	n		2179417						
ANR	2182629	Symbol	op1		2179417						
ANR	2182630	Symbol	insn		2179417						
ANR	2182631	Symbol	s		2179417						
ANR	2182632	Symbol	ldsb		2179417						
ANR	2182633	Symbol	ldl		2179417						
ANR	2182634	Symbol	ldl_code		2179417						
ANR	2182635	Symbol	* s		2179417						
ANR	2182636	Symbol	msr_mask		2179417						
ANR	2182637	Symbol	user		2179417						
ANR	2182638	Symbol	* gen_op_movl_reg_TN		2179417						
