Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1_16bits_MUX4_1_16bits_sch_tb_isim_beh.exe -prj /home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1_16bits_MUX4_1_16bits_sch_tb_beh.prj work.MUX4_1_16bits_MUX4_1_16bits_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1_16bits_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95224 KB
Fuse CPU Usage: 720 ms
Compiling module AND3
Compiling module OR4
Compiling module INV
Compiling module MUX4_1_MUSER_MUX4_1_16bits
Compiling module MUX4_1_16bits
Compiling module MUX4_1_16bits_MUX4_1_16bits_sch_...
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1_16bits_MUX4_1_16bits_sch_tb_isim_beh.exe
Fuse Memory Usage: 98076 KB
Fuse CPU Usage: 780 ms
GCC CPU Usage: 260 ms
