// Seed: 228792783
module module_0 (
    input wire id_0,
    input logic id_1
    , id_3,
    input id_2
);
  reg id_4;
  assign id_4 = !{id_3, id_0[1&1]};
  always @(*)
    if (id_4) id_4 <= 1;
    else id_4 <= 1;
endmodule
