<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>FPSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">FPSR, Floating-point Status Register</h1><p>The FPSR characteristics are:</p><h2>Purpose</h2>
          <p>Provides floating-point system status information.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Special-purpose registers functional group.</li><li>The Floating-point registers functional group.</li></ul><h2>Configuration</h2>
          <p>The named fields in this register map to the equivalent fields in the AArch32 <a href="AArch32-fpscr.html">FPSCR</a>.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>FPSR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The FPSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#N">N</a></td><td class="lr" colspan="1"><a href="#Z">Z</a></td><td class="lr" colspan="1"><a href="#C">C</a></td><td class="lr" colspan="1"><a href="#V">V</a></td><td class="lr" colspan="1"><a href="#QC">QC</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#IDC">IDC</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#IXC">IXC</a></td><td class="lr" colspan="1"><a href="#UFC">UFC</a></td><td class="lr" colspan="1"><a href="#OFC">OFC</a></td><td class="lr" colspan="1"><a href="#DZC">DZC</a></td><td class="lr" colspan="1"><a href="#IOC">IOC</a></td></tr></tbody></table><h4 id="N">N, bit [31]
              </h4>
              <p>Negative condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.N flag instead.</p>
            <h4 id="Z">Z, bit [30]
              </h4>
              <p>Zero condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.Z flag instead.</p>
            <h4 id="C">C, bit [29]
              </h4>
              <p>Carry condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.C flag instead.</p>
            <h4 id="V">V, bit [28]
              </h4>
              <p>Overflow condition flag for AArch32 floating-point comparison operations. AArch64 floating-point comparisons set the PSTATE.V flag instead.</p>
            <h4 id="QC">QC, bit [27]
              </h4>
              <p>Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.</p>
            <h4 id="0">
                Bits [26:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="IDC">IDC, bit [7]
              </h4>
              <p>Input Denormal cumulative floating-point exception bit. This bit is set to 1 to indicate that the Input Denormal floating-point exception has occurred since 0 was last written to this bit.</p>
            
              <p>How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the <a href="AArch64-fpcr.html">FPCR</a>.IDE bit. This bit is only set to 1 to indicate a floating-point exception if <a href="AArch64-fpcr.html">FPCR</a>.IDE is 0, or if trapping software sets it.</p>
            <h4 id="0">
                Bits [6:5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="IXC">IXC, bit [4]
              </h4>
              <p>Inexact cumulative floating-point exception bit. This bit is set to 1 to indicate that the Inexact exception floating-point has occurred since 0 was last written to this bit.</p>
            
              <p>How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the <a href="AArch64-fpcr.html">FPCR</a>.IXE bit. This bit is only set to 1 to indicate a floating-point  exception if <a href="AArch64-fpcr.html">FPCR</a>.IXE is 0, or if trapping software sets it.</p>
            <h4 id="UFC">UFC, bit [3]
              </h4>
              <p>Underflow cumulative floating-point exception bit. This bit is set to 1 to indicate that the Underflow floating-point exception has occurred since 0 was last written to this bit.</p>
            
              <p>How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the <a href="AArch64-fpcr.html">FPCR</a>.UFE bit. This bit is only set to 1 to indicate a floating-point  exception if <a href="AArch64-fpcr.html">FPCR</a>.UFE is 0, or if trapping software sets it.</p>
            <h4 id="OFC">OFC, bit [2]
              </h4>
              <p>Overflow cumulative floating-point exception bit. This bit is set to 1 to indicate that the Overflow floating-point exception has occurred since 0 was last written to this bit.</p>
            
              <p>How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the <a href="AArch64-fpcr.html">FPCR</a>.OFE bit. This bit is only set to 1 to indicate a floating-point exception if <a href="AArch64-fpcr.html">FPCR</a>.OFE is 0, or if trapping software sets it.</p>
            <h4 id="DZC">DZC, bit [1]
              </h4>
              <p>Divide by Zero cumulative floating-point exception bit. This bit is set to 1 to indicate that the Divide by Zero floating-point exception has occurred since 0 was last written to this bit.</p>
            
              <p>How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the <a href="AArch64-fpcr.html">FPCR</a>.DZE bit. This bit is only set to 1 to indicate a floating-point exception if <a href="AArch64-fpcr.html">FPCR</a>.DZE is 0, or if trapping software sets it.</p>
            <h4 id="IOC">IOC, bit [0]
              </h4>
              <p>Invalid Operation cumulative floating-point exception bit. This bit is set to 1 to indicate that the Invalid Operation floating-point exception has occurred since 0 was last written to this bit.</p>
            
              <p>How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the <a href="AArch64-fpcr.html">FPCR</a>.IOE bit. This bit is only set to 1 to indicate a floating-point exception if <a href="AArch64-fpcr.html">FPCR</a>.IOE is 0, or if trapping software sets it.</p>
            <div class="access_mechanisms"><h2>Accessing the FPSR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>FPSR</td><td>11</td><td>011</td><td>0100</td><td>0100</td><td>001</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RW</td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN==00, accesses to this register from EL0 and EL1 are trapped to EL1.</p></li><li><p>If <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN==01, accesses to this register from EL0 are trapped to EL1.</p></li><li><p>If <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN==10, accesses to this register from EL0 and EL1 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TFP==1, Non-secure accesses to this register from EL0, EL1, and EL2 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN==00, Non-secure accesses to this register from EL0 and EL1 are trapped to EL1.</p></li><li><p>If <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN==01, Non-secure accesses to this register from EL0 are trapped to EL1.</p></li><li><p>If <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN==10, Non-secure accesses to this register from EL0 and EL1 are trapped to EL1.</p></li><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==00, Non-secure accesses to this register from EL0, EL1, and EL2 are trapped to EL2.</p></li><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==10, Non-secure accesses to this register from EL0, EL1, and EL2 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==1
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==00, Non-secure accesses to this register from EL0 and EL2 are trapped to EL2.</p></li><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==01, Non-secure accesses to this register from EL0 are trapped to EL2.</p></li><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN==10, Non-secure accesses to this register from EL0 and EL2 are trapped to EL2.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.TFP==1, accesses to this register from EL0, EL1, EL2, and EL3 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
