Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Dec 10 13:52:13 2019
| Host             : DESKTOP-QIIVLD9 running 64-bit major release  (build 9200)
| Command          : report_power -file zedboard_wrapper_power_routed.rpt -pb zedboard_wrapper_power_summary_routed.pb -rpx zedboard_wrapper_power_routed.rpx
| Design           : zedboard_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.718        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.575        |
| Device Static (W)        | 0.142        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.2         |
| Junction Temperature (C) | 44.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |    13995 |       --- |             --- |
|   LUT as Logic           |     0.006 |     4352 |     53200 |            8.18 |
|   LUT as Distributed RAM |    <0.001 |      410 |     17400 |            2.36 |
|   Register               |    <0.001 |     6885 |    106400 |            6.47 |
|   CARRY4                 |    <0.001 |       98 |     13300 |            0.74 |
|   LUT as Shift Register  |    <0.001 |      184 |     17400 |            1.06 |
|   F7/F8 Muxes            |    <0.001 |      391 |     53200 |            0.73 |
|   Others                 |     0.000 |      562 |       --- |             --- |
| Signals                  |     0.010 |     9957 |       --- |             --- |
| Block RAM                |    <0.001 |      3.5 |       140 |            2.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.142 |          |           |                 |
| Total                    |     1.718 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.042 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | zedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| zedboard_wrapper                                                                                  |     1.575 |
|   zedboard_i                                                                                      |     1.575 |
|     axi_dma_0                                                                                     |     0.009 |
|       U0                                                                                          |     0.009 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_smc                                                                                       |     0.019 |
|       inst                                                                                        |     0.019 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.005 |
|           m00_exit                                                                                |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.005 |
|           m00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.002 |
|           s00_mmu                                                                                 |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s00_nodes                                                                                 |     0.002 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.002 |
|           s01_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.003 |
|           s01_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     nn_mem_controller_0                                                                           |     0.007 |
|       U0                                                                                          |     0.007 |
|         DMA_to_BRAM_v1_0_S00_AXI_inst                                                             |     0.007 |
|     processing_system7_0                                                                          |     1.536 |
|       inst                                                                                        |     1.536 |
|     ps7_0_axi_periph                                                                              |     0.004 |
|       s00_couplers                                                                                |     0.004 |
|         auto_pc                                                                                   |     0.004 |
|           inst                                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.004 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |    <0.001 |
|         inst                                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     xlconcat_0                                                                                    |     0.000 |
+---------------------------------------------------------------------------------------------------+-----------+


