#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x175ab50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x175ace0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x175b5c0 .functor NOT 1, L_0x1798220, C4<0>, C4<0>, C4<0>;
L_0x1797f30 .functor XOR 1, L_0x1797d60, L_0x1797e90, C4<0>, C4<0>;
L_0x1798110 .functor XOR 1, L_0x1797f30, L_0x1798040, C4<0>, C4<0>;
v0x1786300_0 .net *"_ivl_10", 0 0, L_0x1798040;  1 drivers
v0x1786400_0 .net *"_ivl_12", 0 0, L_0x1798110;  1 drivers
v0x17864e0_0 .net *"_ivl_2", 0 0, L_0x1797cc0;  1 drivers
v0x17865a0_0 .net *"_ivl_4", 0 0, L_0x1797d60;  1 drivers
v0x1786680_0 .net *"_ivl_6", 0 0, L_0x1797e90;  1 drivers
v0x17867b0_0 .net *"_ivl_8", 0 0, L_0x1797f30;  1 drivers
v0x1786890_0 .var "clk", 0 0;
v0x1786930_0 .net "reset", 0 0, v0x1785510_0;  1 drivers
v0x17869d0_0 .net "shift_ena_dut", 0 0, v0x1785eb0_0;  1 drivers
v0x1786a70_0 .net "shift_ena_ref", 0 0, L_0x1797b60;  1 drivers
v0x1786b10_0 .var/2u "stats1", 159 0;
v0x1786bb0_0 .var/2u "strobe", 0 0;
v0x1786c70_0 .net "tb_match", 0 0, L_0x1798220;  1 drivers
v0x1786d30_0 .net "tb_mismatch", 0 0, L_0x175b5c0;  1 drivers
L_0x1797cc0 .concat [ 1 0 0 0], L_0x1797b60;
L_0x1797d60 .concat [ 1 0 0 0], L_0x1797b60;
L_0x1797e90 .concat [ 1 0 0 0], v0x1785eb0_0;
L_0x1798040 .concat [ 1 0 0 0], L_0x1797b60;
L_0x1798220 .cmp/eeq 1, L_0x1797cc0, L_0x1798110;
S_0x175ae70 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x175ace0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1729a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1729a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1729ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1729b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1729b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1750110 .functor OR 1, L_0x1796fe0, L_0x1797290, C4<0>, C4<0>;
L_0x1797790 .functor OR 1, L_0x1750110, L_0x1797610, C4<0>, C4<0>;
L_0x1797b60 .functor OR 1, L_0x1797790, L_0x17979d0, C4<0>, C4<0>;
v0x1750290_0 .net *"_ivl_0", 31 0, L_0x1786e70;  1 drivers
L_0x7f0fb31eb0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1750330_0 .net *"_ivl_11", 28 0, L_0x7f0fb31eb0a8;  1 drivers
L_0x7f0fb31eb0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x174c4d0_0 .net/2u *"_ivl_12", 31 0, L_0x7f0fb31eb0f0;  1 drivers
v0x1784100_0 .net *"_ivl_14", 0 0, L_0x1797290;  1 drivers
v0x17841c0_0 .net *"_ivl_17", 0 0, L_0x1750110;  1 drivers
v0x17842d0_0 .net *"_ivl_18", 31 0, L_0x17974d0;  1 drivers
L_0x7f0fb31eb138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17843b0_0 .net *"_ivl_21", 28 0, L_0x7f0fb31eb138;  1 drivers
L_0x7f0fb31eb180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1784490_0 .net/2u *"_ivl_22", 31 0, L_0x7f0fb31eb180;  1 drivers
v0x1784570_0 .net *"_ivl_24", 0 0, L_0x1797610;  1 drivers
v0x1784630_0 .net *"_ivl_27", 0 0, L_0x1797790;  1 drivers
v0x17846f0_0 .net *"_ivl_28", 31 0, L_0x17978a0;  1 drivers
L_0x7f0fb31eb018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17847d0_0 .net *"_ivl_3", 28 0, L_0x7f0fb31eb018;  1 drivers
L_0x7f0fb31eb1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17848b0_0 .net *"_ivl_31", 28 0, L_0x7f0fb31eb1c8;  1 drivers
L_0x7f0fb31eb210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1784990_0 .net/2u *"_ivl_32", 31 0, L_0x7f0fb31eb210;  1 drivers
v0x1784a70_0 .net *"_ivl_34", 0 0, L_0x17979d0;  1 drivers
L_0x7f0fb31eb060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1784b30_0 .net/2u *"_ivl_4", 31 0, L_0x7f0fb31eb060;  1 drivers
v0x1784c10_0 .net *"_ivl_6", 0 0, L_0x1796fe0;  1 drivers
v0x1784cd0_0 .net *"_ivl_8", 31 0, L_0x1797150;  1 drivers
v0x1784db0_0 .net "clk", 0 0, v0x1786890_0;  1 drivers
v0x1784e70_0 .var "next", 2 0;
v0x1784f50_0 .net "reset", 0 0, v0x1785510_0;  alias, 1 drivers
v0x1785010_0 .net "shift_ena", 0 0, L_0x1797b60;  alias, 1 drivers
v0x17850d0_0 .var "state", 2 0;
E_0x1756100 .event posedge, v0x1784db0_0;
E_0x1756350 .event anyedge, v0x17850d0_0;
L_0x1786e70 .concat [ 3 29 0 0], v0x17850d0_0, L_0x7f0fb31eb018;
L_0x1796fe0 .cmp/eq 32, L_0x1786e70, L_0x7f0fb31eb060;
L_0x1797150 .concat [ 3 29 0 0], v0x17850d0_0, L_0x7f0fb31eb0a8;
L_0x1797290 .cmp/eq 32, L_0x1797150, L_0x7f0fb31eb0f0;
L_0x17974d0 .concat [ 3 29 0 0], v0x17850d0_0, L_0x7f0fb31eb138;
L_0x1797610 .cmp/eq 32, L_0x17974d0, L_0x7f0fb31eb180;
L_0x17978a0 .concat [ 3 29 0 0], v0x17850d0_0, L_0x7f0fb31eb1c8;
L_0x17979d0 .cmp/eq 32, L_0x17978a0, L_0x7f0fb31eb210;
S_0x1785230 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x175ace0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1785450_0 .net "clk", 0 0, v0x1786890_0;  alias, 1 drivers
v0x1785510_0 .var "reset", 0 0;
E_0x1756e60/0 .event negedge, v0x1784db0_0;
E_0x1756e60/1 .event posedge, v0x1784db0_0;
E_0x1756e60 .event/or E_0x1756e60/0, E_0x1756e60/1;
S_0x1785600 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x175ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1785810 .param/l "B0" 1 4 10, C4<000>;
P_0x1785850 .param/l "B1" 1 4 11, C4<001>;
P_0x1785890 .param/l "B2" 1 4 12, C4<010>;
P_0x17858d0 .param/l "B3" 1 4 13, C4<011>;
P_0x1785910 .param/l "Done" 1 4 14, C4<100>;
v0x1785bd0_0 .net "clk", 0 0, v0x1786890_0;  alias, 1 drivers
v0x1785ce0_0 .var "next_state", 2 0;
v0x1785dc0_0 .net "reset", 0 0, v0x1785510_0;  alias, 1 drivers
v0x1785eb0_0 .var "shift_ena", 0 0;
v0x1785f50_0 .var "state", 2 0;
E_0x173e9f0 .event anyedge, v0x1785f50_0;
E_0x17656d0 .event posedge, v0x1784f50_0, v0x1784db0_0;
S_0x1786100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x175ace0;
 .timescale -12 -12;
E_0x17659f0 .event anyedge, v0x1786bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1786bb0_0;
    %nor/r;
    %assign/vec4 v0x1786bb0_0, 0;
    %wait E_0x17659f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1785230;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1756e60;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1785510_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x175ae70;
T_2 ;
Ewait_0 .event/or E_0x1756350, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17850d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1784e70_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1784e70_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1784e70_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1784e70_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1784e70_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x175ae70;
T_3 ;
    %wait E_0x1756100;
    %load/vec4 v0x1784f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17850d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1784e70_0;
    %assign/vec4 v0x17850d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1785600;
T_4 ;
    %wait E_0x173e9f0;
    %load/vec4 v0x1785f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1785ce0_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1785ce0_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1785ce0_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1785ce0_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1785ce0_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1785ce0_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1785600;
T_5 ;
    %wait E_0x17656d0;
    %load/vec4 v0x1785dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1785f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1785ce0_0;
    %assign/vec4 v0x1785f50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1785600;
T_6 ;
    %wait E_0x173e9f0;
    %load/vec4 v0x1785f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1785eb0_0, 0, 1;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1785eb0_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1785eb0_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1785eb0_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1785eb0_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1785eb0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x175ace0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1786890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1786bb0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x175ace0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1786890_0;
    %inv;
    %store/vec4 v0x1786890_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x175ace0;
T_9 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1785450_0, v0x1786d30_0, v0x1786890_0, v0x1786930_0, v0x1786a70_0, v0x17869d0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x175ace0;
T_10 ;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x175ace0;
T_11 ;
    %wait E_0x1756e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1786b10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1786b10_0, 4, 32;
    %load/vec4 v0x1786c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1786b10_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1786b10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1786b10_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1786a70_0;
    %load/vec4 v0x1786a70_0;
    %load/vec4 v0x17869d0_0;
    %xor;
    %load/vec4 v0x1786a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1786b10_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1786b10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1786b10_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/review2015_fsmshift/iter0/response52/top_module.sv";
