
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118792                       # Number of seconds simulated
sim_ticks                                118791671817                       # Number of ticks simulated
final_tick                               1176650493130                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84650                       # Simulator instruction rate (inst/s)
host_op_rate                                   106826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2277752                       # Simulator tick rate (ticks/s)
host_mem_usage                               16949800                       # Number of bytes of host memory used
host_seconds                                 52153.03                       # Real time elapsed on the host
sim_insts                                  4414769978                       # Number of instructions simulated
sim_ops                                    5571296525                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       776320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1595264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       234112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       412544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3024896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1632896                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1632896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12463                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3223                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23632                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12757                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12757                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6535138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13429090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      1970778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3472836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25463873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13745879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13745879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13745879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6535138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13429090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      1970778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3472836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39209752                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142607050                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23172969                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083671                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932723                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9414555                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672577                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437339                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87673                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104496693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128048905                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23172969                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109916                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27190830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262907                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4547050                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106337                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140532756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.109877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113341926     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782880      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361999      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380146      1.69%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271824      1.62%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124047      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780440      0.56%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979365      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13510129      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140532756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162495                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897914                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103329541                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5958722                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843158                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109603                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291723                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730353                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154444845                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51132                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291723                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103844917                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3517992                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1291040                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426939                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1160137                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152999580                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          465                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402043                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8417                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214063641                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713145010                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713145010                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45804416                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33607                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17585                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3799253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308518                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694241                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149138850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139195655                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108437                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25206286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57163483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1562                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140532756                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83154456     59.17%     59.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23726542     16.88%     76.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948604      8.50%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815991      5.56%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904549      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702425      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063480      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120941      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95768      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140532756                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976688     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157139     12.03%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172192     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114963623     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013121      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358382     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844507      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139195655                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976078                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420338522                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174379412                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135083878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140501674                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200238                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972438                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159875                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291723                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2860984                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249645                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149172456                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184567                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901545                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17584                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235361                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136823495                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110332                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372160                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953274                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291480                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842942                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959444                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135090659                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135083878                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81518146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221140567                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947245                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368626                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26758349                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957734                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136241033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87135784     63.96%     63.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510851     16.52%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810588      7.93%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815375      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766123      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538807      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564013      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094777      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004715      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136241033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004715                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282416583                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302652564                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2074294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.426071                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.426071                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701228                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701228                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618302996                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186400122                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145822250                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142607050                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23617386                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19136654                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2048457                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9541863                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9066857                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2524859                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90827                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103039055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130005585                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23617386                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11591716                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28404156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6651629                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3177918                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12026092                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1653783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139178118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110773962     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2673205      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2037527      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5000234      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1125114      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1615179      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223066      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767682      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13962149     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139178118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165612                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911635                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101835640                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4750693                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27966058                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       111424                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4514294                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4077795                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42701                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156822903                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82469                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4514294                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102698470                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1305452                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1992509                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27205551                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1461834                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155199011                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19921                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271797                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       605791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       151016                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218027303                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    722860860                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    722860860                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172062093                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45965186                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38583                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21917                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5008149                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14974383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7315473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122170                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1623321                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152444942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141572061                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192632                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27874360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60414658                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139178118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564679                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79888198     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24912826     17.90%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11638054      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8536775      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7595397      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3012577      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2982181      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       461637      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150473      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139178118                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569083     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115175     13.91%     82.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143798     17.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118819720     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2127631      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16666      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13366658      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7241386      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141572061                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992742                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             828056                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005849                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423342924                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180358286                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138007841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142400117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       344919                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3650629                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233560                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4514294                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         823992                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92957                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152483498                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50038                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14974383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7315473                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21890                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1115211                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2281290                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139018482                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12844098                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2553575                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20083677                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19742656                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7239579                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.974836                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138188339                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138007841                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82763874                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229311333                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.967749                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360924                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100799841                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123791740                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28693614                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2051674                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134663824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919265                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83881501     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23760486     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10470776      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5491638      4.08%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4369340      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1573905      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1332132      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       997257      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2786789      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134663824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100799841                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123791740                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18405666                       # Number of memory references committed
system.switch_cpus1.commit.loads             11323754                       # Number of loads committed
system.switch_cpus1.commit.membars              16666                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17786494                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111540794                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2520163                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2786789                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284362389                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309485266                       # The number of ROB writes
system.switch_cpus1.timesIdled                  68637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3428932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100799841                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123791740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100799841                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.414755                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.414755                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.706836                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.706836                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626856413                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192219100                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146713851                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33332                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142607050                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24059107                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19709730                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2041791                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9910201                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9518145                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2463197                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94041                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106879724                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129147255                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24059107                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11981342                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27978510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6094784                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3199859                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12502940                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1595465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142093506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.111938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.536297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114114996     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2257202      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3834301      2.70%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2231338      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1747589      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1538795      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          945527      0.67%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2368164      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13055594      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142093506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168709                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.905616                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106204894                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4392948                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27388207                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72317                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4035134                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3944727                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155644746                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4035134                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106740866                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         608247                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2869574                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26907263                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       932417                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154589924                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95105                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       537791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218289807                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    719213104                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    719213104                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174921711                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43368044                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34802                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17426                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2709186                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14344387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7344754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71113                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1666347                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149521887                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140442085                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89145                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22139872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48986197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142093506                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.548036                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84771318     59.66%     59.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22014536     15.49%     75.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11847594      8.34%     83.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8796353      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8577068      6.04%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3170065      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2412721      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322429      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181422      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142093506                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125286     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166668     37.35%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154333     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118540529     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1899395      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17376      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12666016      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7318769      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140442085                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984819                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             446287                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    423513104                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171696802                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137442573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140888372                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285938                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2978208                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       116941                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4035134                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         407271                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54485                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149556689                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       779139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14344387                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7344754                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17426                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1178364                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1080876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2259240                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138250082                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12348865                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2191999                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19667430                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19568251                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7318565                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969448                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137442630                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137442573                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81254941                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225084684                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963785                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360997                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101704104                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125364651                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24192288                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2058938                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138058372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.908055                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.715841                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87354548     63.27%     63.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24435532     17.70%     80.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9558998      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5025966      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4280017      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2062284      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       963100      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1500279      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2877648      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138058372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101704104                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125364651                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18593992                       # Number of memory references committed
system.switch_cpus2.commit.loads             11366179                       # Number of loads committed
system.switch_cpus2.commit.membars              17376                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18189040                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112860467                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2592887                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2877648                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284737663                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303150706                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 513544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101704104                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125364651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101704104                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.402176                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.402176                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713177                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713177                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       621725699                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191907855                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145344409                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34752                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142607050                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22220049                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18317365                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1985240                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9174936                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8528666                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2331836                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87973                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108289838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122036394                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22220049                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10860502                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25519418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5868812                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2842218                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12564693                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140501851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114982433     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333601      0.95%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886158      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2464274      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763412      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2056776      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1183376      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1737186      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12094635      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140501851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155813                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855753                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107098815                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4431653                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25062869                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58372                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3850141                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3549117                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147268689                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3850141                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107843082                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1050408                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2054386                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24379933                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1323895                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146284457                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          255                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266695                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          140                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204001311                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683415896                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683415896                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166710669                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37290624                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38696                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22422                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3999096                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13902688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7223755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119477                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1571607                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142162969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133055041                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27356                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20424644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48203979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140501851                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.946998                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506164                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84186982     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22687419     16.15%     76.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12571054      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8099373      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7430379      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2965168      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1798269      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515231      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       247976      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140501851                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63979     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93903     33.38%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123432     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111705255     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2029059      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16274      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12136790      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7167663      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133055041                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933019                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281314                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406920602                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162626605                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130512152                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133336355                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324043                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2901506                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172339                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          226                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3850141                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         791142                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108087                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142201632                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1366392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13902688                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7223755                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22389                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167450                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287282                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131255769                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11971497                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1799271                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19137544                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18395039                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7166047                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.920402                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130512363                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130512152                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76447775                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207649104                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.915187                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368158                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97634174                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119996512                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22213964                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017722                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136651710                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878119                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684579                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88008846     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23386743     17.11%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9187946      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4726373      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4123636      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981551      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716427      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       807607      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2712581      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136651710                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97634174                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119996512                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18052595                       # Number of memory references committed
system.switch_cpus3.commit.loads             11001179                       # Number of loads committed
system.switch_cpus3.commit.membars              16274                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17210203                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108160670                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448434                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2712581                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276149605                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288271146                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2105199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97634174                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119996512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97634174                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.460626                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460626                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684638                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684638                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591437775                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181084230                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137944763                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32548                       # number of misc regfile writes
system.l20.replacements                          6075                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075198                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38843                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.680612                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11948.835779                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812621                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3096.749095                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088133                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17708.514372                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364650                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094505                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540421                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90633                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90633                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37776                       # number of Writeback hits
system.l20.Writeback_hits::total                37776                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90633                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90633                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90633                       # number of overall hits
system.l20.overall_hits::total                  90633                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6065                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6075                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6065                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6075                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6065                       # number of overall misses
system.l20.overall_misses::total                 6075                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2901265                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1767159416                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1770060681                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2901265                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1767159416                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1770060681                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2901265                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1767159416                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1770060681                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96698                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96708                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37776                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37776                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96698                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96708                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96698                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96708                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062721                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062818                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062721                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062818                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062721                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062818                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 290126.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 291370.060346                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 291368.013333                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 290126.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 291370.060346                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 291368.013333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 290126.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 291370.060346                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 291368.013333                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4394                       # number of writebacks
system.l20.writebacks::total                     4394                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6065                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6075                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6065                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6075                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6065                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6075                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2262644                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1379720510                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1381983154                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2262644                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1379720510                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1381983154                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2262644                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1379720510                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1381983154                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062721                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062818                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062721                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062818                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062721                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062818                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226264.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 227488.954658                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 227486.938930                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226264.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 227488.954658                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 227486.938930                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226264.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 227488.954658                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 227486.938930                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12476                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          915548                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45244                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.235788                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6711.007320                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.003918                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5180.204382                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.305158                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20791.479222                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.204804                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.158087                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002237                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.634506                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61220                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61220                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24161                       # number of Writeback hits
system.l21.Writeback_hits::total                24161                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61220                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61220                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61220                       # number of overall hits
system.l21.overall_hits::total                  61220                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12463                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12476                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12463                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12476                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12463                       # number of overall misses
system.l21.overall_misses::total                12476                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3697299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4136291355                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4139988654                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3697299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4136291355                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4139988654                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3697299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4136291355                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4139988654                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73683                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73696                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24161                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24161                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73683                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73696                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73683                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73696                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169143                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169290                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169143                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169290                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169143                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169290                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 284407.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 331885.690043                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 331836.217858                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 284407.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 331885.690043                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 331836.217858                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 284407.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 331885.690043                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 331836.217858                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4012                       # number of writebacks
system.l21.writebacks::total                     4012                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12463                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12476                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12463                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12476                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12463                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12476                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2864727                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3339302297                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3342167024                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2864727                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3339302297                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3342167024                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2864727                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3339302297                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3342167024                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169143                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169290                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169143                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169290                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169143                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169290                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 220363.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 267937.278103                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 267887.706316                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 220363.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 267937.278103                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 267887.706316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 220363.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 267937.278103                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 267887.706316                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1844                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          395364                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34612                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.422744                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9570.326950                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.012233                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   929.082920                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           159.703830                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22094.874066                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.292063                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000428                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.028353                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004874                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.674282                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31662                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31663                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10675                       # number of Writeback hits
system.l22.Writeback_hits::total                10675                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31662                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31663                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31662                       # number of overall hits
system.l22.overall_hits::total                  31663                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1829                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1844                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1829                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1844                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1829                       # number of overall misses
system.l22.overall_misses::total                 1844                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3563882                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    533157273                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      536721155                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3563882                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    533157273                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       536721155                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3563882                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    533157273                       # number of overall miss cycles
system.l22.overall_miss_latency::total      536721155                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33491                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33507                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10675                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10675                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33491                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33507                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33491                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33507                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054612                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.055033                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054612                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.055033                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054612                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.055033                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 237592.133333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 291502.062876                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 291063.533080                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 237592.133333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 291502.062876                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 291063.533080                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 237592.133333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 291502.062876                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 291063.533080                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1717                       # number of writebacks
system.l22.writebacks::total                     1717                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1829                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1844                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1829                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1844                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1829                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1844                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2605607                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    416319438                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    418925045                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2605607                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    416319438                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    418925045                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2605607                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    416319438                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    418925045                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054612                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.055033                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054612                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.055033                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054612                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.055033                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173707.133333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227621.343904                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 227182.779284                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 173707.133333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 227621.343904                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 227182.779284                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 173707.133333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 227621.343904                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 227182.779284                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3237                       # number of replacements
system.l23.tagsinuse                     32767.972378                       # Cycle average of tags in use
system.l23.total_refs                          743884                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36005                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.660575                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13034.970394                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995873                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1614.966172                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.583008                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18098.456931                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397796                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049285                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.552321                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47872                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47872                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27322                       # number of Writeback hits
system.l23.Writeback_hits::total                27322                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47872                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47872                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47872                       # number of overall hits
system.l23.overall_hits::total                  47872                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3217                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3231                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3223                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3237                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3223                       # number of overall misses
system.l23.overall_misses::total                 3237                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4477978                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1050032860                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1054510838                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2407144                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2407144                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4477978                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1052440004                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1056917982                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4477978                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1052440004                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1056917982                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51089                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51103                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27322                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27322                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51095                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51109                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51095                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51109                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062969                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.063225                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.063079                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063335                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.063079                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063335                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 319855.571429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 326401.262045                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 326372.899412                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 401190.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 401190.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 319855.571429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 326540.491468                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 326511.579240                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 319855.571429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 326540.491468                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 326511.579240                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2634                       # number of writebacks
system.l23.writebacks::total                     2634                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3217                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3231                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3223                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3237                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3223                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3237                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3583331                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    844426154                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    848009485                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      2023617                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      2023617                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3583331                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    846449771                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    850033102                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3583331                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    846449771                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    850033102                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062969                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.063225                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.063079                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063335                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.063079                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063335                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 255952.214286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 262488.701896                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 262460.379140                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 337269.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 337269.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 255952.214286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 262627.915296                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 262599.042941                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 255952.214286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 262627.915296                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 262599.042941                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812616                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113988                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.250909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812616                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106327                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106327                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106327                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3089265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3089265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3089265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3089265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3089265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3089265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106337                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106337                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106337                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106337                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 308926.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 308926.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 308926.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 308926.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 308926.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 308926.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2984265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2984265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2984265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2984265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2984265                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2984265                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 298426.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 298426.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 298426.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96698                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230238                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96954                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.381109                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500246                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499754                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916017                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083983                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965758                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965758                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17201                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17201                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675193                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675193                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675193                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675193                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399860                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399860                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399950                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399950                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36038683505                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36038683505                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15722182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15722182                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36054405687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36054405687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36054405687                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36054405687                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075143                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075143                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075143                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075143                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035182                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020967                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020967                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020967                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020967                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90128.253651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90128.253651                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 174690.911111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 174690.911111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90147.282628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90147.282628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90147.282628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90147.282628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37776                       # number of writebacks
system.cpu0.dcache.writebacks::total            37776                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303162                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303162                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303252                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96698                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96698                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96698                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7874838941                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7874838941                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7874838941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7874838941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7874838941                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7874838941                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008508                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81437.454146                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81437.454146                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81437.454146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81437.454146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81437.454146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81437.454146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996198                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017106830                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050618.608871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996198                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12026075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12026075                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12026075                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12026075                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12026075                       # number of overall hits
system.cpu1.icache.overall_hits::total       12026075                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4664318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4664318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4664318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4664318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4664318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4664318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12026092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12026092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12026092                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12026092                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12026092                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12026092                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 274371.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 274371.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 274371.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 274371.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 274371.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 274371.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3805199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3805199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3805199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3805199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3805199                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3805199                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 292707.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 292707.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73683                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180490801                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73939                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2441.077118                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.737160                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.262840                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901317                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098683                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9670423                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9670423                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7048578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7048578                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21574                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21574                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16666                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16666                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16719001                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16719001                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16719001                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16719001                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179095                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179095                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179095                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22676226553                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22676226553                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22676226553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22676226553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22676226553                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22676226553                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9849518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9849518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7048578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7048578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16898096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16898096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16898096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16898096                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018183                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010599                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010599                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126615.631665                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126615.631665                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 126615.631665                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126615.631665                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 126615.631665                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126615.631665                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24161                       # number of writebacks
system.cpu1.dcache.writebacks::total            24161                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105412                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105412                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105412                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105412                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73683                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73683                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73683                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73683                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73683                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8241488461                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8241488461                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8241488461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8241488461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8241488461                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8241488461                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111850.609516                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111850.609516                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111850.609516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111850.609516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111850.609516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111850.609516                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.011987                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018853488                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205310.580087                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.011987                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024058                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738801                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12502923                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12502923                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12502923                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12502923                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12502923                       # number of overall hits
system.cpu2.icache.overall_hits::total       12502923                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4026979                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4026979                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4026979                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4026979                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4026979                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4026979                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12502940                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12502940                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12502940                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12502940                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12502940                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12502940                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 236881.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 236881.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 236881.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 236881.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 236881.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 236881.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3752485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3752485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3752485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3752485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3752485                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3752485                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 234530.312500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 234530.312500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 234530.312500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 234530.312500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 234530.312500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 234530.312500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33491                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163578764                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33747                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4847.209056                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.013883                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.986117                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902398                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097602                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9210225                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9210225                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7193061                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7193061                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17400                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17400                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17376                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17376                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16403286                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16403286                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16403286                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16403286                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85586                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85586                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85586                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85586                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85586                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85586                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7614767595                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7614767595                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7614767595                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7614767595                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7614767595                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7614767595                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9295811                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9295811                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7193061                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7193061                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16488872                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16488872                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16488872                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16488872                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009207                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009207                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005191                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 88972.116877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88972.116877                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 88972.116877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88972.116877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 88972.116877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88972.116877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10675                       # number of writebacks
system.cpu2.dcache.writebacks::total            10675                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52095                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52095                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52095                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52095                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52095                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52095                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33491                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33491                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33491                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2616456023                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2616456023                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2616456023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2616456023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2616456023                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2616456023                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78124.153444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78124.153444                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 78124.153444                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78124.153444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 78124.153444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78124.153444                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995866                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015788097                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043839.229376                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995866                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12564676                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12564676                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12564676                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12564676                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12564676                       # number of overall hits
system.cpu3.icache.overall_hits::total       12564676                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5340251                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5340251                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5340251                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5340251                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5340251                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5340251                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12564693                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12564693                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12564693                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12564693                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12564693                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12564693                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 314132.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 314132.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 314132.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 314132.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 314132.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 314132.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4594178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4594178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4594178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4594178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4594178                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4594178                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 328155.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 328155.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 328155.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51095                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172431811                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51351                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3357.905610                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.207175                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.792825                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8915014                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8915014                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7014226                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7014226                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17136                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17136                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16274                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15929240                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15929240                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15929240                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15929240                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148467                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148467                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3656                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3656                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152123                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152123                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152123                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152123                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14196565898                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14196565898                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    911846018                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    911846018                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15108411916                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15108411916                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15108411916                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15108411916                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9063481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9063481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7017882                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7017882                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16081363                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16081363                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16081363                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16081363                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016381                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016381                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000521                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009460                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009460                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009460                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009460                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95621.019472                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95621.019472                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 249410.836433                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 249410.836433                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99317.078391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99317.078391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99317.078391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99317.078391                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3280610                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 182256.111111                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27322                       # number of writebacks
system.cpu3.dcache.writebacks::total            27322                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97378                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97378                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3650                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3650                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101028                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101028                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51089                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51089                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51095                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51095                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51095                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51095                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4206698315                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4206698315                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2456944                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2456944                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4209155259                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4209155259                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4209155259                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4209155259                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82340.588287                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82340.588287                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 409490.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 409490.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82379.004971                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82379.004971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82379.004971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82379.004971                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
