###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:25:39 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postRoute -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK_REF'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.746
- Recovery                      0.329
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.217
- Arrival Time                  0.278
= Slack Time                   19.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 |   19.939 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   19.939 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.278 |   0.278 |   20.217 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m | SDFFRQX1M | 0.000 |   0.278 |   20.217 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |            |       |   0.000 |  -19.939 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -19.938 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -19.901 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -19.900 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -19.872 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -19.871 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -19.723 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -19.723 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -19.583 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -19.583 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -19.439 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -19.436 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -19.379 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -19.378 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -19.318 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -19.317 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -19.247 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -19.246 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -19.193 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.001 |   0.746 |  -19.193 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin U0_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK_REF'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.746
- Recovery                      0.322
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.225
- Arrival Time                  0.278
= Slack Time                   19.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |   0.000 |   19.947 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   19.947 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.278 |   0.278 |   20.224 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m | SDFFRQX2M | 0.000 |   0.278 |   20.225 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |            |       |   0.000 |  -19.947 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -19.946 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -19.909 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -19.908 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -19.879 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -19.879 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -19.731 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -19.731 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -19.591 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -19.591 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -19.447 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -19.444 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -19.387 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -19.385 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -19.326 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -19.325 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -19.254 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -19.253 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -19.201 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.746 |  -19.200 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.411
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.718
- Arrival Time                219.269
= Slack Time                  866.449
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.146 | 1083.595 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.146 | 1083.595 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.133 | 217.279 | 1083.728 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1083.728 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.219 | 217.498 | 1083.947 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.498 | 1083.947 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.329 | 217.828 | 1084.277 | 
     | U0_UART_RX/U0_Parity_Check/U2/A            |  ^   | U0_UART_RX/sample                 | CLKXOR2X2M  | 0.000 | 217.828 | 1084.277 | 
     | U0_UART_RX/U0_Parity_Check/U2/Y            |  v   | U0_UART_RX/U0_Parity_Check/n2     | CLKXOR2X2M  | 0.300 | 218.128 | 1084.577 | 
     | U0_UART_RX/U0_Parity_Check/U4/A            |  v   | U0_UART_RX/U0_Parity_Check/n2     | XOR3XLM     | 0.000 | 218.128 | 1084.577 | 
     | U0_UART_RX/U0_Parity_Check/U4/Y            |  v   | U0_UART_RX/U0_Parity_Check/n1     | XOR3XLM     | 0.523 | 218.651 | 1085.100 | 
     | U0_UART_RX/U0_Parity_Check/U3/B            |  v   | U0_UART_RX/U0_Parity_Check/n1     | AND3X2M     | 0.000 | 218.651 | 1085.100 | 
     | U0_UART_RX/U0_Parity_Check/U3/Y            |  v   | U0_UART_RX/par_err                | AND3X2M     | 0.219 | 218.870 | 1085.319 | 
     | U0_UART_RX/U0_RXFSM/U24/A0                 |  v   | U0_UART_RX/par_err                | AOI21BX2M   | 0.000 | 218.870 | 1085.319 | 
     | U0_UART_RX/U0_RXFSM/U24/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n13           | AOI21BX2M   | 0.290 | 219.161 | 1085.609 | 
     | U0_UART_RX/U0_RXFSM/U17/B0                 |  ^   | U0_UART_RX/U0_RXFSM/n13           | OAI2B11X2M  | 0.000 | 219.161 | 1085.609 | 
     | U0_UART_RX/U0_RXFSM/U17/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | OAI2B11X2M  | 0.108 | 219.269 | 1085.718 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[2] | SDFFRQX2M   | 0.000 | 219.269 | 1085.718 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |  -0.000 | -866.449 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.449 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -866.412 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -866.411 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -866.384 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -866.384 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -866.178 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -866.177 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -866.051 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -866.051 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -865.945 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -865.944 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -865.839 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -865.839 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -865.732 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -865.731 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -865.625 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -865.625 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -865.523 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -865.523 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -865.424 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -865.424 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -865.288 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -865.288 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -865.232 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -865.231 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -865.191 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -865.190 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.414
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.715
- Arrival Time                219.258
= Slack Time                  866.457
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.146 | 1083.603 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.146 | 1083.603 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.133 | 217.279 | 1083.736 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1083.736 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.219 | 217.498 | 1083.955 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.498 | 1083.955 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.329 | 217.828 | 1084.284 | 
     | U0_UART_RX/U0_Parity_Check/U2/A            |  ^   | U0_UART_RX/sample                 | CLKXOR2X2M  | 0.000 | 217.828 | 1084.285 | 
     | U0_UART_RX/U0_Parity_Check/U2/Y            |  v   | U0_UART_RX/U0_Parity_Check/n2     | CLKXOR2X2M  | 0.300 | 218.128 | 1084.585 | 
     | U0_UART_RX/U0_Parity_Check/U4/A            |  v   | U0_UART_RX/U0_Parity_Check/n2     | XOR3XLM     | 0.000 | 218.128 | 1084.585 | 
     | U0_UART_RX/U0_Parity_Check/U4/Y            |  v   | U0_UART_RX/U0_Parity_Check/n1     | XOR3XLM     | 0.523 | 218.651 | 1085.108 | 
     | U0_UART_RX/U0_Parity_Check/U3/B            |  v   | U0_UART_RX/U0_Parity_Check/n1     | AND3X2M     | 0.000 | 218.651 | 1085.108 | 
     | U0_UART_RX/U0_Parity_Check/U3/Y            |  v   | U0_UART_RX/par_err                | AND3X2M     | 0.219 | 218.870 | 1085.327 | 
     | U0_UART_RX/U0_RXFSM/U24/A0                 |  v   | U0_UART_RX/par_err                | AOI21BX2M   | 0.000 | 218.870 | 1085.327 | 
     | U0_UART_RX/U0_RXFSM/U24/Y                  |  ^   | U0_UART_RX/U0_RXFSM/n13           | AOI21BX2M   | 0.290 | 219.161 | 1085.617 | 
     | U0_UART_RX/U0_RXFSM/U21/B0                 |  ^   | U0_UART_RX/U0_RXFSM/n13           | OAI2B11X2M  | 0.000 | 219.161 | 1085.617 | 
     | U0_UART_RX/U0_RXFSM/U21/Y                  |  v   | U0_UART_RX/U0_RXFSM/Next_State[0] | OAI2B11X2M  | 0.098 | 219.258 | 1085.715 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[0] | SDFFRQX2M   | 0.000 | 219.258 | 1085.715 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |  -0.000 | -866.457 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -866.457 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -866.420 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -866.419 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -866.392 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -866.392 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -866.185 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -866.185 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -866.059 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -866.059 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -865.953 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -865.952 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -865.847 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -865.846 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -865.739 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -865.739 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -865.633 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -865.633 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -865.531 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -865.531 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -865.432 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -865.431 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -865.296 | 
     | UART_CLK_m__L9_I1/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -865.295 | 
     | UART_CLK_m__L9_I1/Y                         |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.056 |   1.217 | -865.240 | 
     | UART_CLK_m__L10_I1/A                        |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.218 | -865.239 | 
     | UART_CLK_m__L10_I1/Y                        |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.041 |   1.258 | -865.199 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   1.259 | -865.198 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                      (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.418
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.711
- Arrival Time                218.549
= Slack Time                  867.162
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                Net                |    Cell     | Delay | Arrival | Required | 
     |                                            |      |                                   |             |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                      |  ^   | RX_IN                             |             |       | 217.146 | 1084.308 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A           |  ^   | RX_IN                             | CLKNAND2X2M | 0.000 | 217.146 | 1084.308 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKNAND2X2M | 0.133 | 217.279 | 1084.441 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A           |  v   | U0_UART_RX/U0_Data_Sampler/n4     | CLKXOR2X2M  | 0.000 | 217.279 | 1084.441 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | CLKXOR2X2M  | 0.219 | 217.499 | 1084.660 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A           |  v   | U0_UART_RX/U0_Data_Sampler/n1     | NOR2X1M     | 0.000 | 217.499 | 1084.660 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y           |  ^   | U0_UART_RX/sample                 | NOR2X1M     | 0.329 | 217.828 | 1084.990 | 
     | U0_UART_RX/U0_Strt_Check/U2/C              |  ^   | U0_UART_RX/sample                 | AND3X2M     | 0.000 | 217.828 | 1084.990 | 
     | U0_UART_RX/U0_Strt_Check/U2/Y              |  ^   | U0_UART_RX/strt_glitch            | AND3X2M     | 0.261 | 218.089 | 1085.251 | 
     | U0_UART_RX/U0_RXFSM/U9/A                   |  ^   | U0_UART_RX/strt_glitch            | NOR2X2M     | 0.000 | 218.089 | 1085.251 | 
     | U0_UART_RX/U0_RXFSM/U9/Y                   |  v   | U0_UART_RX/U0_RXFSM/n18           | NOR2X2M     | 0.058 | 218.147 | 1085.309 | 
     | U0_UART_RX/U0_RXFSM/U8/A0                  |  v   | U0_UART_RX/U0_RXFSM/n18           | AOI211X2M   | 0.000 | 218.147 | 1085.309 | 
     | U0_UART_RX/U0_RXFSM/U8/Y                   |  ^   | U0_UART_RX/U0_RXFSM/n17           | AOI211X2M   | 0.250 | 218.397 | 1085.559 | 
     | U0_UART_RX/U0_RXFSM/U7/C0                  |  ^   | U0_UART_RX/U0_RXFSM/n17           | OAI211X2M   | 0.000 | 218.397 | 1085.559 | 
     | U0_UART_RX/U0_RXFSM/U7/Y                   |  v   | U0_UART_RX/U0_RXFSM/Next_State[1] | OAI211X2M   | 0.152 | 218.549 | 1085.711 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/D |  v   | U0_UART_RX/U0_RXFSM/Next_State[1] | SDFFRQX2M   | 0.000 | 218.549 | 1085.711 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                    |  ^   | UART_CLK           |            |       |  -0.000 | -867.162 | 
     | UART_CLK__L1_I0/A                           |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -867.162 | 
     | UART_CLK__L1_I0/Y                           |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -867.125 | 
     | UART_CLK__L2_I0/A                           |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -867.124 | 
     | UART_CLK__L2_I0/Y                           |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -867.097 | 
     | U1_mux2X1/U1/A                              |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -867.097 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -866.890 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -866.890 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -866.764 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -866.764 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -866.658 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -866.657 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -866.552 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -866.551 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -866.444 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -866.444 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -866.338 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -866.338 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -866.236 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -866.236 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -866.137 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -866.136 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.001 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.000 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -865.944 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -865.944 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -865.904 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -865.903 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[7]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (^) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.295
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.834
- Arrival Time                218.042
= Slack Time                  867.792
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                               |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                              |  ^   | RX_IN                         |             |       | 217.146 | 1084.938 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A                   |  ^   | RX_IN                         | CLKNAND2X2M | 0.000 | 217.146 | 1084.938 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y                   |  v   | U0_UART_RX/U0_Data_Sampler/n4 | CLKNAND2X2M | 0.133 | 217.279 | 1085.071 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A                   |  v   | U0_UART_RX/U0_Data_Sampler/n4 | CLKXOR2X2M  | 0.000 | 217.279 | 1085.071 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y                   |  v   | U0_UART_RX/U0_Data_Sampler/n1 | CLKXOR2X2M  | 0.219 | 217.498 | 1085.291 | 
     | U0_UART_RX/U0_Data_Sampler/U14/A                   |  v   | U0_UART_RX/U0_Data_Sampler/n1 | NOR2X1M     | 0.000 | 217.498 | 1085.291 | 
     | U0_UART_RX/U0_Data_Sampler/U14/Y                   |  ^   | U0_UART_RX/sample             | NOR2X1M     | 0.329 | 217.828 | 1085.620 | 
     | U0_UART_RX/U0_Deseralizer/U5/A0N                   |  ^   | U0_UART_RX/sample             | OAI2BB2X1M  | 0.000 | 217.828 | 1085.620 | 
     | U0_UART_RX/U0_Deseralizer/U5/Y                     |  ^   | U0_UART_RX/U0_Deseralizer/n25 | OAI2BB2X1M  | 0.214 | 218.042 | 1085.834 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | U0_UART_RX/U0_Deseralizer/n25 | SDFFRQX2M   | 0.000 | 218.042 | 1085.834 | 
     | /D                                                 |      |                               |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.792 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -867.792 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -867.755 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -867.754 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -867.727 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -867.727 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.521 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.520 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.394 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.394 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.288 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.288 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.182 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.182 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.075 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.074 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -866.969 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -866.968 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -866.867 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -866.866 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -866.767 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -866.767 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.631 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.631 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.056 |   1.217 | -866.575 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.218 | -866.575 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.041 |   1.258 | -866.534 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   1.259 | -866.533 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.258
- Setup                         0.288
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.840
- Arrival Time                217.766
= Slack Time                  868.074
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.176 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1085.177 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.195 | 217.298 | 1085.372 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.298 | 1085.372 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.291 | 217.589 | 1085.663 | 
     | U0_UART_RX/U0_edge_bit_counter/U15/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.589 | 1085.663 | 
     | U0_UART_RX/U0_edge_bit_counter/U15/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[2] | NOR2BX2M  | 0.177 | 217.766 | 1085.840 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[2] | SDFFRQX2M | 0.000 | 217.766 | 1085.840 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -868.074 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.074 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.037 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.036 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.009 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.009 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.802 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.802 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.676 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.676 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.570 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.569 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.464 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.463 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.356 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.356 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.250 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.250 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -867.148 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.148 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.049 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.048 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.913 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.912 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.056 |   1.217 | -866.857 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.218 | -866.856 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.041 |   1.258 | -866.816 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   1.258 | -866.815 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.286
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.843
- Arrival Time                217.756
= Slack Time                  868.087
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.189 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1085.189 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.195 | 217.298 | 1085.384 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.298 | 1085.384 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.291 | 217.589 | 1085.675 | 
     | U0_UART_RX/U0_edge_bit_counter/U25/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2X2M   | 0.000 | 217.589 | 1085.676 | 
     | U0_UART_RX/U0_edge_bit_counter/U25/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[4] | NOR2X2M   | 0.167 | 217.756 | 1085.843 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[4] | SDFFRQX2M | 0.000 | 217.756 | 1085.843 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -868.087 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.086 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.050 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.049 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.022 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.021 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.815 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.815 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.689 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.689 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.582 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.582 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.477 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.476 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.369 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.369 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.263 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.263 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -867.161 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.161 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.061 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.061 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.926 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.925 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -866.869 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -866.869 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -866.828 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -866.828 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.284
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.844
- Arrival Time                217.747
= Slack Time                  868.097
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.200 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1085.200 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.195 | 217.298 | 1085.395 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.298 | 1085.395 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.291 | 217.589 | 1085.686 | 
     | U0_UART_RX/U0_edge_bit_counter/U14/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.589 | 1085.686 | 
     | U0_UART_RX/U0_edge_bit_counter/U14/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[1] | NOR2BX2M  | 0.158 | 217.747 | 1085.844 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[1] | SDFFRQX2M | 0.000 | 217.747 | 1085.844 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -868.097 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.097 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.060 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.059 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.032 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.032 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.826 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.825 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.699 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.699 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.593 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.592 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.487 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.487 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.380 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.379 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.273 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.273 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -867.171 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.171 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.072 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.072 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.936 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.936 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -866.880 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -866.879 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -866.839 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -866.838 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/D (^) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (v) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.284
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.845
- Arrival Time                217.745
= Slack Time                  868.100
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time          217.103
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 217.103 | 1085.203 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  v   | RX_IN                                              | OAI211X2M | 0.000 | 217.103 | 1085.203 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  ^   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.195 | 217.298 | 1085.398 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  ^   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.298 | 1085.398 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.291 | 217.589 | 1085.689 | 
     | U0_UART_RX/U0_edge_bit_counter/U16/B               |  v   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2BX2M  | 0.000 | 217.589 | 1085.689 | 
     | U0_UART_RX/U0_edge_bit_counter/U16/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[3] | NOR2BX2M  | 0.156 | 217.745 | 1085.845 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[3] | SDFFRQX2M | 0.000 | 217.745 | 1085.845 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -868.100 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.100 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.063 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.063 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.035 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.035 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.829 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.828 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.703 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.702 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.596 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.596 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.490 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.490 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.383 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.382 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.277 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.277 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -867.175 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.174 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.075 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.075 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.940 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.939 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -866.883 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -866.882 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -866.842 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -866.841 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/D (v) checked 
with  leading edge of 'CLK_UART'
Beginpoint: RX_IN                                                (^) triggered 
by  leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Setup                         0.405
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.724
- Arrival Time                217.617
= Slack Time                  868.107
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 217.146 | 1085.253 | 
     | U0_UART_RX/U0_RXFSM/U15/A0                         |  ^   | RX_IN                                              | OAI211X2M | 0.000 | 217.146 | 1085.254 | 
     | U0_UART_RX/U0_RXFSM/U15/Y                          |  v   | U0_UART_RX/edge_cnt_enable                         | OAI211X2M | 0.134 | 217.280 | 1085.387 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/B               |  v   | U0_UART_RX/edge_cnt_enable                         | NAND2BX1M | 0.000 | 217.280 | 1085.387 | 
     | U0_UART_RX/U0_edge_bit_counter/U18/Y               |  ^   | U0_UART_RX/U0_edge_bit_counter/n19                 | NAND2BX1M | 0.255 | 217.535 | 1085.643 | 
     | U0_UART_RX/U0_edge_bit_counter/U27/B               |  ^   | U0_UART_RX/U0_edge_bit_counter/n19                 | NOR2X2M   | 0.000 | 217.535 | 1085.643 | 
     | U0_UART_RX/U0_edge_bit_counter/U27/Y               |  v   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[0] | NOR2X2M   | 0.081 | 217.617 | 1085.724 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  v   | U0_UART_RX/U0_edge_bit_counter/EdgeCounter_comb[0] | SDFFRQX2M | 0.000 | 217.617 | 1085.724 | 
     | /D                                                 |      |                                                    |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -868.107 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.107 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.070 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.070 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.042 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.042 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.836 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.836 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.710 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.709 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.603 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.603 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.497 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.497 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.390 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.389 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.284 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.284 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -867.182 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.181 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.082 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.082 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.947 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.946 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -866.890 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -866.889 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -866.849 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -866.848 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                        (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.258
- Setup                         0.405
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.724
- Arrival Time                217.579
= Slack Time                  868.145
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                     Net                     |    Cell     | Delay | Arrival | Required | 
     |                                              |      |                                             |             |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------------+-------------+-------+---------+----------| 
     | RX_IN                                        |  ^   | RX_IN                                       |             |       | 217.146 | 1085.291 | 
     | U0_UART_RX/U0_Data_Sampler/U17/A             |  ^   | RX_IN                                       | CLKNAND2X2M | 0.000 | 217.146 | 1085.291 | 
     | U0_UART_RX/U0_Data_Sampler/U17/Y             |  v   | U0_UART_RX/U0_Data_Sampler/n4               | CLKNAND2X2M | 0.133 | 217.279 | 1085.424 | 
     | U0_UART_RX/U0_Data_Sampler/U16/A             |  v   | U0_UART_RX/U0_Data_Sampler/n4               | CLKXOR2X2M  | 0.000 | 217.279 | 1085.424 | 
     | U0_UART_RX/U0_Data_Sampler/U16/Y             |  ^   | U0_UART_RX/U0_Data_Sampler/n1               | CLKXOR2X2M  | 0.236 | 217.515 | 1085.660 | 
     | U0_UART_RX/U0_Data_Sampler/U15/B             |  ^   | U0_UART_RX/U0_Data_Sampler/n1               | NOR2X1M     | 0.000 | 217.515 | 1085.660 | 
     | U0_UART_RX/U0_Data_Sampler/U15/Y             |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[1] | NOR2X1M     | 0.064 | 217.579 | 1085.724 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/D |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[1] | SDFFRQX2M   | 0.000 | 217.579 | 1085.724 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                      |  ^   | UART_CLK           |            |       |  -0.000 | -868.145 | 
     | UART_CLK__L1_I0/A                             |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.145 | 
     | UART_CLK__L1_I0/Y                             |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.108 | 
     | UART_CLK__L2_I0/A                             |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.107 | 
     | UART_CLK__L2_I0/Y                             |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.080 | 
     | U1_mux2X1/U1/A                                |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.080 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.873 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.873 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.747 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.747 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.641 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.504 | -867.640 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.535 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.534 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.427 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.427 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.321 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.321 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.925 | -867.219 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.219 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.120 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.119 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -866.984 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -866.983 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.056 |   1.217 | -866.927 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.218 | -866.927 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.041 |   1.258 | -866.887 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   1.258 | -866.886 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D (v) checked with  
leading edge of 'CLK_UART'
Beginpoint: RX_IN                                        (^) triggered by  
leading edge of 'CLK_UART'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.258
- Setup                         0.406
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.723
- Arrival Time                217.491
= Slack Time                  868.232
     Clock Rise Edge                      0.000
     + Input Delay                      217.014
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time          217.146
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | RX_IN                                        |  ^   | RX_IN                                       |           |       | 217.146 | 1085.378 | 
     | U0_UART_RX/U0_Data_Sampler/U19/B             |  ^   | RX_IN                                       | XNOR2X1M  | 0.000 | 217.146 | 1085.378 | 
     | U0_UART_RX/U0_Data_Sampler/U19/Y             |  ^   | U0_UART_RX/U0_Data_Sampler/n5               | XNOR2X1M  | 0.250 | 217.397 | 1085.628 | 
     | U0_UART_RX/U0_Data_Sampler/U18/B             |  ^   | U0_UART_RX/U0_Data_Sampler/n5               | NOR2X1M   | 0.000 | 217.397 | 1085.628 | 
     | U0_UART_RX/U0_Data_Sampler/U18/Y             |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[0] | NOR2X1M   | 0.094 | 217.491 | 1085.723 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/D |  v   | U0_UART_RX/U0_Data_Sampler/Ones_Num_comb[0] | SDFFRQX2M | 0.000 | 217.491 | 1085.723 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                      |  ^   | UART_CLK           |            |       |  -0.000 | -868.232 | 
     | UART_CLK__L1_I0/A                             |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -868.232 | 
     | UART_CLK__L1_I0/Y                             |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -868.195 | 
     | UART_CLK__L2_I0/A                             |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -868.194 | 
     | UART_CLK__L2_I0/Y                             |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -868.167 | 
     | U1_mux2X1/U1/A                                |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -868.167 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.271 | -867.960 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -867.960 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -867.834 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -867.834 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -867.728 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -867.727 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -867.622 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -867.621 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -867.514 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -867.514 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -867.408 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -867.408 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -867.306 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -867.306 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -867.207 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -867.206 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -867.071 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -867.070 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.056 |   1.217 | -867.015 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   1.218 | -867.014 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.041 |   1.258 | -866.974 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   1.258 | -866.973 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK_UART'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Recovery                      0.331
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.798
- Arrival Time                  0.278
= Slack Time                  1085.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |  -0.000 | 1085.519 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |  -0.000 | 1085.519 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.278 |   0.278 | 1085.797 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m | SDFFRQX1M | 0.000 |   0.278 | 1085.798 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                                |      |                    |            |       |  Time   |   Time    | 
     |--------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                       |  ^   | UART_CLK           |            |       |   0.000 | -1085.519 | 
     | UART_CLK__L1_I0/A              |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -1085.519 | 
     | UART_CLK__L1_I0/Y              |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -1085.483 | 
     | UART_CLK__L2_I0/A              |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -1085.482 | 
     | UART_CLK__L2_I0/Y              |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -1085.454 | 
     | U1_mux2X1/U1/A                 |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -1085.454 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.272 | -1085.248 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -1085.248 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -1085.122 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -1085.121 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -1085.015 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -1085.015 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -1084.910 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -1084.909 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -1084.802 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -1084.802 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -1084.696 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -1084.696 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -1084.594 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -1084.594 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -1084.495 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -1084.494 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -1084.359 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -1084.358 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -1084.302 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -1084.302 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -1084.261 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   1.259 | -1084.260 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin U1_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK_UART'
Beginpoint: RST                            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.259
- Recovery                      0.324
+ Phase Shift                 1085.070
- Uncertainty                   0.200
= Required Time               1085.805
- Arrival Time                  0.278
= Slack Time                  1085.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                            |  ^   | RST   |           |       |  -0.000 | 1085.527 | 
     | U3_mux2X1/U1/A                 |  ^   | RST   | MX2X2M    | 0.000 |  -0.000 | 1085.527 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m | MX2X2M    | 0.278 |   0.278 | 1085.805 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m | SDFFRQX2M | 0.000 |   0.278 | 1085.805 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                                |      |                    |            |       |  Time   |   Time    | 
     |--------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                       |  ^   | UART_CLK           |            |       |   0.000 | -1085.527 | 
     | UART_CLK__L1_I0/A              |  ^   | UART_CLK           | CLKINVX40M | 0.000 |   0.000 | -1085.527 | 
     | UART_CLK__L1_I0/Y              |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.037 | -1085.490 | 
     | UART_CLK__L2_I0/A              |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 | -1085.489 | 
     | UART_CLK__L2_I0/Y              |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.027 |   0.065 | -1085.462 | 
     | U1_mux2X1/U1/A                 |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.065 | -1085.462 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.206 |   0.272 | -1085.256 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.272 | -1085.255 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.126 |   0.398 | -1085.129 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.398 | -1085.129 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.106 |   0.504 | -1085.023 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.505 | -1085.023 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.105 |   0.610 | -1084.917 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.610 | -1084.917 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.107 |   0.717 | -1084.810 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.001 |   0.718 | -1084.809 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.106 |   0.824 | -1084.704 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.824 | -1084.703 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.102 |   0.926 | -1084.602 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.926 | -1084.601 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.099 |   1.025 | -1084.502 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   1.025 | -1084.502 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.135 |   1.161 | -1084.367 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   1.161 | -1084.366 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.056 |   1.217 | -1084.310 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   1.218 | -1084.309 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.040 |   1.258 | -1084.269 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   1.259 | -1084.268 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   TX_OUT                                        (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q (v) triggered by  
leading edge of 'TX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
+ Source Insertion Delay        0.898
- External Delay              217.014
+ Phase Shift                 8680.560
= Required Time               8464.443
- Arrival Time                  3.602
= Slack Time                  8460.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                    Net                     |      Cell      | Delay | Arrival | Required | 
     |                                                |      |                                            |                |       |  Time   |   Time   | 
     |------------------------------------------------+------+--------------------------------------------+----------------+-------+---------+----------| 
     | UART_CLK                                       |  ^   | UART_CLK                                   |                |       |   0.002 | 8460.844 | 
     | UART_CLK__L1_I0/A                              |  ^   | UART_CLK                                   | CLKINVX40M     | 0.000 |   0.002 | 8460.844 | 
     | UART_CLK__L1_I0/Y                              |  v   | UART_CLK__L1_N0                            | CLKINVX40M     | 0.037 |   0.039 | 8460.881 | 
     | UART_CLK__L2_I0/A                              |  v   | UART_CLK__L1_N0                            | CLKINVX32M     | 0.001 |   0.040 | 8460.882 | 
     | UART_CLK__L2_I0/Y                              |  ^   | UART_CLK__L2_N0                            | CLKINVX32M     | 0.027 |   0.067 | 8460.909 | 
     | U1_mux2X1/U1/A                                 |  ^   | UART_CLK__L2_N0                            | MX2X8M         | 0.000 |   0.067 | 8460.909 | 
     | U1_mux2X1/U1/Y                                 |  ^   | UART_CLK_m                                 | MX2X8M         | 0.206 |   0.273 | 8461.115 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/A               |  ^   | UART_CLK_m                                 | CLKBUFX40M     | 0.000 |   0.273 | 8461.115 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/Y               |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0             | CLKBUFX40M     | 0.132 |   0.405 | 8461.247 | 
     | U0_ClkDiv/div_clk_reg/CK                       |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0             | SDFFRHQX4M     | 0.000 |   0.405 | 8461.247 | 
     | U0_ClkDiv/div_clk_reg/Q                        |  ^   | U0_ClkDiv/div_clk                          | SDFFRHQX4M     | 0.327 |   0.732 | 8461.574 | 
     | U0_ClkDiv/U45/B                                |  ^   | U0_ClkDiv/div_clk                          | MX2X3M         | 0.000 |   0.732 | 8461.574 | 
     | U0_ClkDiv/U45/Y                                |  ^   | UART_TX_CLK                                | MX2X3M         | 0.166 |   0.898 | 8461.740 | 
     | U0_ClkDiv/o_div_clk                            |  ^   | UART_TX_CLK                                | ClkDiv_test_1  |       |   0.898 | 8461.740 | 
     | U2_mux2X1/U1/A                                 |  ^   | UART_TX_CLK                                | MX2X4M         | 0.000 |   0.898 | 8461.740 | 
     | U2_mux2X1/U1/Y                                 |  ^   | UART_TX_CLK_m                              | MX2X4M         | 0.162 |   1.060 | 8461.901 | 
     | UART_TX_CLK_m__L1_I0/A                         |  ^   | UART_TX_CLK_m                              | CLKBUFX20M     | 0.000 |   1.060 | 8461.901 | 
     | UART_TX_CLK_m__L1_I0/Y                         |  ^   | UART_TX_CLK_m__L1_N0                       | CLKBUFX20M     | 0.136 |   1.195 | 8462.037 | 
     | UART_TX_CLK_m__L2_I0/A                         |  ^   | UART_TX_CLK_m__L1_N0                       | CLKINVX40M     | 0.000 |   1.196 | 8462.038 | 
     | UART_TX_CLK_m__L2_I0/Y                         |  v   | UART_TX_CLK_m__L2_N0                       | CLKINVX40M     | 0.061 |   1.257 | 8462.099 | 
     | UART_TX_CLK_m__L3_I0/A                         |  v   | UART_TX_CLK_m__L2_N0                       | CLKINVX32M     | 0.000 |   1.258 | 8462.100 | 
     | UART_TX_CLK_m__L3_I0/Y                         |  ^   | UART_TX_CLK_m__L3_N0                       | CLKINVX32M     | 0.046 |   1.304 | 8462.146 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N0                       | SDFFRQX2M      | 0.000 |   1.304 | 8462.146 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[1]/Q  |  v   | U0_Uart_TX_Top/U0_Seralizer/CountToPISO[1] | SDFFRQX2M      | 0.559 |   1.862 | 8462.704 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U3/S0           |  v   | U0_Uart_TX_Top/U0_Seralizer/CountToPISO[1] | MX4X1M         | 0.000 |   1.862 | 8462.704 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U3/Y            |  ^   | U0_Uart_TX_Top/U0_Seralizer/P0/n2          | MX4X1M         | 0.348 |   2.211 | 8463.053 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U1/A            |  ^   | U0_Uart_TX_Top/U0_Seralizer/P0/n2          | MX2X2M         | 0.000 |   2.211 | 8463.053 | 
     | U0_Uart_TX_Top/U0_Seralizer/P0/U1/Y            |  ^   | U0_Uart_TX_Top/Serial_Data                 | MX2X2M         | 0.179 |   2.391 | 8463.232 | 
     | U0_Uart_TX_Top/U0_MUX/U4/B0                    |  ^   | U0_Uart_TX_Top/Serial_Data                 | AOI22X1M       | 0.000 |   2.391 | 8463.232 | 
     | U0_Uart_TX_Top/U0_MUX/U4/Y                     |  v   | U0_Uart_TX_Top/U0_MUX/n2                   | AOI22X1M       | 0.119 |   2.510 | 8463.352 | 
     | U0_Uart_TX_Top/U0_MUX/U2/A0                    |  v   | U0_Uart_TX_Top/U0_MUX/n2                   | OAI2B2X1M      | 0.000 |   2.510 | 8463.352 | 
     | U0_Uart_TX_Top/U0_MUX/U2/Y                     |  ^   | FE_OFN18_TX_OUT                            | OAI2B2X1M      | 0.332 |   2.842 | 8463.684 | 
     | FE_OFC19_TX_OUT/A                              |  ^   | FE_OFN18_TX_OUT                            | BUFX10M        | 0.000 |   2.842 | 8463.684 | 
     | FE_OFC19_TX_OUT/Y                              |  ^   | TX_OUT                                     | BUFX10M        | 0.718 |   3.561 | 8464.402 | 
     | TX_OUT                                         |  ^   | TX_OUT                                     | SYSTEM_TOP_dft | 0.042 |   3.602 | 8464.443 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |     Cell      | Delay | Arrival |  Required | 
     |                                  |      |                                |               |       |  Time   |   Time    | 
     |----------------------------------+------+--------------------------------+---------------+-------+---------+-----------| 
     | UART_CLK                         |  ^   | UART_CLK                       |               |       |   0.002 | -8460.840 | 
     | UART_CLK__L1_I0/A                |  ^   | UART_CLK                       | CLKINVX40M    | 0.000 |   0.002 | -8460.840 | 
     | UART_CLK__L1_I0/Y                |  v   | UART_CLK__L1_N0                | CLKINVX40M    | 0.037 |   0.039 | -8460.803 | 
     | UART_CLK__L2_I0/A                |  v   | UART_CLK__L1_N0                | CLKINVX32M    | 0.001 |   0.040 | -8460.802 | 
     | UART_CLK__L2_I0/Y                |  ^   | UART_CLK__L2_N0                | CLKINVX32M    | 0.027 |   0.067 | -8460.774 | 
     | U1_mux2X1/U1/A                   |  ^   | UART_CLK__L2_N0                | MX2X8M        | 0.000 |   0.067 | -8460.774 | 
     | U1_mux2X1/U1/Y                   |  ^   | UART_CLK_m                     | MX2X8M        | 0.206 |   0.273 | -8460.568 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/A |  ^   | UART_CLK_m                     | CLKBUFX40M    | 0.000 |   0.273 | -8460.568 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0 | CLKBUFX40M    | 0.132 |   0.405 | -8460.437 | 
     | U0_ClkDiv/div_clk_reg/CK         |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0 | SDFFRHQX4M    | 0.000 |   0.405 | -8460.437 | 
     | U0_ClkDiv/div_clk_reg/Q          |  ^   | U0_ClkDiv/div_clk              | SDFFRHQX4M    | 0.327 |   0.732 | -8460.109 | 
     | U0_ClkDiv/U45/B                  |  ^   | U0_ClkDiv/div_clk              | MX2X3M        | 0.000 |   0.732 | -8460.109 | 
     | U0_ClkDiv/U45/Y                  |  ^   | UART_TX_CLK                    | MX2X3M        | 0.166 |   0.898 | -8459.943 | 
     | U0_ClkDiv/o_div_clk              |  ^   | UART_TX_CLK                    | ClkDiv_test_1 |       |   0.898 | -8459.943 | 
     +------------------------------------------------------------------------------------------------------------------------+ 

