This lab assignment is for introduction of Xilinx ISE envrioment and getting familiar with Verilog.
