# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework1_DBenusovich.srcs/sources_1/new/MUX_4_DB.vhd"
vhdl xil_defaultlib  "../../../Homework1_DBenusovich.srcs/sim_1/new/MUX_4_DB_tb.vhd"

# Do not sort compile order
nosort
