
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+139 (git sha1 8e1e2b9a3, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Parsing `build/PLL60.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: build/PLL60.v
Parsing Verilog input from `build/PLL60.v' to AST representation.
Storing AST representation for module `$abstract\PLL60'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL65.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: build/PLL65.v
Parsing Verilog input from `build/PLL65.v' to AST representation.
Storing AST representation for module `$abstract\PLL65'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL70.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: build/PLL70.v
Parsing Verilog input from `build/PLL70.v' to AST representation.
Storing AST representation for module `$abstract\PLL70'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL75.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: build/PLL75.v
Parsing Verilog input from `build/PLL75.v' to AST representation.
Storing AST representation for module `$abstract\PLL75'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL80.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: build/PLL80.v
Parsing Verilog input from `build/PLL80.v' to AST representation.
Storing AST representation for module `$abstract\PLL80'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL100.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: build/PLL100.v
Parsing Verilog input from `build/PLL100.v' to AST representation.
Storing AST representation for module `$abstract\PLL100'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL150.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: build/PLL150.v
Parsing Verilog input from `build/PLL150.v' to AST representation.
Storing AST representation for module `$abstract\PLL150'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL200.v' using frontend ` -vlog2k' --

8. Executing Verilog-2005 frontend: build/PLL200.v
Parsing Verilog input from `build/PLL200.v' to AST representation.
Storing AST representation for module `$abstract\PLL200'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL250.v' using frontend ` -vlog2k' --

9. Executing Verilog-2005 frontend: build/PLL250.v
Parsing Verilog input from `build/PLL250.v' to AST representation.
Storing AST representation for module `$abstract\PLL250'.
Successfully finished Verilog frontend.

-- Parsing `build/PLL275.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: build/PLL275.v
Parsing Verilog input from `build/PLL275.v' to AST representation.
Storing AST representation for module `$abstract\PLL275'.
Successfully finished Verilog frontend.

-- Parsing `src/board/ecp5-evn.v' using frontend ` -vlog2k' --

11. Executing Verilog-2005 frontend: src/board/ecp5-evn.v
Parsing Verilog input from `src/board/ecp5-evn.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `build/GameBrian.v' using frontend ` -vlog2k' --

12. Executing Verilog-2005 frontend: build/GameBrian.v
Parsing Verilog input from `build/GameBrian.v' to AST representation.
Storing AST representation for module `$abstract\ClkDiv'.
Storing AST representation for module `$abstract\Blinky'.
Storing AST representation for module `$abstract\GameBrian'.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top top -json build/GameBrian.json' --

13. Executing SYNTH_ECP5 pass.

13.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

13.2. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

13.3. Executing HIERARCHY pass (managing design hierarchy).

13.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

13.4.1. Analyzing design hierarchy..
Top module:  \top
Parameter \CLK_FREQ = 200000000

13.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\GameBrian'.
Parameter \CLK_FREQ = 200000000
Generating RTLIL representation for module `$paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000'.

13.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\PLL200'.
Generating RTLIL representation for module `\PLL200'.

13.4.4. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000
Used module:     \PLL200

13.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_wb'.
Generating RTLIL representation for module `\picorv32_wb'.
Parameter \CLK_FREQ = 200000000
Parameter \LED_FREQ = 1

13.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Blinky'.
Parameter \CLK_FREQ = 200000000
Parameter \LED_FREQ = 1
Generating RTLIL representation for module `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky'.

13.4.7. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000
Used module:         \picorv32_wb
Used module:         $paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky
Used module:     \PLL200
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \COMPRESSED_ISA = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1'0
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \REGS_INIT_ZERO = 1'0
Parameter \MASKED_IRQ = 0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 0
Parameter \PROGADDR_IRQ = 16
Parameter \STACKADDR = 32'11111111111111111111111111111111

13.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \COMPRESSED_ISA = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1'0
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \REGS_INIT_ZERO = 1'0
Parameter \MASKED_IRQ = 0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 0
Parameter \PROGADDR_IRQ = 16
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32'.
Parameter \IN_FREQ = 200000000
Parameter \OUT_FREQ = 2

13.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ClkDiv'.
Parameter \IN_FREQ = 200000000
Parameter \OUT_FREQ = 2
Generating RTLIL representation for module `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv'.

13.4.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000
Used module:         \picorv32_wb
Used module:             $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32
Used module:         $paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky
Used module:             $paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv
Used module:     \PLL200

13.4.11. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000
Used module:         \picorv32_wb
Used module:             $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32
Used module:         $paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky
Used module:             $paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv
Used module:     \PLL200
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32'.
Removing unused module `$abstract\GameBrian'.
Removing unused module `$abstract\Blinky'.
Removing unused module `$abstract\ClkDiv'.
Removing unused module `$abstract\top'.
Removing unused module `$abstract\PLL275'.
Removing unused module `$abstract\PLL250'.
Removing unused module `$abstract\PLL200'.
Removing unused module `$abstract\PLL150'.
Removing unused module `$abstract\PLL100'.
Removing unused module `$abstract\PLL80'.
Removing unused module `$abstract\PLL75'.
Removing unused module `$abstract\PLL70'.
Removing unused module `$abstract\PLL65'.
Removing unused module `$abstract\PLL60'.
Removed 19 unused modules.

13.5. Executing PROC pass (convert processes to netlists).

13.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:213$120'.
Found and cleaned up 1 empty switch in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:0$925'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:0$925'.
Found and cleaned up 17 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
Found and cleaned up 1 empty switch in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1288$730'.
Found and cleaned up 6 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:548$366'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:548$366'.
Cleaned up 26 empty switches.

13.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:350$227 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:285$179 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:221$121 in module TRELLIS_DPR16X4.
Marked 2 switch rules as full_case in process $proc$build/GameBrian.v:19$927 in module $paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.
Marked 34 switch rules as full_case in process $proc$build/GameBrian.v:1301$746 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 1 switch rules as full_case in process $proc$build/GameBrian.v:1285$721 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 2 switch rules as full_case in process $proc$build/GameBrian.v:1261$709 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 2 switch rules as full_case in process $proc$build/GameBrian.v:1249$704 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 8 switch rules as full_case in process $proc$build/GameBrian.v:1153$669 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 3 switch rules as full_case in process $proc$build/GameBrian.v:893$406 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 3 switch rules as full_case in process $proc$build/GameBrian.v:864$404 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 2 switch rules as full_case in process $proc$build/GameBrian.v:838$400 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 48 switch rules as full_case in process $proc$build/GameBrian.v:724$399 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 4 switch rules as full_case in process $proc$build/GameBrian.v:561$375 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 1 switch rules as full_case in process $proc$build/GameBrian.v:440$337 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Removed 2 dead cases from process $proc$build/GameBrian.v:413$334 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 2 switch rules as full_case in process $proc$build/GameBrian.v:413$334 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 1 switch rules as full_case in process $proc$build/GameBrian.v:403$329 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 1 switch rules as full_case in process $proc$build/GameBrian.v:354$255 in module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Marked 1 switch rules as full_case in process $proc$build/GameBrian.v:49$238 in module $paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.
Marked 3 switch rules as full_case in process $proc$build/GameBrian.v:2264$237 in module picorv32_wb.
Removed a total of 2 dead cases.

13.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 103 assignments to connections.

13.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$228'.
  Set init value: \Q = 1'0
Found init rule in `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:0$932'.
  Set init value: \clk_out = 1'1
  Set init value: \counter = 28'0000000000000000000000000000
Found init rule in `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:0$240'.
  Set init value: \leds = 8'00000000

13.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:19$927'.
Found async reset \rst in `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:49$238'.

13.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~196 debug messages>

13.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$228'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:350$227'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
Creating decoders for process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:285$179'.
     1/3: $1$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:287$178_EN[3:0]$185
     2/3: $1$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:287$178_DATA[3:0]$184
     3/3: $1$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:287$178_ADDR[3:0]$183
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:221$121'.
     1/3: $1$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:223$119_EN[3:0]$127
     2/3: $1$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:223$119_DATA[3:0]$126
     3/3: $1$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:223$119_ADDR[3:0]$125
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:213$120'.
Creating decoders for process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:0$932'.
Creating decoders for process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:12$931'.
Creating decoders for process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:19$927'.
     1/2: $0\counter[27:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
     1/78: $17\next_irq_pending[2:2]
     2/78: $16\next_irq_pending[2:2]
     3/78: $15\next_irq_pending[2:2]
     4/78: $14\next_irq_pending[2:2]
     5/78: $13\next_irq_pending[2:2]
     6/78: $12\next_irq_pending[2:2]
     7/78: $11\next_irq_pending[2:2]
     8/78: $2\next_irq_pending[31:0] [31:2]
     9/78: $3\set_mem_do_rdata[0:0]
    10/78: $2\next_irq_pending[31:0] [1]
    11/78: $3\set_mem_do_wdata[0:0]
    12/78: $2\next_irq_pending[31:0] [0]
    13/78: $4\set_mem_do_rinst[0:0]
    14/78: $3\set_mem_do_rinst[0:0]
    15/78: $4\set_mem_do_wdata[0:0]
    16/78: $9\next_irq_pending[1:1]
    17/78: $8\next_irq_pending[1:1]
    18/78: $7\next_irq_pending[1:1]
    19/78: $4\set_mem_do_rdata[0:0]
    20/78: $5\next_irq_pending[1:1]
    21/78: $4\next_irq_pending[1:1]
    22/78: $10\next_irq_pending[1:1]
    23/78: $5\set_mem_do_rinst[0:0]
    24/78: $6\next_irq_pending[1:1]
    25/78: $3\next_irq_pending[31:0]
    26/78: $3\current_pc[31:0]
    27/78: $2\current_pc[31:0]
    28/78: $2\set_mem_do_wdata[0:0]
    29/78: $2\set_mem_do_rdata[0:0]
    30/78: $2\set_mem_do_rinst[0:0]
    31/78: $1\next_irq_pending[31:0]
    32/78: $1\current_pc[31:0]
    33/78: $1\set_mem_do_wdata[0:0]
    34/78: $1\set_mem_do_rdata[0:0]
    35/78: $1\set_mem_do_rinst[0:0]
    36/78: $0\trace_data[35:0]
    37/78: $0\count_cycle[63:0]
    38/78: $0\trace_valid[0:0]
    39/78: $0\do_waitirq[0:0]
    40/78: $0\decoder_pseudo_trigger[0:0]
    41/78: $0\decoder_trigger[0:0]
    42/78: $0\alu_wait_2[0:0]
    43/78: $0\alu_wait[0:0]
    44/78: $0\reg_out[31:0]
    45/78: $0\reg_sh[4:0]
    46/78: $0\trap[0:0]
    47/78: $0\pcpi_timeout[0:0]
    48/78: $0\latched_rd[4:0]
    49/78: $0\latched_is_lb[0:0]
    50/78: $0\latched_is_lh[0:0]
    51/78: $0\latched_is_lu[0:0]
    52/78: $0\latched_trace[0:0]
    53/78: $0\latched_compr[0:0]
    54/78: $0\latched_branch[0:0]
    55/78: $0\latched_stalu[0:0]
    56/78: $0\latched_store[0:0]
    57/78: $0\irq_state[1:0]
    58/78: $0\cpu_state[7:0]
    59/78: $0\dbg_rs2val_valid[0:0]
    60/78: $0\dbg_rs1val_valid[0:0]
    61/78: $0\dbg_rs2val[31:0]
    62/78: $0\dbg_rs1val[31:0]
    63/78: $0\mem_do_wdata[0:0]
    64/78: $0\mem_do_rdata[0:0]
    65/78: $0\mem_do_rinst[0:0]
    66/78: $0\mem_do_prefetch[0:0]
    67/78: $0\mem_wordsize[1:0]
    68/78: $0\timer[31:0]
    69/78: $0\irq_mask[31:0]
    70/78: $0\irq_active[0:0]
    71/78: $0\irq_delay[0:0]
    72/78: $0\reg_op2[31:0]
    73/78: $0\reg_op1[31:0]
    74/78: $0\reg_next_pc[31:0]
    75/78: $0\reg_pc[31:0]
    76/78: $0\count_instr[63:0]
    77/78: $0\eoi[31:0]
    78/78: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1288$730'.
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1285$721'.
     1/3: $1$memwr$\cpuregs$build/GameBrian.v:1287$254_EN[31:0]$729
     2/3: $1$memwr$\cpuregs$build/GameBrian.v:1287$254_DATA[31:0]$728
     3/3: $1$memwr$\cpuregs$build/GameBrian.v:1287$254_ADDR[4:0]$727
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1261$709'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1249$704'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1248$703'.
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1224$681'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1153$669'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
     1/77: $0\decoded_rs1[4:0] [4]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[4:0] [3:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[4:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:724$399'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_valid[0:0]
     9/9: $0\mem_instr[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:440$337'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:413$334'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:403$329'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:0$240'.
Creating decoders for process `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:49$238'.
     1/1: $0\leds[7:0]
Creating decoders for process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
     1/9: $0\state[1:0]
     2/9: $0\mem_rdata[31:0]
     3/9: $0\mem_ready[0:0]
     4/9: $0\wbm_cyc_o[0:0]
     5/9: $0\wbm_stb_o[0:0]
     6/9: $0\wbm_we_o[0:0]
     7/9: $0\wbm_sel_o[3:0]
     8/9: $0\wbm_dat_o[31:0]
     9/9: $0\wbm_adr_o[31:0]

13.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.\toggle_val' from process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:12$931'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cpuregs_rs1' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1288$730'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cpuregs_rs2' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1288$730'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoded_rs' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1288$730'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cpuregs_write' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1261$709'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cpuregs_wrdata' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1261$709'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\clear_prefetched_high_word' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1249$704'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_out' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1224$681'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_out_0' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1224$681'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_ascii_state' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1153$669'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_insn_opcode' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_ascii_instr' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_insn_imm' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_insn_rs1' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_insn_rs2' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_insn_rd' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\new_ascii_instr' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:724$399'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_add_sub' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_shl' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_shr' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_eq' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_ltu' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_lts' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_la_wdata' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:413$334'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_la_wstrb' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:413$334'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_rdata_word' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:413$334'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_int_wr' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_int_rd' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_int_wait' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.
No latch inferred for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_int_ready' from process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.

13.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:350$227'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:287$178_ADDR' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:285$179'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:287$178_DATA' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:285$179'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:287$178_EN' using process `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:285$179'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:223$119_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:221$121'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:223$119_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:221$121'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:223$119_EN' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:221$121'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:213$120'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.\clk_out' using process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:19$927'.
  created $dff cell `$procdff$3805' with negative edge clock.
Creating register for signal `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.\counter' using process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:19$927'.
  created $adff cell `$procdff$3808' with negative edge clock and positive level reset.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\trap' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_valid' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\eoi' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\trace_valid' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\trace_data' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\count_cycle' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\count_instr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\reg_pc' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\reg_next_pc' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\reg_op1' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\reg_op2' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\reg_out' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\reg_sh' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\irq_delay' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\irq_active' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\irq_mask' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\irq_pending' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\timer' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_wordsize' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_do_prefetch' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_do_rinst' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_do_rdata' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_do_wdata' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoder_trigger' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoder_trigger_q' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoder_pseudo_trigger' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_rs1val' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_rs2val' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_rs1val_valid' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_rs2val_valid' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cpu_state' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\irq_state' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\set_mem_do_rinst' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\set_mem_do_rdata' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\set_mem_do_wdata' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_store' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_stalu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_branch' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_compr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_trace' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_is_lu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_is_lh' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_is_lb' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\latched_rd' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\current_pc' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_timeout' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\next_irq_pending' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\do_waitirq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_out_q' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_out_0_q' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_wait' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\alu_wait_2' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$memwr$\cpuregs$build/GameBrian.v:1287$254_ADDR' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1285$721'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$memwr$\cpuregs$build/GameBrian.v:1287$254_DATA' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1285$721'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$memwr$\cpuregs$build/GameBrian.v:1287$254_EN' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1285$721'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\clear_prefetched_high_word_q' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1248$703'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\pcpi_insn' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_lui' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_auipc' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_jal' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_jalr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_beq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_bne' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_blt' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_bge' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_bltu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_bgeu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_lb' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_lh' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_lw' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_lbu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_lhu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sb' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sh' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sw' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_addi' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_slti' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sltiu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_xori' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_ori' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_andi' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_slli' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_srli' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_srai' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_add' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sub' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sll' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_slt' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sltu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_xor' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_srl' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_sra' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_or' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_and' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_rdcycle' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_rdcycleh' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_rdinstr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_rdinstrh' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_ecall_ebreak' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_fence' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_getq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_setq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_retirq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_maskirq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_waitirq' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\instr_timer' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoded_rd' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoded_rs1' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoded_rs2' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoded_imm' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\decoded_imm_j' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\compressed_instr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_lui_auipc_jal' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_slli_srli_srai' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_sb_sh_sw' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_sll_srl_sra' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_slti_blt_slt' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_lbu_lhu_lw' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_alu_reg_imm' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_alu_reg_reg' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\is_compare' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_insn_addr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\q_ascii_instr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\q_insn_imm' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\q_insn_opcode' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\q_insn_rs1' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\q_insn_rs2' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\q_insn_rd' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_next' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\dbg_valid_insn' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cached_ascii_instr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cached_insn_imm' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cached_insn_opcode' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cached_insn_rs1' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cached_insn_rs2' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\cached_insn_rd' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_instr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_valid' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_addr' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_wdata' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_wstrb' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_state' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_la_secondword' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\prefetched_high_word' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_16bit_buffer' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\next_insn_opcode' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:440$337'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_rdata_q' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:440$337'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\mem_la_firstword_reg' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:403$329'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.\last_mem_valid' using process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:403$329'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.\leds' using process `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:49$238'.
  created $adff cell `$procdff$3966' with positive edge clock and positive level reset.
Creating register for signal `\picorv32_wb.\wbm_adr_o' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\picorv32_wb.\wbm_dat_o' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\picorv32_wb.\wbm_sel_o' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\picorv32_wb.\wbm_we_o' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\picorv32_wb.\wbm_stb_o' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\picorv32_wb.\wbm_cyc_o' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\picorv32_wb.\mem_ready' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\picorv32_wb.\mem_rdata' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\picorv32_wb.\state' using process `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
  created $dff cell `$procdff$3975' with positive edge clock.

13.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$228'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:350$227'.
Removing empty process `TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:350$227'.
Removing empty process `DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$202'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:285$179'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$145'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:221$121'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:213$120'.
Removing empty process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:0$932'.
Removing empty process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:12$931'.
Found and cleaned up 1 empty switch in `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:19$927'.
Removing empty process `$paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.$proc$build/GameBrian.v:19$927'.
Found and cleaned up 53 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1301$746'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1288$730'.
Found and cleaned up 1 empty switch in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1285$721'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1285$721'.
Found and cleaned up 2 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1261$709'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1261$709'.
Found and cleaned up 2 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1249$704'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1249$704'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1248$703'.
Found and cleaned up 2 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1224$681'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1224$681'.
Found and cleaned up 8 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1153$669'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1153$669'.
Found and cleaned up 22 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:893$406'.
Found and cleaned up 3 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:864$404'.
Found and cleaned up 5 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:838$400'.
Found and cleaned up 48 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:724$399'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:724$399'.
Found and cleaned up 16 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:561$375'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:1214$914'.
Found and cleaned up 19 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:440$337'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:440$337'.
Found and cleaned up 3 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:413$334'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:413$334'.
Found and cleaned up 2 empty switches in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:403$329'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:403$329'.
Found and cleaned up 1 empty switch in `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.
Removing empty process `$paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.$proc$build/GameBrian.v:354$255'.
Removing empty process `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:0$240'.
Removing empty process `$paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.$proc$build/GameBrian.v:49$238'.
Found and cleaned up 4 empty switches in `\picorv32_wb.$proc$build/GameBrian.v:2264$237'.
Removing empty process `picorv32_wb.$proc$build/GameBrian.v:2264$237'.
Cleaned up 196 empty switches.

13.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.
<suppressed ~5 debug messages>
Optimizing module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
<suppressed ~827 debug messages>
Optimizing module $paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.
<suppressed ~1 debug messages>
Optimizing module picorv32_wb.
<suppressed ~8 debug messages>
Optimizing module PLL200.
Optimizing module $paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000.
Optimizing module top.

13.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$11d79a30b7bf3af2b92d10c20fd851044fc94692\ClkDiv.
Deleting now unused module $paramod$6ce030db3796b28030d2721a573c1331c27d5357\picorv32.
Deleting now unused module $paramod$d43af3004fcac1e785bea9b0ccfcea519b3db9b6\Blinky.
Deleting now unused module picorv32_wb.
Deleting now unused module PLL200.
Deleting now unused module $paramod\GameBrian\CLK_FREQ=s32'00001011111010111100001000000000.
<suppressed ~7 debug messages>

13.7. Executing TRIBUF pass.

13.8. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port top.GBA_A to input.
Demoting inout port top.GBA_AD to input.

13.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~27 debug messages>

13.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3314 unused cells and 6338 unused wires.
<suppressed ~3732 debug messages>

13.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\ser_tx is used but has no driver.
Warning: Wire top.\sd_sck is used but has no driver.
Warning: Wire top.\sd_mosi is used but has no driver.
Warning: Wire top.\sd_cs is used but has no driver.
Warning: Wire top.\GBA_nREQ is used but has no driver.
Found and reported 5 problems.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 81 unused wires.
<suppressed ~81 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.12.16. Finished OPT passes. (There is nothing left to do.)

13.13. Executing FSM pass (extract and optimize FSM).

13.13.1. Executing FSM_DETECT pass (finding FSMs in design).

13.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.14. Executing OPT pass (performing simple optimizations).

13.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

13.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\gb.\b.\ledclk.$procdff$3805 ($dff) from module top (D = $flatten\gb.\b.\ledclk.$logic_not$build/GameBrian.v:24$929_Y, Q = \gb.b.ledclk.clk_out).

13.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

13.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.14.9. Rerunning OPT passes. (Maybe there is more to do..)

13.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

13.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.14.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.14.16. Finished OPT passes. (There is nothing left to do.)

13.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gb.\b.$add$build/GameBrian.v:53$239 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$flatten\gb.\b.$add$build/GameBrian.v:53$239 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\gb.\b.\ledclk.$add$build/GameBrian.v:27$930 ($add).
Removed top 4 bits (of 32) from port Y of cell top.$flatten\gb.\b.\ledclk.$add$build/GameBrian.v:27$930 ($add).
Removed top 2 bits (of 28) from port B of cell top.$flatten\gb.\b.\ledclk.$eq$build/GameBrian.v:22$928 ($eq).
Removed top 4 bits (of 32) from wire top.$flatten\gb.\b.\ledclk.$add$build/GameBrian.v:27$930_Y.

13.16. Executing PEEPOPT pass (run peephole optimizers).

13.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

13.18. Executing SHARE pass (SAT-based resource sharing).

13.19. Executing TECHMAP pass (map to technology primitives).

13.19.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

13.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.22. Executing TECHMAP pass (map to technology primitives).

13.22.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

13.22.2. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

13.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\gb.\b.$add$build/GameBrian.v:53$239 ($add).
  creating $macc model for $flatten\gb.\b.\ledclk.$add$build/GameBrian.v:27$930 ($add).
  creating $alu model for $macc $flatten\gb.\b.\ledclk.$add$build/GameBrian.v:27$930.
  creating $alu model for $macc $flatten\gb.\b.$add$build/GameBrian.v:53$239.
  creating $alu cell for $flatten\gb.\b.$add$build/GameBrian.v:53$239: $auto$alumacc.cc:485:replace_alu$3991
  creating $alu cell for $flatten\gb.\b.\ledclk.$add$build/GameBrian.v:27$930: $auto$alumacc.cc:485:replace_alu$3994
  created 2 $alu and 0 $macc cells.

13.24. Executing OPT pass (performing simple optimizations).

13.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

13.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.24.6. Executing OPT_DFF pass (perform DFF optimizations).

13.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.24.9. Finished OPT passes. (There is nothing left to do.)

13.25. Executing MEMORY pass.

13.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

13.28. Executing TECHMAP pass (map to technology primitives).

13.28.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

13.28.2. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

13.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.29.3. Executing OPT_DFF pass (perform DFF optimizations).

13.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.29.5. Finished fast OPT passes.

13.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.31. Executing OPT pass (performing simple optimizations).

13.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

13.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.31.6. Executing OPT_DFF pass (perform DFF optimizations).

13.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.31.9. Finished OPT passes. (There is nothing left to do.)

13.32. Executing TECHMAP pass (map to technology primitives).

13.32.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.32.2. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

13.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$200b9977acfd333433396bc8e744688584077592\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~203 debug messages>

13.33. Executing OPT pass (performing simple optimizations).

13.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~184 debug messages>

13.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

13.33.3. Executing OPT_DFF pass (perform DFF optimizations).

13.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 26 unused cells and 115 unused wires.
<suppressed ~27 debug messages>

13.33.5. Finished fast OPT passes.

13.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.36. Executing TECHMAP pass (map to technology primitives).

13.36.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

13.36.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~119 debug messages>

13.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

13.40. Executing ATTRMVCP pass (move or copy attributes).

13.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 185 unused wires.
<suppressed ~1 debug messages>

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.43. Executing ABC9 pass.

13.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

13.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

13.43.3. Executing PROC pass (convert processes to netlists).

13.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:344$4794 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

13.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

13.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$4795'.
  Set init value: \Q = 1'0

13.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:344$4794'.

13.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

13.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$4795'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:344$4794'.
     1/1: $0\Q[0:0]

13.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:344$4794'.
  created $adff cell `$procdff$4800' with positive edge clock and positive level reset.

13.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:0$4795'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:344$4794'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_sim.v:344$4794'.
Cleaned up 1 empty switch.

13.43.3.12. Executing OPT_EXPR pass (perform const folding).

13.43.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

13.43.5. Executing ABC9_OPS pass (helper functions for ABC9).

13.43.6. Executing PROC pass (convert processes to netlists).

13.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

13.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

13.43.6.4. Executing PROC_INIT pass (extract init attributes).

13.43.6.5. Executing PROC_ARST pass (detect async resets in processes).

13.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

13.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

13.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

13.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.43.6.12. Executing OPT_EXPR pass (perform const folding).

13.43.7. Executing TECHMAP pass (map to technology primitives).

13.43.7.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.43.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~162 debug messages>

13.43.8. Executing OPT pass (performing simple optimizations).

13.43.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

13.43.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

13.43.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.43.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Performed a total of 0 changes.

13.43.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

13.43.8.6. Executing OPT_DFF pass (perform DFF optimizations).

13.43.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..

13.43.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

13.43.8.9. Finished OPT passes. (There is nothing left to do.)

13.43.9. Executing TECHMAP pass (map to technology primitives).

13.43.9.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

13.43.9.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
No more expansions possible.
<suppressed ~39 debug messages>

13.43.10. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

13.43.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

13.43.12. Executing ABC9_OPS pass (helper functions for ABC9).

13.43.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

13.43.14. Executing TECHMAP pass (map to technology primitives).

13.43.14.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.43.14.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~201 debug messages>

13.43.15. Executing OPT pass (performing simple optimizations).

13.43.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

13.43.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

13.43.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.43.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.43.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.43.15.6. Executing OPT_DFF pass (perform DFF optimizations).

13.43.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

13.43.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.43.15.9. Rerunning OPT passes. (Maybe there is more to do..)

13.43.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.43.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

13.43.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

13.43.15.13. Executing OPT_DFF pass (perform DFF optimizations).

13.43.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

13.43.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

13.43.15.16. Finished OPT passes. (There is nothing left to do.)

13.43.16. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

13.43.17. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 55 cells with 304 new cells, skipped 165 cells.
  replaced 2 cell types:
      27 $_OR_
      28 $_MUX_
  not replaced 8 cell types:
       8 $scopeinfo
      64 $_NOT_
       1 $_AND_
       1 TRELLIS_FF
       1 EHXPLLL
      36 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
      36 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
      18 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

13.43.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

13.43.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

13.43.17.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 112 AND gates and 585 wires from module `top' to a netlist network with 73 inputs and 98 outputs.

13.43.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

13.43.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     73/     98  and =      56  lev =    6 (0.52)  mem = 0.01 MB  box = 54  bb = 36
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     73/     98  and =      79  lev =    6 (0.23)  mem = 0.01 MB  ch =   19  box = 54  bb = 36
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =      79.  Ch =    19.  Total mem =    0.09 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 1836.00.  Ar =      54.0.  Edge =       96.  Cut =      716.  T =     0.00 sec
ABC: P:  Del = 1836.00.  Ar =      54.0.  Edge =       96.  Cut =      716.  T =     0.00 sec
ABC: P:  Del = 1836.00.  Ar =      48.0.  Edge =       97.  Cut =      919.  T =     0.00 sec
ABC: F:  Del = 1836.00.  Ar =      42.0.  Edge =       96.  Cut =      707.  T =     0.00 sec
ABC: A:  Del = 1836.00.  Ar =      42.0.  Edge =       96.  Cut =      706.  T =     0.00 sec
ABC: A:  Del = 1836.00.  Ar =      42.0.  Edge =       96.  Cut =      706.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     73/     98  and =      76  lev =    6 (0.23)  mem = 0.01 MB  box = 54  bb = 36
ABC: Mapping (K=7)  :  lut =     20  edge =      96  lev =    3 (0.12)  levB =   15  mem = 0.00 MB
ABC: LUT = 20 : 2=1 5.0 %  3=0 0.0 %  4=3 15.0 %  5=15 75.0 %  6=0 0.0 %  7=1 5.0 %  Ave = 4.80
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.01 seconds, total: 0.01 seconds

13.43.17.6. Executing AIGER frontend.
<suppressed ~354 debug messages>
Removed 78 unused cells and 560 unused wires.

13.43.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       31
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:       36
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       18
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       50
Removing temp directory.

13.43.18. Executing TECHMAP pass (map to technology primitives).

13.43.18.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

13.43.18.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~98 debug messages>
Removed 0 unused cells and 1449 unused wires.

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/brian/Workspace/lunar/tools/oss-cad-suite/20240924/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$8a648c97c3e62465611b5be8c7105d15e3e9f587\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$aada4a496a3d13867e5cfef1e2de1b5420571c8f\$lut for cells of type $lut.
Using template $paramod$3306ed2157b09480706bbacb475ae01ac9d07148\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~246 debug messages>

13.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$aiger5900$187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$auto$opt_dff.cc:219:make_patterns_logic$3987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5901$lut$flatten\gb.\b.\ledclk.$0\counter[27:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
Removed 0 unused cells and 88 unused wires.

13.46. Executing AUTONAME pass.
Renamed 763 objects in module top (21 iterations).
<suppressed ~228 debug messages>

13.47. Executing HIERARCHY pass (managing design hierarchy).

13.47.1. Analyzing design hierarchy..
Top module:  \top

13.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

13.48. Printing statistics.

=== top ===

   Number of wires:                193
   Number of wire bits:            593
   Number of public wires:         193
   Number of public wire bits:     593
   Number of ports:                 21
   Number of port bits:             57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $scopeinfo                      8
     CCU2C                          18
     EHXPLLL                         1
     L6MUX21                         3
     LUT4                           53
     PFUMX                          19
     TRELLIS_FF                     37

13.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

13.50. Executing JSON backend.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 9eb9a53567, CPU: user 0.73s system 0.02s, MEM: 58.34 MB peak
Yosys 0.45+139 (git sha1 8e1e2b9a3, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 31% 43x read_verilog (0 sec), 13% 23x opt_expr (0 sec), ...
