The design was never tested on the FPGA. For more detailes refer to the the Discussion chapter.