{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737383312519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737383312523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 09:28:32 2025 " "Processing started: Mon Jan 20 09:28:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737383312523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383312523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dbg_top -c dbg_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off dbg_top -c dbg_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383312523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1737383312632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737383312632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/lib/math/src/math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/edauser/Documents/hwmod_ws2024/lib/math/src/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Found design unit 1: math_pkg" {  } { { "../../../lib/math/src/math_pkg.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/math/src/math_pkg.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317352 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Found design unit 2: math_pkg-body" {  } { { "../../../lib/math/src/math_pkg.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/math/src/math_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/lib/util/src/util_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/edauser/Documents/hwmod_ws2024/lib/util/src/util_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util_pkg " "Found design unit 1: util_pkg" {  } { { "../../../lib/util/src/util_pkg.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/util/src/util_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317353 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util_pkg-body " "Found design unit 2: util_pkg-body" {  } { { "../../../lib/util/src/util_pkg.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/util/src/util_pkg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbg_top-dbg_top_arch " "Found design unit 1: dbg_top-dbg_top_arch" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317354 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbg_top " "Found entity 1: dbg_top" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/top_arch.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/edauser/Documents/hwmod_ws2024/chapter3/running_light/top_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "../top_arch.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/top_arch.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/src/running_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edauser/Documents/hwmod_ws2024/chapter3/running_light/src/running_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 running_light-arch " "Found design unit 1: running_light-arch" {  } { { "../src/running_light.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/src/running_light.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317354 ""} { "Info" "ISGN_ENTITY_NAME" "1 running_light " "Found entity 1: running_light" {  } { { "../src/running_light.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/src/running_light.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_core " "Found entity 1: dbg_core" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737383317366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383317366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dbg_top " "Elaborating entity \"dbg_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737383317385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_inst " "Elaborating entity \"top\" for hierarchy \"top:top_inst\"" {  } { { "../../../lib/top/src/dbg_top.vhd" "top_inst" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737383317388 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex0 top.vhd(14) " "VHDL Signal Declaration warning at top.vhd(14): used explicit default value for signal \"hex0\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex1 top.vhd(15) " "VHDL Signal Declaration warning at top.vhd(15): used explicit default value for signal \"hex1\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex2 top.vhd(16) " "VHDL Signal Declaration warning at top.vhd(16): used explicit default value for signal \"hex2\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex3 top.vhd(17) " "VHDL Signal Declaration warning at top.vhd(17): used explicit default value for signal \"hex3\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex4 top.vhd(18) " "VHDL Signal Declaration warning at top.vhd(18): used explicit default value for signal \"hex4\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex5 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"hex5\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex6 top.vhd(20) " "VHDL Signal Declaration warning at top.vhd(20): used explicit default value for signal \"hex6\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex7 top.vhd(21) " "VHDL Signal Declaration warning at top.vhd(21): used explicit default value for signal \"hex7\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ledg top.vhd(24) " "VHDL Signal Declaration warning at top.vhd(24): used explicit default value for signal \"ledg\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "snes_latch top.vhd(31) " "VHDL Signal Declaration warning at top.vhd(31): used explicit default value for signal \"snes_latch\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "snes_clk top.vhd(32) " "VHDL Signal Declaration warning at top.vhd(32): used explicit default value for signal \"snes_clk\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317389 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_addr top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used explicit default value for signal \"sram_addr\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_ub_n top.vhd(38) " "VHDL Signal Declaration warning at top.vhd(38): used explicit default value for signal \"sram_ub_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_lb_n top.vhd(39) " "VHDL Signal Declaration warning at top.vhd(39): used explicit default value for signal \"sram_lb_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_we_n top.vhd(40) " "VHDL Signal Declaration warning at top.vhd(40): used explicit default value for signal \"sram_we_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_ce_n top.vhd(41) " "VHDL Signal Declaration warning at top.vhd(41): used explicit default value for signal \"sram_ce_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_oe_n top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used explicit default value for signal \"sram_oe_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_xck top.vhd(45) " "VHDL Signal Declaration warning at top.vhd(45): used explicit default value for signal \"wm8731_xck\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_dacdat top.vhd(48) " "VHDL Signal Declaration warning at top.vhd(48): used explicit default value for signal \"wm8731_dacdat\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_daclrck top.vhd(49) " "VHDL Signal Declaration warning at top.vhd(49): used explicit default value for signal \"wm8731_daclrck\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_bclk top.vhd(50) " "VHDL Signal Declaration warning at top.vhd(50): used explicit default value for signal \"wm8731_bclk\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux top.vhd(53) " "VHDL Signal Declaration warning at top.vhd(53): used explicit default value for signal \"aux\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_r top.vhd(56) " "VHDL Signal Declaration warning at top.vhd(56): used explicit default value for signal \"vga_dac_r\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_g top.vhd(57) " "VHDL Signal Declaration warning at top.vhd(57): used explicit default value for signal \"vga_dac_g\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_b top.vhd(58) " "VHDL Signal Declaration warning at top.vhd(58): used explicit default value for signal \"vga_dac_b\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_clk top.vhd(59) " "VHDL Signal Declaration warning at top.vhd(59): used explicit default value for signal \"vga_dac_clk\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_sync_n top.vhd(60) " "VHDL Signal Declaration warning at top.vhd(60): used explicit default value for signal \"vga_dac_sync_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_blank_n top.vhd(61) " "VHDL Signal Declaration warning at top.vhd(61): used explicit default value for signal \"vga_dac_blank_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_hsync top.vhd(62) " "VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal \"vga_hsync\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_vsync top.vhd(63) " "VHDL Signal Declaration warning at top.vhd(63): used explicit default value for signal \"vga_vsync\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_en top.vhd(67) " "VHDL Signal Declaration warning at top.vhd(67): used explicit default value for signal \"char_lcd_en\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_rw top.vhd(68) " "VHDL Signal Declaration warning at top.vhd(68): used explicit default value for signal \"char_lcd_rw\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_rs top.vhd(69) " "VHDL Signal Declaration warning at top.vhd(69): used explicit default value for signal \"char_lcd_rs\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_on top.vhd(70) " "VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal \"char_lcd_on\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_blon top.vhd(71) " "VHDL Signal Declaration warning at top.vhd(71): used explicit default value for signal \"char_lcd_blon\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tx top.vhd(74) " "VHDL Signal Declaration warning at top.vhd(74): used explicit default value for signal \"tx\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/top.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 1 0 "Analysis & Synthesis" 0 -1 1737383317390 "|dbg_top|top:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "running_light top:top_inst\|running_light:led_controller " "Elaborating entity \"running_light\" for hierarchy \"top:top_inst\|running_light:led_controller\"" {  } { { "../top_arch.vhd" "led_controller" { Text "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/top_arch.vhd" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737383317394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbg_core dbg_core:dbg_core_inst " "Elaborating entity \"dbg_core\" for hierarchy \"dbg_core:dbg_core_inst\"" {  } { { "../../../lib/top/src/dbg_top.vhd" "dbg_core_inst" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737383317405 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 1 0 "Analysis & Synthesis" 0 -1 1737383317884 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gc_data " "bidirectional pin \"gc_data\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[0\] " "bidirectional pin \"sram_dq\[0\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[1\] " "bidirectional pin \"sram_dq\[1\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[2\] " "bidirectional pin \"sram_dq\[2\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[3\] " "bidirectional pin \"sram_dq\[3\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[4\] " "bidirectional pin \"sram_dq\[4\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[5\] " "bidirectional pin \"sram_dq\[5\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[6\] " "bidirectional pin \"sram_dq\[6\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[7\] " "bidirectional pin \"sram_dq\[7\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[8\] " "bidirectional pin \"sram_dq\[8\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[9\] " "bidirectional pin \"sram_dq\[9\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[10\] " "bidirectional pin \"sram_dq\[10\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[11\] " "bidirectional pin \"sram_dq\[11\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[12\] " "bidirectional pin \"sram_dq\[12\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[13\] " "bidirectional pin \"sram_dq\[13\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[14\] " "bidirectional pin \"sram_dq\[14\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_dq\[15\] " "bidirectional pin \"sram_dq\[15\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "wm8731_sdat " "bidirectional pin \"wm8731_sdat\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "wm8731_sclk " "bidirectional pin \"wm8731_sclk\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[0\] " "bidirectional pin \"char_lcd_data\[0\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[1\] " "bidirectional pin \"char_lcd_data\[1\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[2\] " "bidirectional pin \"char_lcd_data\[2\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[3\] " "bidirectional pin \"char_lcd_data\[3\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[4\] " "bidirectional pin \"char_lcd_data\[4\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[5\] " "bidirectional pin \"char_lcd_data\[5\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[6\] " "bidirectional pin \"char_lcd_data\[6\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "char_lcd_data\[7\] " "bidirectional pin \"char_lcd_data\[7\]\" has no driver" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737383318126 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 1 0 "Analysis & Synthesis" 0 -1 1737383318126 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/running_light.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/src/running_light.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737383318128 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737383318128 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "emulated_gc_data~synth " "Node \"emulated_gc_data~synth\"" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318161 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 1 0 "Analysis & Synthesis" 0 -1 1737383318161 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] GND " "Pin \"hex5\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] GND " "Pin \"hex6\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] GND " "Pin \"hex7\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[0\] GND " "Pin \"ledg\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[10\] GND " "Pin \"ledr\[10\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[11\] GND " "Pin \"ledr\[11\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[12\] GND " "Pin \"ledr\[12\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[13\] GND " "Pin \"ledr\[13\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[14\] GND " "Pin \"ledr\[14\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[15\] GND " "Pin \"ledr\[15\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[16\] GND " "Pin \"ledr\[16\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[17\] GND " "Pin \"ledr\[17\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "snes_latch GND " "Pin \"snes_latch\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|snes_latch"} { "Warning" "WMLS_MLS_STUCK_PIN" "snes_clk GND " "Pin \"snes_clk\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|snes_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[0\] GND " "Pin \"sram_addr\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[1\] GND " "Pin \"sram_addr\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[2\] GND " "Pin \"sram_addr\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[3\] GND " "Pin \"sram_addr\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[4\] GND " "Pin \"sram_addr\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[5\] GND " "Pin \"sram_addr\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[6\] GND " "Pin \"sram_addr\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[7\] GND " "Pin \"sram_addr\[7\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[8\] GND " "Pin \"sram_addr\[8\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[9\] GND " "Pin \"sram_addr\[9\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[10\] GND " "Pin \"sram_addr\[10\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[11\] GND " "Pin \"sram_addr\[11\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[12\] GND " "Pin \"sram_addr\[12\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[13\] GND " "Pin \"sram_addr\[13\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[14\] GND " "Pin \"sram_addr\[14\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[15\] GND " "Pin \"sram_addr\[15\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[16\] GND " "Pin \"sram_addr\[16\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[17\] GND " "Pin \"sram_addr\[17\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[18\] GND " "Pin \"sram_addr\[18\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[19\] GND " "Pin \"sram_addr\[19\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n GND " "Pin \"sram_we_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe_n GND " "Pin \"sram_oe_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|sram_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "wm8731_xck GND " "Pin \"wm8731_xck\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|wm8731_xck"} { "Warning" "WMLS_MLS_STUCK_PIN" "wm8731_dacdat GND " "Pin \"wm8731_dacdat\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|wm8731_dacdat"} { "Warning" "WMLS_MLS_STUCK_PIN" "wm8731_daclrck GND " "Pin \"wm8731_daclrck\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|wm8731_daclrck"} { "Warning" "WMLS_MLS_STUCK_PIN" "wm8731_bclk GND " "Pin \"wm8731_bclk\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|wm8731_bclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[0\] GND " "Pin \"aux\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[1\] GND " "Pin \"aux\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[2\] GND " "Pin \"aux\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[3\] GND " "Pin \"aux\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[4\] GND " "Pin \"aux\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[5\] GND " "Pin \"aux\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[6\] GND " "Pin \"aux\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[7\] GND " "Pin \"aux\[7\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[8\] GND " "Pin \"aux\[8\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[9\] GND " "Pin \"aux\[9\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[10\] GND " "Pin \"aux\[10\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[11\] GND " "Pin \"aux\[11\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[12\] GND " "Pin \"aux\[12\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[13\] GND " "Pin \"aux\[13\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[14\] GND " "Pin \"aux\[14\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aux\[15\] GND " "Pin \"aux\[15\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|aux[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[0\] GND " "Pin \"vga_dac_r\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[1\] GND " "Pin \"vga_dac_r\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[2\] GND " "Pin \"vga_dac_r\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[3\] GND " "Pin \"vga_dac_r\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[4\] GND " "Pin \"vga_dac_r\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[5\] GND " "Pin \"vga_dac_r\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[6\] GND " "Pin \"vga_dac_r\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_r\[7\] GND " "Pin \"vga_dac_r\[7\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[0\] GND " "Pin \"vga_dac_g\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[1\] GND " "Pin \"vga_dac_g\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[2\] GND " "Pin \"vga_dac_g\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[3\] GND " "Pin \"vga_dac_g\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[4\] GND " "Pin \"vga_dac_g\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[5\] GND " "Pin \"vga_dac_g\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[6\] GND " "Pin \"vga_dac_g\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_g\[7\] GND " "Pin \"vga_dac_g\[7\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[0\] GND " "Pin \"vga_dac_b\[0\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[1\] GND " "Pin \"vga_dac_b\[1\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[2\] GND " "Pin \"vga_dac_b\[2\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[3\] GND " "Pin \"vga_dac_b\[3\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[4\] GND " "Pin \"vga_dac_b\[4\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[5\] GND " "Pin \"vga_dac_b\[5\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[6\] GND " "Pin \"vga_dac_b\[6\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_b\[7\] GND " "Pin \"vga_dac_b\[7\]\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_clk GND " "Pin \"vga_dac_clk\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_sync_n GND " "Pin \"vga_dac_sync_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_dac_blank_n GND " "Pin \"vga_dac_blank_n\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_dac_blank_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hsync GND " "Pin \"vga_hsync\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vsync GND " "Pin \"vga_vsync\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|vga_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "char_lcd_en GND " "Pin \"char_lcd_en\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|char_lcd_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "char_lcd_rw GND " "Pin \"char_lcd_rw\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|char_lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "char_lcd_rs GND " "Pin \"char_lcd_rs\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|char_lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "char_lcd_on GND " "Pin \"char_lcd_on\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|char_lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "char_lcd_blon GND " "Pin \"char_lcd_blon\" is stuck at GND" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737383318163 "|dbg_top|char_lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737383318163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737383318214 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "top:top_inst\|running_light:led_controller\|s.clk_time\[63\] Low " "Register top:top_inst\|running_light:led_controller\|s.clk_time\[63\] will power up to Low" {  } { { "../src/running_light.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/src/running_light.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737383318282 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1737383318282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/output_files/dbg_top.map.smsg " "Generated suppressed messages file /home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/output_files/dbg_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383318454 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "232 " "Attempting to remove 232 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|emulated_tx~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|emulated_tx~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|emulated_tx " "Removed I/O cell \"dbg_core:dbg_core_inst\|emulated_tx\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[0\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[0\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[1\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[1\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[2\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[2\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[3\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[3\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[4\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[4\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[5\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[5\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[6\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[6\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[7\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[7\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[8\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[8\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[9\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[9\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[10\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[10\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[11\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[11\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[12\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[12\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[13\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[13\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[14\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[14\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[15\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[15\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[16\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[16\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[17\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[17\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|switches_output\[17\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|switches_output\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[0\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[0\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[1\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[1\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[2\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[2\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[3\]~output " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|keys_output\[3\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|keys_output\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|clk~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|clk~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|clk " "Removed I/O cell \"dbg_core:dbg_core_inst\|clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[63\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[63\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[63\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[63\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[61\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[61\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[61\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[61\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[62\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[62\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[62\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[62\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[60\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[60\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[60\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[60\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[59\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[59\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[59\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[59\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[57\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[57\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[57\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[57\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[58\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[58\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[58\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[58\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[56\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[56\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[56\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[56\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[55\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[55\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[55\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[55\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[53\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[53\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[53\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[53\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[54\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[54\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[54\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[54\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[52\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[52\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[52\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[52\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[51\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[51\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[51\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[51\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[49\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[49\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[49\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[49\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[50\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[50\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[50\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[50\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[48\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[48\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[48\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[48\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[47\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[47\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[47\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[47\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[45\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[45\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[45\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[45\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[46\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[46\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[46\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[46\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[44\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[44\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[44\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[44\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[43\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[43\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[43\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[43\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[41\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[41\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[41\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[41\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[42\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[42\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[42\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[42\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[40\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[40\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[40\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[40\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[39\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[39\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[39\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[39\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[37\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[37\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[37\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[37\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[38\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[38\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[38\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[38\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[36\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[36\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[36\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[36\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[35\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[35\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[35\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[35\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[33\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[33\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[33\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[33\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[34\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[34\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[34\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[34\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[32\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[32\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[32\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[32\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[31\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[31\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[31\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[31\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[29\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[29\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[29\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[29\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[30\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[30\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[30\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[30\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[28\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[28\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[28\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[28\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[27\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[27\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[27\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[27\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[25\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[25\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[25\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[25\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[26\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[26\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[26\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[26\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[24\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[24\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[24\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[24\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[23\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[23\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[23\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[23\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[21\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[21\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[21\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[21\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[22\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[22\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[22\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[22\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[20\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[20\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[20\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[20\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[19\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[19\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[19\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[19\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[17\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[17\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[17\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[17\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[18\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[18\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[18\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[18\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[16\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[16\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[16\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[16\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[15\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[15\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[15\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[15\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[13\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[13\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[13\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[13\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[14\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[14\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[14\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[14\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[12\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[12\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[12\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[12\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[11\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[11\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[11\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[11\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[9\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[9\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[9\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[9\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[10\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[10\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[10\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[10\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[8\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[8\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[8\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[8\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[8\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[8\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[7\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[7\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[7\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[7\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[7\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[7\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[5\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[5\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[5\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[5\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[5\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[5\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[6\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[6\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[6\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[6\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[6\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[6\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[4\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[4\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[4\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[4\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[4\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[4\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[3\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[3\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[3\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[3\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[3\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[3\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[1\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[1\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[1\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[1\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[1\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[1\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[2\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[2\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[2\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[2\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[2\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[2\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[0\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|hex_segments_input\[0\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|hex_segments_input\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[0\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledr_input\[0\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledr_input\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[0\]~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|ledg_input\[0\] " "Removed I/O cell \"dbg_core:dbg_core_inst\|ledg_input\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|emulated_rx~input " "Removed I/O cell \"dbg_core:dbg_core_inst\|emulated_rx~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "dbg_core:dbg_core_inst\|emulated_rx " "Removed I/O cell \"dbg_core:dbg_core_inst\|emulated_rx\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318560 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1737383318560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737383318581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737383318581 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "138 " "Optimize away 138 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a0 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a0\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a1 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a1\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a2 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a2\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a3 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a3\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a4 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a4\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a5 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a5\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a6 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a6\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a7 " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_u2o1:auto_generated\|ram_block1a7\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[0\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[0\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[1\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[1\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[0\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[0\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[2\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[2\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[1\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[1\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[3\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[3\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[2\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[2\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[0\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[0\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[4\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[4\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[3\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[3\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[1\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[1\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[5\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[5\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[4\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[4\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[2\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[2\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[6\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[6\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[5\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[5\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[3\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[3\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[7\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_uart_tx_fsm:tx_inst\|transmit_data\[7\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[6\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[6\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[4\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[4\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[7\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|dcl_fifo:tx_fifo\|dcl_dp_ram_1c1r1w:memory_inst\|rd1_data\[7\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[5\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[5\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[6\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[6\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[7\] " "Node: \"dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|tx_data\[7\]\"" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318601 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1737383318601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "snes_data " "No output dependent on input pin \"snes_data\"" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737383318801 "|dbg_top|snes_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737383318801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2844 " "Implemented 2844 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737383318801 ""} { "Info" "ICUT_CUT_TM_OPINS" "166 " "Implemented 166 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737383318801 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737383318801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2599 " "Implemented 2599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737383318801 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737383318801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737383318801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737383318815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 09:28:38 2025 " "Processing ended: Mon Jan 20 09:28:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737383318815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737383318815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737383318815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737383318815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737383320013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737383320014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 09:28:39 2025 " "Processing started: Mon Jan 20 09:28:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737383320014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737383320014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dbg_top -c dbg_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dbg_top -c dbg_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737383320014 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737383320375 ""}
{ "Info" "0" "" "Project  = dbg_top" {  } {  } 0 0 "Project  = dbg_top" 0 0 "Fitter" 0 0 1737383320378 ""}
{ "Info" "0" "" "Revision = dbg_top" {  } {  } 0 0 "Revision = dbg_top" 0 0 "Fitter" 0 0 1737383320378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1737383320458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737383320459 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dbg_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"dbg_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737383320470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737383320514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737383320515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737383320831 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737383320842 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737383321037 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737383321037 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 5825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737383321059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 5827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737383321059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 5829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737383321059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 5831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737383321059 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737383321059 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1737383321066 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737383321333 ""}
{ "Info" "ISTA_SDC_FOUND" "dbg_top.sdc " "Reading SDC File: 'dbg_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737383322158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737383322165 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1737383322175 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737383322176 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737383322176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737383322176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737383322176 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737383322176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737383322368 ""}  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 5821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737383322368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dbg_core:dbg_core_inst\|dbg_interface:dbg_if_inst\|res_n_int  " "Automatically promoted node dbg_core:dbg_core_inst\|dbg_interface:dbg_if_inst\|res_n_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|input_interceptor:switches_inst\|swic_state " "Destination node dbg_core:dbg_core_inst\|input_interceptor:switches_inst\|swic_state" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|input_interceptor:keys_inst\|swic_state " "Destination node dbg_core:dbg_core_inst\|input_interceptor:keys_inst\|swic_state" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[2\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[2\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[3\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[3\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[4\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[4\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[5\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[5\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[6\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[6\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[7\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[7\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[8\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[8\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[9\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[9\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737383322368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737383322368 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737383322368 ""}  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737383322368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737383322783 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737383322785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737383322785 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737383322788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737383322792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737383322796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737383322796 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737383322798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737383322894 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737383322897 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737383322897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737383323210 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737383323240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737383324722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737383325180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737383325209 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737383327565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737383327565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737383328102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737383330605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737383330605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737383330922 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1737383330922 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737383330922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737383330925 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737383331089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737383331115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737383331469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737383331470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737383331801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737383332344 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "55 Cyclone IV E " "55 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "emulated_gc_data 3.3-V LVTTL AD15 " "Pin emulated_gc_data uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { emulated_gc_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "emulated_gc_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL AB28 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL AC28 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL AC27 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL AD27 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL AB27 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL AC26 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL AD26 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL AB26 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL AC25 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL AB25 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[10\] 3.3-V LVTTL AC24 " "Pin switches\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[10\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[11\] 3.3-V LVTTL AB24 " "Pin switches\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[11\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[12\] 3.3-V LVTTL AB23 " "Pin switches\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[12\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[13\] 3.3-V LVTTL AA24 " "Pin switches\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[13\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[14\] 3.3-V LVTTL AA23 " "Pin switches\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[14\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[15\] 3.3-V LVTTL AA22 " "Pin switches\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[15\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[16\] 3.3-V LVTTL Y24 " "Pin switches\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[16] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[16\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[17\] 3.3-V LVTTL Y23 " "Pin switches\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[17] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[17\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[0\] 2.5 V M23 " "Pin keys\[0\] uses I/O standard 2.5 V at M23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[1\] 2.5 V M21 " "Pin keys\[1\] uses I/O standard 2.5 V at M21" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[2\] 2.5 V N21 " "Pin keys\[2\] uses I/O standard 2.5 V at N21" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[3\] 2.5 V R24 " "Pin keys\[3\] uses I/O standard 2.5 V at R24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "emulated_snes_clk 3.3-V LVTTL AB22 " "Pin emulated_snes_clk uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { emulated_snes_clk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "emulated_snes_clk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "emulated_snes_latch 3.3-V LVTTL AB21 " "Pin emulated_snes_latch uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { emulated_snes_latch } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "emulated_snes_latch" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL G12 " "Pin rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "snes_data 3.3-V LVTTL AE20 " "Pin snes_data uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { snes_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "snes_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gc_data 3.3-V LVTTL AH23 " "Pin gc_data uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { gc_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gc_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wm8731_sdat 3.3-V LVTTL A8 " "Pin wm8731_sdat uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sdat } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sdat" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wm8731_sclk 3.3-V LVTTL B7 " "Pin wm8731_sclk uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sclk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sclk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[0\] 3.3-V LVTTL L3 " "Pin char_lcd_data\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[1\] 3.3-V LVTTL L1 " "Pin char_lcd_data\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[2\] 3.3-V LVTTL L2 " "Pin char_lcd_data\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[3\] 3.3-V LVTTL K7 " "Pin char_lcd_data\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[4\] 3.3-V LVTTL K1 " "Pin char_lcd_data\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[5\] 3.3-V LVTTL K2 " "Pin char_lcd_data\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[6\] 3.3-V LVTTL M3 " "Pin char_lcd_data\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[7\] 3.3-V LVTTL M5 " "Pin char_lcd_data\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737383332817 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1737383332817 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "27 " "Following 27 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gc_data a permanently disabled " "Pin gc_data has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { gc_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gc_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "wm8731_sdat a permanently disabled " "Pin wm8731_sdat has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sdat } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sdat" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "wm8731_sclk a permanently disabled " "Pin wm8731_sclk has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sclk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sclk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[0\] a permanently disabled " "Pin char_lcd_data\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[1\] a permanently disabled " "Pin char_lcd_data\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[2\] a permanently disabled " "Pin char_lcd_data\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[3\] a permanently disabled " "Pin char_lcd_data\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[4\] a permanently disabled " "Pin char_lcd_data\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[5\] a permanently disabled " "Pin char_lcd_data\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[6\] a permanently disabled " "Pin char_lcd_data\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[7\] a permanently disabled " "Pin char_lcd_data\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737383332818 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 1 0 "Fitter" 0 -1 1737383332818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/output_files/dbg_top.fit.smsg " "Generated suppressed messages file /home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/output_files/dbg_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737383332944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1401 " "Peak virtual memory: 1401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737383333355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 09:28:53 2025 " "Processing ended: Mon Jan 20 09:28:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737383333355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737383333355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737383333355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737383333355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737383334779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737383334783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 09:28:54 2025 " "Processing started: Mon Jan 20 09:28:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737383334783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737383334783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dbg_top -c dbg_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dbg_top -c dbg_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737383334783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1737383334971 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737383336529 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737383336597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737383336764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 09:28:56 2025 " "Processing ended: Mon Jan 20 09:28:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737383336764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737383336764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737383336764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737383336764 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737383337501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737383337938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737383337940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 09:28:57 2025 " "Processing started: Mon Jan 20 09:28:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737383337940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737383337940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dbg_top -c dbg_top " "Command: quartus_sta dbg_top -c dbg_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737383337940 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737383337964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Timing Analyzer" 0 -1 1737383338041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737383338041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338113 ""}
{ "Info" "ISTA_SDC_FOUND" "dbg_top.sdc " "Reading SDC File: 'dbg_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737383338496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737383338504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737383338517 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737383338518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737383338531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.334 " "Worst-case setup slack is 9.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.334               0.000 clk  " "    9.334               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk  " "    0.360               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.467 " "Worst-case recovery slack is 13.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.467               0.000 clk  " "   13.467               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.741 " "Worst-case removal slack is 1.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741               0.000 clk  " "    1.741               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.552 " "Worst-case minimum pulse width slack is 9.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.552               0.000 clk  " "    9.552               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383338588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383338588 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383338662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383338662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383338662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383338662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.906 ns " "Worst Case Available Settling Time: 34.906 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383338662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383338662 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737383338662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737383338665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737383338688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737383339141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737383339275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.070 " "Worst-case setup slack is 10.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.070               0.000 clk  " "   10.070               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.025 " "Worst-case recovery slack is 14.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.025               0.000 clk  " "   14.025               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.562 " "Worst-case removal slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clk  " "    1.562               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.558 " "Worst-case minimum pulse width slack is 9.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.558               0.000 clk  " "    9.558               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339313 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.346 ns " "Worst Case Available Settling Time: 35.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339368 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737383339368 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737383339371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737383339448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.401 " "Worst-case setup slack is 14.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.401               0.000 clk  " "   14.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.371 " "Worst-case recovery slack is 16.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.371               0.000 clk  " "   16.371               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.827 " "Worst-case removal slack is 0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 clk  " "    0.827               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.201 " "Worst-case minimum pulse width slack is 9.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.201               0.000 clk  " "    9.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737383339469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737383339469 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.565 ns " "Worst Case Available Settling Time: 37.565 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737383339507 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737383339507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737383339801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737383339802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/output_files/dbg_top.sta.smsg " "Generated suppressed messages file /home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/output_files/dbg_top.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1737383339822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737383339858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 09:28:59 2025 " "Processing ended: Mon Jan 20 09:28:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737383339858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737383339858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737383339858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737383339858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1737383340987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737383340991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 09:29:00 2025 " "Processing started: Mon Jan 20 09:29:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737383340991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737383340991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dbg_top -c dbg_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dbg_top -c dbg_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737383340991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1737383341140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dbg_top.vho /home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/simulation/modelsim/ simulation " "Generated file dbg_top.vho in folder \"/home/edauser/Documents/hwmod_ws2024/chapter3/running_light/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737383341409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737383341433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 09:29:01 2025 " "Processing ended: Mon Jan 20 09:29:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737383341433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737383341433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737383341433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737383341433 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737383342031 ""}
