 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:58:53 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_b[16]
              (input port clocked by clk)
  Endpoint: product[46]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_b[16] (in)                       0.00       0.00 f
  U863/ZN (INV_X1)                         0.03       0.03 r
  U865/ZN (NAND2_X1)                       0.03       0.06 f
  U866/ZN (NOR2_X1)                        0.04       0.10 r
  U867/ZN (AND2_X1)                        0.05       0.16 r
  U701/ZN (NAND4_X1)                       0.05       0.20 f
  U700/ZN (AND3_X1)                        0.05       0.25 f
  U951/ZN (INV_X1)                         0.03       0.28 r
  U731/ZN (AND2_X2)                        0.07       0.36 r
  U952/ZN (INV_X1)                         0.03       0.39 f
  U954/ZN (OAI21_X1)                       0.05       0.43 r
  U957/ZN (OR3_X1)                         0.04       0.48 r
  U740/ZN (NAND2_X1)                       0.03       0.51 f
  U739/ZN (NAND2_X1)                       0.03       0.54 r
  U738/ZN (NAND2_X1)                       0.03       0.57 f
  U1083/ZN (NOR2_X1)                       0.07       0.64 r
  U1204/ZN (OAI21_X1)                      0.04       0.68 f
  U1205/ZN (AOI21_X1)                      0.06       0.74 r
  U1206/ZN (OAI21_X1)                      0.04       0.78 f
  U617/ZN (AOI21_X1)                       0.08       0.85 r
  U1270/ZN (OAI21_X1)                      0.04       0.89 f
  U1299/ZN (XNOR2_X1)                      0.07       0.96 r
  U1421/ZN (INV_X1)                        0.04       0.99 f
  U1422/ZN (NAND2_X1)                      0.04       1.03 r
  U593/ZN (AND4_X2)                        0.07       1.10 r
  U1583/ZN (OR2_X1)                        0.04       1.14 r
  U1659/ZN (NAND4_X1)                      0.04       1.18 f
  U1660/ZN (NAND2_X1)                      0.03       1.21 r
  product[46] (out)                        0.00       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.21


1
