#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed Jul 23 14:50:23 2014
# Process ID: 97168
# Log file: D:/minibench/scgra/scgra-lib/cgra2x2/vivado.log
# Journal file: D:/minibench/scgra/scgra-lib/cgra2x2\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from C:/EDA/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/EDA/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/EDA/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\minibench\scgra\scgra-lib\cgra2x2\cgra2x2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'C:/EDA/Xilinx/Vivado/2013.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 723.102 ; gain = 18.125
ipx::open_core -upgrade true {D:/minibench/scgra/scgra-lib/cgra2x2/component.xml}
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file {D:/minibench/scgra/scgra-lib/cgra2x2/cgra2x2.srcs/sources_1/imports/src/cgra2x2.v} -top_module_name {cgra2x2}
ipx::infer_bus_interfaces {{xilinx.com:interface:bram:1.0}} [ipx::current_core]
INFO: [IP_Flow 19-2228] Inferred bus interface "Port0" of definition type "xilinx.com:interface:bram:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "Port1" of definition type "xilinx.com:interface:bram:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "Port2" of definition type "xilinx.com:interface:bram:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "Port3" of definition type "xilinx.com:interface:bram:1.0".
ipx::save_core [ipx::current_core]
ipx::add_port_map {DOUT} [ipx::get_bus_interface Port0 [ipx::current_core]]
set_property physical_name {Port0_Data_From_Bram} [ipx::get_port_map DOUT [ipx::get_bus_interface Port0 [ipx::current_core]]]
ipx::add_port_map {WE} [ipx::get_bus_interface Port0 [ipx::current_core]]
set_property physical_name {Port0_Wen} [ipx::get_port_map WE [ipx::get_bus_interface Port0 [ipx::current_core]]]
ipx::add_port_map {DIN} [ipx::get_bus_interface Port0 [ipx::current_core]]
set_property physical_name {Port0_Data_To_Bram} [ipx::get_port_map DIN [ipx::get_bus_interface Port0 [ipx::current_core]]]
ipx::add_port_map {DOUT} [ipx::get_bus_interface Port1 [ipx::current_core]]
set_property physical_name {Port2_Data_From_Bram} [ipx::get_port_map DOUT [ipx::get_bus_interface Port1 [ipx::current_core]]]
ipx::add_port_map {WE} [ipx::get_bus_interface Port1 [ipx::current_core]]
set_property physical_name {Port1_Wen} [ipx::get_port_map WE [ipx::get_bus_interface Port1 [ipx::current_core]]]
ipx::add_port_map {DIN} [ipx::get_bus_interface Port1 [ipx::current_core]]
set_property physical_name {Port1_Data_To_Bram} [ipx::get_port_map DIN [ipx::get_bus_interface Port1 [ipx::current_core]]]
ipx::add_port_map {DOUT} [ipx::get_bus_interface Port2 [ipx::current_core]]
set_property physical_name {Port2_Data_From_Bram} [ipx::get_port_map DOUT [ipx::get_bus_interface Port2 [ipx::current_core]]]
ipx::add_port_map {WE} [ipx::get_bus_interface Port2 [ipx::current_core]]
set_property physical_name {Port2_Wen} [ipx::get_port_map WE [ipx::get_bus_interface Port2 [ipx::current_core]]]
ipx::add_port_map {DIN} [ipx::get_bus_interface Port2 [ipx::current_core]]
set_property physical_name {Port2_Data_To_Bram} [ipx::get_port_map DIN [ipx::get_bus_interface Port2 [ipx::current_core]]]
ipx::add_port_map {DOUT} [ipx::get_bus_interface Port3 [ipx::current_core]]
set_property physical_name {Port3_Data_From_Bram} [ipx::get_port_map DOUT [ipx::get_bus_interface Port3 [ipx::current_core]]]
ipx::add_port_map {WE} [ipx::get_bus_interface Port3 [ipx::current_core]]
set_property physical_name {Port3_Wen} [ipx::get_port_map WE [ipx::get_bus_interface Port3 [ipx::current_core]]]
ipx::add_port_map {DIN} [ipx::get_bus_interface Port3 [ipx::current_core]]
set_property physical_name {Port3_Data_To_Bram} [ipx::get_port_map DIN [ipx::get_bus_interface Port3 [ipx::current_core]]]
ipx::add_address_space {Port0} [ipx::current_core]
set_property master_address_space_ref {Port0} [ipx::get_bus_interface Port0 [ipx::current_core]]
ipx::add_address_space {Port1} [ipx::current_core]
set_property master_address_space_ref {Port1} [ipx::get_bus_interface Port1 [ipx::current_core]]
ipx::add_address_space {Port2} [ipx::current_core]
set_property master_address_space_ref {Port2} [ipx::get_bus_interface Port2 [ipx::current_core]]
ipx::add_address_space {Port3} [ipx::current_core]
set_property master_address_space_ref {Port3} [ipx::get_bus_interface Port3 [ipx::current_core]]
ipx::create_xgui_files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::save_core [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 15:24:13 2014...
