Job <84716540> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on zebutrain-4758-005.static.us01-p08.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_8_synp.tcl -log Bundle_8.log -zlog 1 
# start time is Wed May 14 18:56:31 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_if ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_000D
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2single_0000_0000
#   step REPORT : Synthesizing module : rl_dmp_ecc_store_aligner
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0002
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_000A
#   step REPORT : Synthesizing module : rl_ahb2ibp_0000
#   step REPORT : Synthesizing module : alb_mss_fab
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0000
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0000
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0001
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0001
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0002
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0002
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0003
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0003
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0004
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0004
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0006_0001
#   step REPORT : Synthesizing module : ls_sfty_mnt_diag_ctrl_0000
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_000E
#   step REPORT : Synthesizing module : clockDelayPort_0000
#   step REPORT : Synthesizing module : rl_mmio_ahb2ibp
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_000C
#   step REPORT : Synthesizing module : rl_ahb2ibp_0001
#   step REPORT : Synthesizing module : rl_dispatch
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0011
#   step REPORT : Synthesizing module : rl_alu_data_path
#   step REPORT : Synthesizing module : rl_logic_unit
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000
#   step REPORT : Synthesizing module : rl_dmp_store_aligner
#   step REPORT : Synthesizing module : ls_multi_bit_comparator_0005
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0006
#   step REPORT : Synthesizing module : alb_mss_mem_fifo_0000_0000
#   step REPORT : Synthesizing module : cpu_top_safety_controller
#   step REPORT : Synthesizing module : ls_multi_bit_comparator_0001
#   step REPORT : Synthesizing module : ls_compare_unit_0003
#   step REPORT : Synthesizing module : ls_multi_bit_comparator_0002
#   step REPORT : Synthesizing module : ls_compare_unit_0006
#   step REPORT : Synthesizing module : ls_multi_bit_comparator_0003
#   step REPORT : Synthesizing module : ls_compare_unit_0007
#   step REPORT : Synthesizing module : ls_compare_unit_0008
#   step REPORT : Synthesizing module : ls_compare_unit_000E
#   step REPORT : Synthesizing module : ls_multi_bit_comparator_0006
#   step REPORT : Synthesizing module : ls_compare_unit_000F
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_000D
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_000D is 1
#   step REPORT : [6.1691] Total net count: 548
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 74
#   step REPORT : [6.1696] Total LUT area: 84
#   step REPORT : [6.1697] State    : 150
#   step REPORT : [6.1697]   (FF)   : 150
#   step REPORT : [6.1697] +CSA LUTs: 78
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_000D' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 150 |                 162 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 156 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_000D
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_000D' to 'edif/alb_mss_fab_fifo_0000_000D/alb_mss_fab_fifo_0000_000D.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_000D/alb_mss_fab_fifo_0000_000D.edf.gz'
#   step SERIALIZE : #bytes in: 22221, #bytes out: 5134, compression ratio: 4.328204
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_000D: 0.159s 112.2M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_ibp2single_0000_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_ibp2single_0000_0000 is 2
#   step REPORT : [6.1691] Total net count: 591
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 3-input LUTs: 26
#   step REPORT : [6.1695] 4-input LUTs: 22
#   step REPORT : [6.1695] 5-input LUTs: 24
#   step REPORT : [6.1695] 6-input LUTs: 32
#   step REPORT : [6.1696] Total LUT area: 110
#   step REPORT : [6.1697] State    : 37
#   step REPORT : [6.1697]   (FF)   : 37
#   step REPORT : [6.1697] CARRY    : 2
#   step REPORT : [6.1697] +CSA LUTs: 115
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_ibp2single_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  37 |                 225 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 233 |                   3 |                   0 |                   0 |                   0 || alb_mss_fab_ibp2single_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_ibp2single_0000_0000' to 'edif/alb_mss_fab_ibp2single_0000_0000/alb_mss_fab_ibp2single_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_ibp2single_0000_0000/alb_mss_fab_ibp2single_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 23381, #bytes out: 9578, compression ratio: 2.441115
#   step REPORT : [87.28] Resource usage for alb_mss_fab_ibp2single_0000_0000: 0.077s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_ecc_store_aligner
#   step REPORT : [39.350] Instance count of module rl_dmp_ecc_store_aligner is 2
#   step REPORT : [6.1691] Total net count: 392
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 2
#   step REPORT : [6.1695] 3-input LUTs: 2
#   step REPORT : [6.1695] 4-input LUTs: 21
#   step REPORT : [6.1695] 5-input LUTs: 40
#   step REPORT : [6.1695] 6-input LUTs: 40
#   step REPORT : [6.1696] Total LUT area: 105
#   step REPORT : [6.1697] +CSA LUTs: 115
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_ecc_store_aligner' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 220 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 172 |                   0 |                   0 |                   0 |                   0 || rl_dmp_ecc_store_aligner
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_ecc_store_aligner' to 'edif/rl_dmp_ecc_store_aligner/rl_dmp_ecc_store_aligner.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_ecc_store_aligner/rl_dmp_ecc_store_aligner.edf.gz'
#   step SERIALIZE : #bytes in: 14664, #bytes out: 5886, compression ratio: 2.491335
#   step REPORT : [87.28] Resource usage for rl_dmp_ecc_store_aligner: 0.072s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0002
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0002 is 3
#   step REPORT : [6.1691] Total net count: 464
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 62
#   step REPORT : [6.1696] Total LUT area: 72
#   step REPORT : [6.1697] State    : 126
#   step REPORT : [6.1697]   (FF)   : 126
#   step REPORT : [6.1697] +CSA LUTs: 66
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0002' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 126 |                 138 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 132 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0002
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0002' to 'edif/alb_mss_fab_fifo_0000_0002/alb_mss_fab_fifo_0000_0002.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0002/alb_mss_fab_fifo_0000_0002.edf.gz'
#   step SERIALIZE : #bytes in: 18777, #bytes out: 4449, compression ratio: 4.220499
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0002: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_000A
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_000A is 1
#   step REPORT : [6.1691] Total net count: 571
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 3
#   step REPORT : [6.1695] 3-input LUTs: 5
#   step REPORT : [6.1695] 4-input LUTs: 4
#   step REPORT : [6.1695] 5-input LUTs: 89
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 102
#   step REPORT : [6.1697] State    : 180
#   step REPORT : [6.1697]   (FF)   : 180
#   step REPORT : [6.1697] +CSA LUTs: 96
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_000A' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 180 |                 198 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 180 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_000A
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_000A' to 'edif/alb_mss_fab_fifo_000A/alb_mss_fab_fifo_000A.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_000A/alb_mss_fab_fifo_000A.edf.gz'
#   step SERIALIZE : #bytes in: 21431, #bytes out: 6342, compression ratio: 3.379218
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_000A: 0.071s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ahb2ibp_0000
#   step REPORT : [39.350] Instance count of module rl_ahb2ibp_0000 is 2
#   step REPORT : [6.1691] Total net count: 739
#   step REPORT : [6.1690] There are 11 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 51
#   step REPORT : [6.1695] 3-input LUTs: 44
#   step REPORT : [6.1695] 4-input LUTs: 12
#   step REPORT : [6.1695] 5-input LUTs: 16
#   step REPORT : [6.1695] 6-input LUTs: 18
#   step REPORT : [6.1696] Total LUT area: 141
#   step REPORT : [6.1697] State    : 97
#   step REPORT : [6.1697]   (FF)   : 97
#   step REPORT : [6.1697] +CSA LUTs: 127
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ahb2ibp_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  97 |                 268 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 287 |                  21 |                   0 |                   0 |                   0 || rl_ahb2ibp_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ahb2ibp_0000' to 'edif/rl_ahb2ibp_0000/rl_ahb2ibp_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ahb2ibp_0000/rl_ahb2ibp_0000.edf.gz'
#   step SERIALIZE : #bytes in: 28442, #bytes out: 11123, compression ratio: 2.557044
#   step REPORT : [87.28] Resource usage for rl_ahb2ibp_0000: 0.092s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab
#   step REPORT : [39.350] Instance count of module alb_mss_fab is 1
#   step REPORT : [6.1691] Total net count: 20818
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1094
#   step REPORT : [6.1695] 3-input LUTs: 41
#   step REPORT : [6.1695] 6-input LUTs: 35
#   step REPORT : [6.1696] Total LUT area: 1170
#   step REPORT : [6.1697] +CSA LUTs: 1064
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.010 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                2234 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                3191 |                  35 |                   0 |                   0 |                   0 || alb_mss_fab
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab' to 'edif/alb_mss_fab/alb_mss_fab.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab/alb_mss_fab.edf.gz'
#   step SERIALIZE : #bytes in: 1060659, #bytes out: 184518, compression ratio: 5.748269
#   step REPORT : [87.28] Resource usage for alb_mss_fab: 0.875s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0006_0001
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0006_0001 is 1
#   step REPORT : [6.1691] Total net count: 616
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 3
#   step REPORT : [6.1695] 3-input LUTs: 12
#   step REPORT : [6.1695] 4-input LUTs: 5
#   step REPORT : [6.1695] 5-input LUTs: 92
#   step REPORT : [6.1696] Total LUT area: 112
#   step REPORT : [6.1697] State    : 195
#   step REPORT : [6.1697]   (FF)   : 195
#   step REPORT : [6.1697] +CSA LUTs: 101
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0006_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 195 |                 213 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 192 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0006_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0006_0001' to 'edif/alb_mss_fab_fifo_0006_0001/alb_mss_fab_fifo_0006_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0006_0001/alb_mss_fab_fifo_0006_0001.edf.gz'
#   step SERIALIZE : #bytes in: 23008, #bytes out: 6747, compression ratio: 3.410108
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0006_0001: 0.073s 0.0M
#   step REPORT : [39.349] Optimizing module : ls_sfty_mnt_diag_ctrl_0000
#   step REPORT : [39.350] Instance count of module ls_sfty_mnt_diag_ctrl_0000 is 1
#   step REPORT : [6.1691] Total net count: 256
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 16
#   step REPORT : [6.1695] 3-input LUTs: 15
#   step REPORT : [6.1695] 4-input LUTs: 18
#   step REPORT : [6.1695] 5-input LUTs: 22
#   step REPORT : [6.1695] 6-input LUTs: 6
#   step REPORT : [6.1696] Total LUT area: 77
#   step REPORT : [6.1697] State    : 22
#   step REPORT : [6.1697]   (FF)   : 22
#   step REPORT : [6.1697] CARRY    : 2
#   step REPORT : [6.1697] +CSA LUTs: 71
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ls_sfty_mnt_diag_ctrl_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  22 |                 148 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  48 |                   0 |                   0 |                   0 |                   0 || ls_sfty_mnt_diag_ctrl_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ls_sfty_mnt_diag_ctrl_0000' to 'edif/ls_sfty_mnt_diag_ctrl_0000/ls_sfty_mnt_diag_ctrl_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ls_sfty_mnt_diag_ctrl_0000/ls_sfty_mnt_diag_ctrl_0000.edf.gz'
#   step SERIALIZE : #bytes in: 10533, #bytes out: 4053, compression ratio: 2.598816
#   step REPORT : [87.28] Resource usage for ls_sfty_mnt_diag_ctrl_0000: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_000E
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_000E is 1
#   step REPORT : [6.1691] Total net count: 506
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 68
#   step REPORT : [6.1696] Total LUT area: 78
#   step REPORT : [6.1697] State    : 138
#   step REPORT : [6.1697]   (FF)   : 138
#   step REPORT : [6.1697] +CSA LUTs: 72
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_000E' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 138 |                 150 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 144 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_000E
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_000E' to 'edif/alb_mss_fab_fifo_0000_000E/alb_mss_fab_fifo_0000_000E.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_000E/alb_mss_fab_fifo_0000_000E.edf.gz'
#   step SERIALIZE : #bytes in: 20500, #bytes out: 4794, compression ratio: 4.276178
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_000E: 0.067s 0.0M
#   step REPORT : [39.349] Optimizing module : clockDelayPort_0000
#   step REPORT : [39.350] Instance count of module clockDelayPort_0000 is 3
#   step REPORT : [6.1691] Total net count: 632
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 2
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 126
#   step REPORT : [6.1696] Total LUT area: 130
#   step REPORT : [6.1697] State    : 129
#   step REPORT : [6.1697]   (FF)   : 129
#   step REPORT : [6.1697]  V6 macro: 1
#   step REPORT : [6.1697] CARRY    : 16
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'clockDelayPort_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 129 |                 130 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   2 |                   4 |                   0 |                   0 |                   0 || clockDelayPort_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'clockDelayPort_0000' to 'edif/clockDelayPort_0000/clockDelayPort_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/clockDelayPort_0000/clockDelayPort_0000.edf.gz'
#   step SERIALIZE : #bytes in: 32253, #bytes out: 6822, compression ratio: 4.727792
#   step REPORT : [87.28] Resource usage for clockDelayPort_0000: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_mmio_ahb2ibp
#   step REPORT : [39.350] Instance count of module rl_mmio_ahb2ibp is 2
#   step REPORT : [6.1691] Total net count: 723
#   step REPORT : [6.1690] There are 10 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 47
#   step REPORT : [6.1695] 3-input LUTs: 45
#   step REPORT : [6.1695] 4-input LUTs: 12
#   step REPORT : [6.1695] 5-input LUTs: 17
#   step REPORT : [6.1695] 6-input LUTs: 17
#   step REPORT : [6.1696] Total LUT area: 138
#   step REPORT : [6.1697] State    : 93
#   step REPORT : [6.1697]   (FF)   : 93
#   step REPORT : [6.1697] +CSA LUTs: 122
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_mmio_ahb2ibp' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  93 |                 260 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 283 |                  21 |                   0 |                   0 |                   0 || rl_mmio_ahb2ibp
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_mmio_ahb2ibp' to 'edif/rl_mmio_ahb2ibp/rl_mmio_ahb2ibp.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_mmio_ahb2ibp/rl_mmio_ahb2ibp.edf.gz'
#   step SERIALIZE : #bytes in: 27548, #bytes out: 10778, compression ratio: 2.555947
#   step REPORT : [87.28] Resource usage for rl_mmio_ahb2ibp: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_000C
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_000C is 1
#   step REPORT : [6.1691] Total net count: 408
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 54
#   step REPORT : [6.1696] Total LUT area: 64
#   step REPORT : [6.1697] State    : 110
#   step REPORT : [6.1697]   (FF)   : 110
#   step REPORT : [6.1697] +CSA LUTs: 58
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_000C' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 110 |                 122 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 116 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_000C
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_000C' to 'edif/alb_mss_fab_fifo_0000_000C/alb_mss_fab_fifo_0000_000C.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_000C/alb_mss_fab_fifo_0000_000C.edf.gz'
#   step SERIALIZE : #bytes in: 16494, #bytes out: 3972, compression ratio: 4.152568
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_000C: 0.068s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ahb2ibp_0001
#   step REPORT : [39.350] Instance count of module rl_ahb2ibp_0001 is 2
#   step REPORT : [6.1691] Total net count: 709
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 46
#   step REPORT : [6.1695] 3-input LUTs: 41
#   step REPORT : [6.1695] 4-input LUTs: 11
#   step REPORT : [6.1695] 5-input LUTs: 16
#   step REPORT : [6.1695] 6-input LUTs: 17
#   step REPORT : [6.1696] Total LUT area: 131
#   step REPORT : [6.1697] State    : 93
#   step REPORT : [6.1697]   (FF)   : 93
#   step REPORT : [6.1697] +CSA LUTs: 115
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ahb2ibp_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  93 |                 246 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 287 |                  21 |                   0 |                   0 |                   0 || rl_ahb2ibp_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ahb2ibp_0001' to 'edif/rl_ahb2ibp_0001/rl_ahb2ibp_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ahb2ibp_0001/rl_ahb2ibp_0001.edf.gz'
#   step SERIALIZE : #bytes in: 27105, #bytes out: 10447, compression ratio: 2.594525
#   step REPORT : [87.28] Resource usage for rl_ahb2ibp_0001: 0.084s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dispatch
#   step REPORT : [39.350] Instance count of module rl_dispatch is 2
#   step REPORT : [6.1691] Total net count: 1291
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 15
#   step REPORT : [6.1695] 3-input LUTs: 10
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 37
#   step REPORT : [6.1695] 6-input LUTs: 46
#   step REPORT : [6.1696] Total LUT area: 109
#   step REPORT : [6.1697] State    : 178
#   step REPORT : [6.1697]   (FF)   : 178
#   step REPORT : [6.1697] CARRY    : 4
#   step REPORT : [6.1697] +CSA LUTs: 11
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dispatch' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 178 |                 120 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 887 |                   3 |                   0 |                   0 |                   0 || rl_dispatch
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dispatch' to 'edif/rl_dispatch/rl_dispatch.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dispatch/rl_dispatch.edf.gz'
#   step SERIALIZE : #bytes in: 39865, #bytes out: 14327, compression ratio: 2.782509
#   step REPORT : [87.28] Resource usage for rl_dispatch: 0.089s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0011
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0011 is 1
#   step REPORT : [6.1691] Total net count: 506
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 68
#   step REPORT : [6.1696] Total LUT area: 78
#   step REPORT : [6.1697] State    : 138
#   step REPORT : [6.1697]   (FF)   : 138
#   step REPORT : [6.1697] +CSA LUTs: 72
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0011' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 138 |                 150 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 144 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0011
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0011' to 'edif/alb_mss_fab_fifo_0000_0011/alb_mss_fab_fifo_0000_0011.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0011/alb_mss_fab_fifo_0000_0011.edf.gz'
#   step SERIALIZE : #bytes in: 20500, #bytes out: 4796, compression ratio: 4.274395
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0011: 0.072s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_alu_data_path
#   step REPORT : [39.350] Instance count of module rl_alu_data_path is 2
#   step REPORT : [6.1691] Total net count: 1087
#   step REPORT : [6.1690] There are 19 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 64
#   step REPORT : [6.1695] 3-input LUTs: 67
#   step REPORT : [6.1695] 4-input LUTs: 50
#   step REPORT : [6.1695] 5-input LUTs: 99
#   step REPORT : [6.1695] 6-input LUTs: 119
#   step REPORT : [6.1696] Total LUT area: 399
#   step REPORT : [6.1697] CARRY    : 3
#   step REPORT : [6.1697] +CSA LUTs: 223
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_alu_data_path' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 622 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 215 |                   5 |                   0 |                   0 |                   0 || rl_alu_data_path
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_alu_data_path' to 'edif/rl_alu_data_path/rl_alu_data_path.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_alu_data_path/rl_alu_data_path.edf.gz'
#   step SERIALIZE : #bytes in: 39860, #bytes out: 18246, compression ratio: 2.184588
#   step REPORT : [87.28] Resource usage for rl_alu_data_path: 0.170s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000 is 2
#   step REPORT : [6.1691] Total net count: 415
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 55
#   step REPORT : [6.1696] Total LUT area: 65
#   step REPORT : [6.1697] State    : 112
#   step REPORT : [6.1697]   (FF)   : 112
#   step REPORT : [6.1697] +CSA LUTs: 59
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 112 |                 124 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 118 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000' to 'edif/alb_mss_fab_fifo_0000/alb_mss_fab_fifo_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000/alb_mss_fab_fifo_0000.edf.gz'
#   step SERIALIZE : #bytes in: 16764, #bytes out: 4028, compression ratio: 4.161867
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000: 0.063s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_dmp_store_aligner
#   step REPORT : [39.350] Instance count of module rl_dmp_store_aligner is 2
#   step REPORT : [6.1691] Total net count: 245
#   step REPORT : [6.1690] There are 6 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 5
#   step REPORT : [6.1695] 3-input LUTs: 10
#   step REPORT : [6.1695] 4-input LUTs: 20
#   step REPORT : [6.1695] 5-input LUTs: 25
#   step REPORT : [6.1695] 6-input LUTs: 46
#   step REPORT : [6.1696] Total LUT area: 106
#   step REPORT : [6.1697] +CSA LUTs: 41
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_dmp_store_aligner' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 147 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  68 |                   0 |                   0 |                   0 |                   0 || rl_dmp_store_aligner
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_dmp_store_aligner' to 'edif/rl_dmp_store_aligner/rl_dmp_store_aligner.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_dmp_store_aligner/rl_dmp_store_aligner.edf.gz'
#   step SERIALIZE : #bytes in: 8401, #bytes out: 3842, compression ratio: 2.186622
#   step REPORT : [87.28] Resource usage for rl_dmp_store_aligner: 0.074s 0.0M
#   step REPORT : [39.349] Optimizing module : ls_multi_bit_comparator_0005
#   step REPORT : [39.350] Instance count of module ls_multi_bit_comparator_0005 is 2
#   step REPORT : [6.1691] Total net count: 620
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 86
#   step REPORT : [6.1695] 6-input LUTs: 84
#   step REPORT : [6.1696] Total LUT area: 170
#   step REPORT : [6.1697] +CSA LUTs: 190
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ls_multi_bit_comparator_0005' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 360 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 258 |                   0 |                   0 |                   0 |                   0 || ls_multi_bit_comparator_0005
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ls_multi_bit_comparator_0005' to 'edif/ls_multi_bit_comparator_0005/ls_multi_bit_comparator_0005.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ls_multi_bit_comparator_0005/ls_multi_bit_comparator_0005.edf.gz'
#   step SERIALIZE : #bytes in: 18800, #bytes out: 8873, compression ratio: 2.118787
#   step REPORT : [87.28] Resource usage for ls_multi_bit_comparator_0005: 0.094s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0006
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0006 is 3
#   step REPORT : [6.1691] Total net count: 464
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 62
#   step REPORT : [6.1696] Total LUT area: 72
#   step REPORT : [6.1697] State    : 126
#   step REPORT : [6.1697]   (FF)   : 126
#   step REPORT : [6.1697] +CSA LUTs: 66
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0006' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 126 |                 138 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 132 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0006
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0006' to 'edif/alb_mss_fab_fifo_0000_0006/alb_mss_fab_fifo_0000_0006.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0006/alb_mss_fab_fifo_0000_0006.edf.gz'
#   step SERIALIZE : #bytes in: 18778, #bytes out: 4451, compression ratio: 4.218827
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0006: 0.073s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_mem_fifo_0000_0000
#   step REPORT : [39.350] Instance count of module alb_mss_mem_fifo_0000_0000 is 2
#   step REPORT : [6.1691] Total net count: 912
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 3 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1
#   step REPORT : [6.1695] 3-input LUTs: 146
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 3
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 153
#   step REPORT : [6.1697] State    : 151
#   step REPORT : [6.1697]   (FF)   : 151
#   step REPORT : [6.1697] +CSA LUTs: 151
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_mem_fifo_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 151 |                 304 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 302 |                   0 |                   0 |                   0 |                   0 || alb_mss_mem_fifo_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_mem_fifo_0000_0000' to 'edif/alb_mss_mem_fifo_0000_0000/alb_mss_mem_fifo_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_mem_fifo_0000_0000/alb_mss_mem_fifo_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 27092, #bytes out: 7343, compression ratio: 3.689500
#   step REPORT : [87.28] Resource usage for alb_mss_mem_fifo_0000_0000: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : cpu_top_safety_controller
#   step REPORT : [39.350] Instance count of module cpu_top_safety_controller is 1
#   step REPORT : [6.1691] Total net count: 7096
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 4
#   step REPORT : [6.1695] 3-input LUTs: 5
#   step REPORT : [6.1695] 4-input LUTs: 42
#   step REPORT : [6.1695] 5-input LUTs: 11
#   step REPORT : [6.1695] 6-input LUTs: 64
#   step REPORT : [6.1696] Total LUT area: 126
#   step REPORT : [6.1697] +CSA LUTs: 178
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.003 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'cpu_top_safety_controller' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 304 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                2043 |                  26 |                   0 |                   0 |                   0 || cpu_top_safety_controller
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'cpu_top_safety_controller' to 'edif/cpu_top_safety_controller/cpu_top_safety_controller.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/cpu_top_safety_controller/cpu_top_safety_controller.edf.gz'
#   step SERIALIZE : #bytes in: 342810, #bytes out: 84642, compression ratio: 4.050117
#   step REPORT : [87.28] Resource usage for cpu_top_safety_controller: 0.373s 16.0M
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_8,cpu_top_safety_controller,alb_mss_fab_fifo_0000_0006,alb_mss_mem_fifo_0000_0000,ls_multi_bit_comparator_0005,rl_dmp_store_aligner,alb_mss_fab_fifo_0000,rl_alu_data_path,alb_mss_fab_fifo_0000_0011,rl_dispatch,rl_ahb2ibp_0001,alb_mss_fab_fifo_0000_000C,rl_mmio_ahb2ibp,clockDelayPort_0000,alb_mss_fab_fifo_0000_000E,ls_sfty_mnt_diag_ctrl_0000,alb_mss_fab,alb_mss_fab_fifo_0006_0001,rl_ahb2ibp_0000,alb_mss_fab_fifo_0000_0002,alb_mss_fab_fifo_000A,rl_dmp_ecc_store_aligner,alb_mss_fab_ibp2single_0000_0000,alb_mss_fab_fifo_0000_000D,
Got following -X option = show_times
#     Wed May 14 18:56:37 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-14 18:56:37.294350] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-14 18:56:37.297622] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-14 18:56:37.308573] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-14 18:56:37.312601] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-14 18:56:37.316774] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-14 18:56:37.320942] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-14 18:56:37.323938] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Wed May 14 18:56:37 2025 : RTL Deserialized
### Wed May 14 18:56:37 2025 : Starting CHUNK Population
#     Wed May 14 18:56:37 2025 : Populating CHUNK cpu_top_safety_controller
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module cpu_top_safety_controller
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module cpu_top_safety_controller
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0006
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0006
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0006
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_mem_fifo_0000_0000
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_mem_fifo_0000_0000
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_mem_fifo_0000_0000
#     Wed May 14 18:56:37 2025 : Populating CHUNK ls_multi_bit_comparator_0005
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ls_multi_bit_comparator_0005
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ls_multi_bit_comparator_0005
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_dmp_store_aligner
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_dmp_store_aligner
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_dmp_store_aligner
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_fab_fifo_0000
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_alu_data_path
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_alu_data_path
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_alu_data_path
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0011
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0011
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0011
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_dispatch
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_dispatch
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_dispatch
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_ahb2ibp_0001
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_ahb2ibp_0001
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_ahb2ibp_0001
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_fab_fifo_0000_000C
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_000C
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_000C
#     Wed May 14 18:56:37 2025 : Populating CHUNK rl_mmio_ahb2ibp
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module rl_mmio_ahb2ibp
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module rl_mmio_ahb2ibp
#     Wed May 14 18:56:37 2025 : Populating CHUNK clockDelayPort_0000
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module clockDelayPort_0000
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module clockDelayPort_0000
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_fab_fifo_0000_000E
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_000E
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_000E
#     Wed May 14 18:56:37 2025 : Populating CHUNK ls_sfty_mnt_diag_ctrl_0000
#     Wed May 14 18:56:37 2025 : Gate Building light signal container for module ls_sfty_mnt_diag_ctrl_0000
#     Wed May 14 18:56:37 2025 : End of Gate Building light signal container for module ls_sfty_mnt_diag_ctrl_0000
#     Wed May 14 18:56:37 2025 : Populating CHUNK alb_mss_fab
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module alb_mss_fab
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module alb_mss_fab
#     Wed May 14 18:56:38 2025 : Populating CHUNK alb_mss_fab_fifo_0006_0001
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0006_0001
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0006_0001
#     Wed May 14 18:56:38 2025 : Populating CHUNK rl_ahb2ibp_0000
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module rl_ahb2ibp_0000
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module rl_ahb2ibp_0000
#     Wed May 14 18:56:38 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0002
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0002
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0002
#     Wed May 14 18:56:38 2025 : Populating CHUNK alb_mss_fab_fifo_000A
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module alb_mss_fab_fifo_000A
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_000A
#     Wed May 14 18:56:38 2025 : Populating CHUNK rl_dmp_ecc_store_aligner
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module rl_dmp_ecc_store_aligner
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module rl_dmp_ecc_store_aligner
#     Wed May 14 18:56:38 2025 : Populating CHUNK alb_mss_fab_ibp2single_0000_0000
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module alb_mss_fab_ibp2single_0000_0000
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module alb_mss_fab_ibp2single_0000_0000
#     Wed May 14 18:56:38 2025 : Populating CHUNK alb_mss_fab_fifo_0000_000D
#     Wed May 14 18:56:38 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_000D
#     Wed May 14 18:56:38 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_000D
### Wed May 14 18:56:38 2025(+1s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Wed May 14 18:56:38 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_8,cpu_top_safety_controller,alb_mss_fab_fifo_0000_0006,alb_mss_mem_fifo_0000_0000,ls_multi_bit_comparator_0005,rl_dmp_store_aligner,alb_mss_fab_fifo_0000,rl_alu_data_path,alb_mss_fab_fifo_0000_0011,rl_dispatch,rl_ahb2ibp_0001,alb_mss_fab_fifo_0000_000C,rl_mmio_ahb2ibp,clockDelayPort_0000,alb_mss_fab_fifo_0000_000E,ls_sfty_mnt_diag_ctrl_0000,alb_mss_fab,alb_mss_fab_fifo_0006_0001,rl_ahb2ibp_0000,alb_mss_fab_fifo_0000_0002,alb_mss_fab_fifo_000A,rl_dmp_ecc_store_aligner,alb_mss_fab_ibp2single_0000_0000,alb_mss_fab_fifo_0000_000D,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m7.118s
#   exec summary : Total memory: 163000 kB minimum 
#   exec summary : Successful execution

# end time is Wed May 14 18:56:38 EEST 2025
zFe exit status: 0
command exit code is '0'
