{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:25:59 2015 " "Info: Processing started: Mon Sep 21 23:25:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_dp -c lab2_dp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } } { "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_gen:T2\|q\[2\]\[1\] SW\[6\]\[1\] clk 3.993 ns register " "Info: tsu for register \"reg_gen:T2\|q\[2\]\[1\]\" (data pin = \"SW\[6\]\[1\]\", clock pin = \"clk\") is 3.993 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.695 ns + Longest pin register " "Info: + Longest pin to register delay is 6.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SW\[6\]\[1\] 1 PIN PIN_V15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V15; Fanout = 1; PIN Node = 'SW\[6\]\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6][1] } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.499 ns) + CELL(0.366 ns) 6.695 ns reg_gen:T2\|q\[2\]\[1\] 2 REG LCFF_X51_Y1_N11 4 " "Info: 2: + IC(5.499 ns) + CELL(0.366 ns) = 6.695 ns; Loc. = LCFF_X51_Y1_N11; Fanout = 4; REG Node = 'reg_gen:T2\|q\[2\]\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.865 ns" { SW[6][1] reg_gen:T2|q[2][1] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 17.86 % ) " "Info: Total cell delay = 1.196 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.499 ns ( 82.14 % ) " "Info: Total interconnect delay = 5.499 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.695 ns" { SW[6][1] reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.695 ns" { SW[6][1] {} SW[6][1]~combout {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 5.499ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.666 ns reg_gen:T2\|q\[2\]\[1\] 3 REG LCFF_X51_Y1_N11 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X51_Y1_N11; Fanout = 4; REG Node = 'reg_gen:T2\|q\[2\]\[1\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl reg_gen:T2|q[2][1] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.86 % ) " "Info: Total cell delay = 1.516 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.695 ns" { SW[6][1] reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.695 ns" { SW[6][1] {} SW[6][1]~combout {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 5.499ns } { 0.000ns 0.830ns 0.366ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl reg_gen:T2|q[2][1] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[2][1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LEDR\[1\]\[2\] reg_gen:T2\|q\[1\]\[2\] 12.233 ns register " "Info: tco from clock \"clk\" to destination pin \"LEDR\[1\]\[2\]\" through register \"reg_gen:T2\|q\[1\]\[2\]\" is 12.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 2.681 ns reg_gen:T2\|q\[1\]\[2\] 3 REG LCFF_X22_Y1_N9 3 " "Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'reg_gen:T2\|q\[1\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.584 ns" { clk~clkctrl reg_gen:T2|q[1][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.55 % ) " "Info: Total cell delay = 1.516 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.165 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl reg_gen:T2|q[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.302 ns + Longest register pin " "Info: + Longest register to pin delay is 9.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_gen:T2\|q\[1\]\[2\] 1 REG LCFF_X22_Y1_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 3; REG Node = 'reg_gen:T2\|q\[1\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reg_gen:T2|q[1][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.415 ns) 1.347 ns Mux13~0 2 COMB LCCOMB_X22_Y1_N18 1 " "Info: 2: + IC(0.932 ns) + CELL(0.415 ns) = 1.347 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'Mux13~0'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.347 ns" { reg_gen:T2|q[1][2] Mux13~0 } "NODE_NAME" } } { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.245 ns) 2.030 ns Mux13~1 3 COMB LCCOMB_X22_Y1_N22 1 " "Info: 3: + IC(0.438 ns) + CELL(0.245 ns) = 2.030 ns; Loc. = LCCOMB_X22_Y1_N22; Fanout = 1; COMB Node = 'Mux13~1'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.683 ns" { Mux13~0 Mux13~1 } "NODE_NAME" } } { "opc5_pack.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_pack.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.494 ns) + CELL(2.778 ns) 9.302 ns LEDR\[1\]\[2\] 4 PIN PIN_B16 0 " "Info: 4: + IC(4.494 ns) + CELL(2.778 ns) = 9.302 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'LEDR\[1\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.272 ns" { Mux13~1 LEDR[1][2] } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.438 ns ( 36.96 % ) " "Info: Total cell delay = 3.438 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.864 ns ( 63.04 % ) " "Info: Total interconnect delay = 5.864 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.302 ns" { reg_gen:T2|q[1][2] Mux13~0 Mux13~1 LEDR[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.302 ns" { reg_gen:T2|q[1][2] {} Mux13~0 {} Mux13~1 {} LEDR[1][2] {} } { 0.000ns 0.932ns 0.438ns 4.494ns } { 0.000ns 0.415ns 0.245ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl reg_gen:T2|q[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T2|q[1][2] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.302 ns" { reg_gen:T2|q[1][2] Mux13~0 Mux13~1 LEDR[1][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.302 ns" { reg_gen:T2|q[1][2] {} Mux13~0 {} Mux13~1 {} LEDR[1][2] {} } { 0.000ns 0.932ns 0.438ns 4.494ns } { 0.000ns 0.415ns 0.245ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_gen:T1\|q\[0\]\[2\] SW\[0\]\[2\] clk 0.052 ns register " "Info: th for register \"reg_gen:T1\|q\[0\]\[2\]\" (data pin = \"SW\[0\]\[2\]\", clock pin = \"clk\") is 0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.097 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.676 ns reg_gen:T1\|q\[0\]\[2\] 3 REG LCFF_X4_Y1_N11 6 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X4_Y1_N11; Fanout = 6; REG Node = 'reg_gen:T1\|q\[0\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl reg_gen:T1|q[0][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.65 % ) " "Info: Total cell delay = 1.516 ns ( 56.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.35 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.890 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.969 ns) 0.969 ns SW\[0\]\[2\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.969 ns) = 0.969 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'SW\[0\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0][2] } "NODE_NAME" } } { "opc5_bustest.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/opc5_bustest.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.366 ns) 2.890 ns reg_gen:T1\|q\[0\]\[2\] 2 REG LCFF_X4_Y1_N11 6 " "Info: 2: + IC(1.555 ns) + CELL(0.366 ns) = 2.890 ns; Loc. = LCFF_X4_Y1_N11; Fanout = 6; REG Node = 'reg_gen:T1\|q\[0\]\[2\]'" {  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.921 ns" { SW[0][2] reg_gen:T1|q[0][2] } "NODE_NAME" } } { "reg_gen.vhd" "" { Text "/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/reg_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 46.19 % ) " "Info: Total cell delay = 1.335 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 53.81 % ) " "Info: Total interconnect delay = 1.555 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.890 ns" { SW[0][2] reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.890 ns" { SW[0][2] {} SW[0][2]~combout {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 1.555ns } { 0.000ns 0.969ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.890 ns" { SW[0][2] reg_gen:T1|q[0][2] } "NODE_NAME" } } { "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.890 ns" { SW[0][2] {} SW[0][2]~combout {} reg_gen:T1|q[0][2] {} } { 0.000ns 0.000ns 1.555ns } { 0.000ns 0.969ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:26:00 2015 " "Info: Processing ended: Mon Sep 21 23:26:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
