// Seed: 1926845771
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic sample,
    input logic id_4
);
  assign id_5 = 1'b0;
  type_12(
      1, id_1, id_2, id_4, 1'h0 & 1
  );
  logic id_6;
  logic id_7;
  assign id_6 = 1;
  type_15 id_8 (
      1,
      id_7,
      1
  );
  assign id_7 = 1;
endmodule
