@I [HLS-0] Workspace /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1 opened at Mon Dec 15 17:24:33 EST 2014
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.01Total elapsed time: 20.889 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 20.896 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 30.908 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0.02Total elapsed time: 40.921 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 40.921 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 40.924 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.928 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.929 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.930 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.930 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.931 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.931 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.933 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.933 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 40.937 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.941 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.942 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.948 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.950 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.950 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.951 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.952 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.952 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 40.952 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 40.953 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 40.953 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.02Total elapsed time: 40.955 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.961 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.962 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.966 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 40.972 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 40.979 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 40.979 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 40.995 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 41.11 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 41.12 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.21Total elapsed time: 41.224 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 41.255 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 41.256 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 41.267 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.05Total elapsed time: 41.278 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.3Total elapsed time: 41.278 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 41.281 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.31Total elapsed time: 41.281 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.32Total elapsed time: 41.281 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 41.284 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 41.284 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 41.284 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.37Total elapsed time: 41.285 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 41.287 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 51.297 sec.
@I [HLS-100] Command "license_exists AUTOESL_NI "
@I [HLS-100] Command 'license_exists' returned 1; elapsed 0Total elapsed time: 61.309 sec.
@I [HLS-100] Command "license_exists HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 61.309 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 61.310 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx_fpv6.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 61.314 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 61.317 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.04Total elapsed time: 61.338 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 61.342 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 61.342 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.04Total elapsed time: 61.345 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.41Total elapsed time: 61.345 sec.
@I [HLS-100] Command "create_clock -period 10 "
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0.01Total elapsed time: 61.348 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.01Total elapsed time: 61.348 sec.
@I [HLS-100] Command "promote_core DAddSub_nodsp "
@I [HLS-100] Command 'promote_core' returned 0; elapsed 0Total elapsed time: 61.348 sec.
@I [HLS-100] Command "promote_core DMul_meddsp "
@I [HLS-100] Command 'promote_core' returned 0; elapsed 0Total elapsed time: 61.348 sec.
@I [HLS-100] Command "promote_core DExp_meddsp "
@I [HLS-100] Command 'promote_core' returned 0; elapsed 0Total elapsed time: 61.348 sec.
@I [HLS-100] Command "promote_core DLog_meddsp "
@I [HLS-100] Command 'promote_core' returned 0; elapsed 0Total elapsed time: 61.348 sec.
@I [HLS-100] Command "set_directive_pipeline -II 4 BlackScholesWrapper/loop "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 61.349 sec.
@I [HLS-100] Command "set_directive_pipeline -II 4 BlackScholes "
@I [HLS-100] Command 'set_directive_pipeline' returned 0; elapsed 0Total elapsed time: 61.349 sec.
@I [HLS-100] Command "config_rtl -reset state "
@I [HLS-100] Command 'config_rtl' returned 0; elapsed 0Total elapsed time: 61.351 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'BlackScholes_dut.cpp' ... 
@0 [HLS-0] Analyzing design file 'BlackScholes_dut.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/systemc/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include/ap_sysc" -fexceptions "BlackScholes_dut.cpp"  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "BlackScholes_dut.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 61.869 sec.
@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp.ap-line.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/Vivado_HLS/2014.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/Vivado_HLS/2014.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/jargs.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp.ap-line.cpp"  -m "BlackScholesWrapper" -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/solution1.directive --source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/BlackScholes_dut.cpp --error /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --funcunit "AddSub AddSubnS Mul MulnS Mul2S Mul3S Mul4S Mul5S Mul6S DivnS AddSub_DSP FDiv FSqrt DDiv DSqrt DRecip DRSqrt FAddSub_nodsp FAddSub_fulldsp FMul_nodsp FMul_meddsp FMul_fulldsp FMul_maxdsp FRSqrt_nodsp FRSqrt_fulldsp FRecip_nodsp FRecip_fulldsp FLog_nodsp FLog_meddsp FLog_fulldsp FExp_nodsp FExp_meddsp FExp_fulldsp DAddSub_nodsp DAddSub_fulldsp DMul_nodsp DMul_meddsp DMul_fulldsp DMul_maxdsp DLog_nodsp DLog_meddsp DLog_fulldsp DExp_nodsp DExp_meddsp DExp_fulldsp" --ce --tcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --ve --vetcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --lp --ca --es --gf --df --pd --p2d /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --sd --scff /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pp.0.cpp.ap-cdt.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pragma.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 65.12 sec.
@I [HLS-0] CDT processor time: 3 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pragma.1.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc -hls -fno-exceptions  -D__llvm__  -w  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.pragma.2.cpp"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.g.bc"
@I [HLS-10] Analyzing design file 'mt19937ar.cpp' ... 
@0 [HLS-0] Analyzing design file 'mt19937ar.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/systemc/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include/ap_sysc" -fexceptions "mt19937ar.cpp"  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "mt19937ar.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 65.375 sec.
@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp.ap-line.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/Vivado_HLS/2014.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/Vivado_HLS/2014.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/jargs.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp.ap-line.cpp"  -m "BlackScholesWrapper" -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/solution1.directive --source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/mt19937ar.cpp --error /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --funcunit "AddSub AddSubnS Mul MulnS Mul2S Mul3S Mul4S Mul5S Mul6S DivnS AddSub_DSP FDiv FSqrt DDiv DSqrt DRecip DRSqrt FAddSub_nodsp FAddSub_fulldsp FMul_nodsp FMul_meddsp FMul_fulldsp FMul_maxdsp FRSqrt_nodsp FRSqrt_fulldsp FRecip_nodsp FRecip_fulldsp FLog_nodsp FLog_meddsp FLog_fulldsp FExp_nodsp FExp_meddsp FExp_fulldsp DAddSub_nodsp DAddSub_fulldsp DMul_nodsp DMul_meddsp DMul_fulldsp DMul_maxdsp DLog_nodsp DLog_meddsp DLog_fulldsp DExp_nodsp DExp_meddsp DExp_fulldsp" --ce --tcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --ve --vetcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --lp --ca --es --gf --df --pd --p2d /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --sd --scff /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pp.0.cpp.ap-cdt.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pragma.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 67.417 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pragma.1.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc -hls -fno-exceptions  -D__llvm__  -w  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.pragma.2.cpp"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.g.bc"
@I [HLS-10] Analyzing design file 'CND.cpp' ... 
@0 [HLS-0] Analyzing design file 'CND.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/systemc/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include/ap_sysc" -fexceptions "CND.cpp"  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "CND.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 67.712 sec.
@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp.ap-line.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/Vivado_HLS/2014.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/Vivado_HLS/2014.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/jargs.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp.ap-line.cpp"  -m "BlackScholesWrapper" -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/solution1.directive --source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/CND.cpp --error /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --funcunit "AddSub AddSubnS Mul MulnS Mul2S Mul3S Mul4S Mul5S Mul6S DivnS AddSub_DSP FDiv FSqrt DDiv DSqrt DRecip DRSqrt FAddSub_nodsp FAddSub_fulldsp FMul_nodsp FMul_meddsp FMul_fulldsp FMul_maxdsp FRSqrt_nodsp FRSqrt_fulldsp FRecip_nodsp FRecip_fulldsp FLog_nodsp FLog_meddsp FLog_fulldsp FExp_nodsp FExp_meddsp FExp_fulldsp DAddSub_nodsp DAddSub_fulldsp DMul_nodsp DMul_meddsp DMul_fulldsp DMul_maxdsp DLog_nodsp DLog_meddsp DLog_fulldsp DExp_nodsp DExp_meddsp DExp_fulldsp" --ce --tcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --ve --vetcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --lp --ca --es --gf --df --pd --p2d /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --sd --scff /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pp.0.cpp.ap-cdt.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pragma.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 70.700 sec.
@I [HLS-0] CDT processor time: 2 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pragma.1.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc -hls -fno-exceptions  -D__llvm__  -w  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.pragma.2.cpp"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.g.bc"
@I [HLS-10] Analyzing design file 'BlackScholes.cpp' ... 
@0 [HLS-0] Analyzing design file 'BlackScholes.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/systemc/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include/ap_sysc" -fexceptions "BlackScholes.cpp"  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "BlackScholes.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 71.102 sec.
@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp.ap-line.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/Vivado_HLS/2014.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/Vivado_HLS/2014.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/jargs.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp.ap-line.cpp"  -m "BlackScholesWrapper" -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/solution1.directive --source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/BlackScholes.cpp --error /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --funcunit "AddSub AddSubnS Mul MulnS Mul2S Mul3S Mul4S Mul5S Mul6S DivnS AddSub_DSP FDiv FSqrt DDiv DSqrt DRecip DRSqrt FAddSub_nodsp FAddSub_fulldsp FMul_nodsp FMul_meddsp FMul_fulldsp FMul_maxdsp FRSqrt_nodsp FRSqrt_fulldsp FRecip_nodsp FRecip_fulldsp FLog_nodsp FLog_meddsp FLog_fulldsp FExp_nodsp FExp_meddsp FExp_fulldsp DAddSub_nodsp DAddSub_fulldsp DMul_nodsp DMul_meddsp DMul_fulldsp DMul_maxdsp DLog_nodsp DLog_meddsp DLog_fulldsp DExp_nodsp DExp_meddsp DExp_fulldsp" --ce --tcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --ve --vetcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --lp --ca --es --gf --df --pd --p2d /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --sd --scff /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pp.0.cpp.ap-cdt.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pragma.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 74.495 sec.
@I [HLS-0] CDT processor time: 3 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pragma.1.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc -hls -fno-exceptions  -D__llvm__  -w  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.pragma.2.cpp"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.g.bc"
@I [HLS-10] Analyzing design file 'BlackScholesWrapper.cpp' ... 
@0 [HLS-0] Analyzing design file 'BlackScholesWrapper.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/systemc/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include" -I "/opt/xilinx/Vivado_HLS/2014.2/include/ap_sysc" -fexceptions "BlackScholesWrapper.cpp"  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "BlackScholesWrapper.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-0] Setting directive 'PIPELINE' II=4 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 74.908 sec.
@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp.ap-line.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/Vivado_HLS/2014.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/Vivado_HLS/2014.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/Vivado_HLS/2014.2/lib/classes/jargs.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20120127-1122.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp.ap-line.cpp"  -m "BlackScholesWrapper" -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp.ap-cdt.cpp" --ad --pc --pp --directive /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/solution1.directive --source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/BlackScholesWrapper.cpp --error /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --funcunit "AddSub AddSubnS Mul MulnS Mul2S Mul3S Mul4S Mul5S Mul6S DivnS AddSub_DSP FDiv FSqrt DDiv DSqrt DRecip DRSqrt FAddSub_nodsp FAddSub_fulldsp FMul_nodsp FMul_meddsp FMul_fulldsp FMul_maxdsp FRSqrt_nodsp FRSqrt_fulldsp FRecip_nodsp FRecip_fulldsp FLog_nodsp FLog_meddsp FLog_fulldsp FExp_nodsp FExp_meddsp FExp_fulldsp DAddSub_nodsp DAddSub_fulldsp DMul_nodsp DMul_meddsp DMul_fulldsp DMul_maxdsp DLog_nodsp DLog_meddsp DLog_fulldsp DExp_nodsp DExp_meddsp DExp_fulldsp" --ce --tcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --ve --vetcl /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --lp --ca --es --gf --df --pd --p2d /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db --sd --scff /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pp.0.cpp.ap-cdt.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pragma.0.cpp /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 78.229 sec.
@I [HLS-0] CDT processor time: 3 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pragma.1.cpp"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado_HLS/2014.2/lnx64/tools/gcc -hls -fno-exceptions  -D__llvm__  -w  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.pragma.2.cpp"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot" -I "/opt/xilinx/Vivado_HLS/2014.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.g.bc"
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 78.471 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 78.472 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.bc"  -disable-opt  -L/opt/xilinx/Vivado_HLS/2014.2/lnx64/lib -lm_basic -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 7 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes_dut.g.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/mt19937ar.g.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/CND.g.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.g.bc" "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.g.bc"  -disable-opt  -L/opt/xilinx/Vivado_HLS/2014.2/lnx64/lib -lm_basic -o "/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 7 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 92.685 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top BlackScholesWrapper  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -mem2reg -instcombine -dce   -gvn -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst  -promote-dbg-pointer  -norm-name   /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.0.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [XFORM-603] Inlining function 'ap_fixed_base<168, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<long, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<116, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-0] Std xform time: 7 seconds per iteration
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg  -instcombine -dce -inst-simplify  -directive-preproc -mem2reg -dse -dce  -globaldce    /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.1.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 2 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   -interface-gen -constprop -dse -dce  /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.g.1.bc to /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls  -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce  -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -data-pack -instcombine -dce   -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -array-burst -dce  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -array-transform-check  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce -auto-par -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce  -array-reshape -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -funstream-prep -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce      -group-axi-access  -simplifycfg -dce -loop-delete  -norm-name  /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.1.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-602] Inlining function 'mod_N' into 'rand_uint32' (mt19937ar.cpp:141) automatically.
@I [XFORM-602] Inlining function 'mod_N_p1' into 'rand_uint32' (mt19937ar.cpp:142) automatically.
@I [XFORM-602] Inlining function 'mod_N_pm' into 'rand_uint32' (mt19937ar.cpp:143) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, double>' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:504) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:518) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls_math.h:254) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::fabs' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls_math.h:276) automatically.
@I [XFORM-602] Inlining function 'hls::fabs' into 'fabs' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/lib_hlsm.cpp:134) automatically.
@I [XFORM-602] Inlining function 'fabs' into 'CND' (CND.cpp:18) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i64' into 'BlackScholes' (BlackScholes.cpp:14) automatically.
@I [XFORM-602] Inlining function 'CND' into 'BlackScholes' (BlackScholes.cpp:15) automatically.
@I [HLS-0] Presyn 1 time: 2 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -dce  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [XFORM-401] Performing if-conversion on hyperblock from (BlackScholes.cpp:10:26) to (BlackScholes.cpp:28:1) in function 'BlackScholes'... converting 9 basic blocks.
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -promote-global-argument  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify -doublePtrElim  -dce -doublePtrSimplify -promote-dbg-pointer -dce  -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -directive-preproc -inst-simplify -dce  -interface-gen -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.2.bc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kk' in region (mt19937ar.cpp:87).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkp1' in region (mt19937ar.cpp:87).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkpm' in region (mt19937ar.cpp:87).
@I [HLS-0] Build ssdm time: 1 seconds per iteration
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 16.21Total elapsed time: 119.767 sec.
@I [HLS-111] Elapsed time: 18.82 seconds; current memory usage: 397 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 17.88Total elapsed time: 119.779 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'BlackScholesWrapper' ...
@0 [HLS-0] Synthesizing 'BlackScholesWrapper' ...
@I [HLS-100] Command "ap_set_top_model BlackScholesWrapper "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 119.781 sec.
@I [HLS-100] Command "get_model_list BlackScholesWrapper -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 119.782 sec.
@I [HLS-100] Command "preproc_iomode -model BlackScholesWrapper "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0.01Total elapsed time: 119.783 sec.
@I [HLS-100] Command "preproc_iomode -model BlackScholes "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 119.783 sec.
@I [HLS-100] Command "preproc_iomode -model rand_uint32 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 119.783 sec.
@I [HLS-100] Command "get_model_list BlackScholesWrapper -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 119.784 sec.
@I [HLS-0] Model list for configure: rand_uint32 BlackScholes BlackScholesWrapper
@I [HLS-0] Configuring Module : rand_uint32 ...
@I [HLS-100] Command "set_default_model rand_uint32 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.784 sec.
@I [HLS-100] Command "apply_spec_resource_limit rand_uint32 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 119.785 sec.
@I [HLS-0] Configuring Module : BlackScholes ...
@I [HLS-100] Command "set_default_model BlackScholes "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.785 sec.
@I [HLS-100] Command "apply_spec_resource_limit BlackScholes "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 119.785 sec.
@I [HLS-0] Configuring Module : BlackScholesWrapper ...
@I [HLS-100] Command "set_default_model BlackScholesWrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.785 sec.
@I [HLS-100] Command "apply_spec_resource_limit BlackScholesWrapper "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 119.785 sec.
@I [HLS-0] Model list for preprocess: rand_uint32 BlackScholes BlackScholesWrapper
@I [HLS-0] Preprocessing Module: rand_uint32 ...
@I [HLS-100] Command "set_default_model rand_uint32 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.785 sec.
@I [HLS-100] Command "cdfg_preprocess -model rand_uint32 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 119.788 sec.
@I [HLS-100] Command "rtl_gen_preprocess rand_uint32 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 119.789 sec.
@I [HLS-0] Preprocessing Module: BlackScholes ...
@I [HLS-100] Command "set_default_model BlackScholes "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.790 sec.
@I [HLS-100] Command "cdfg_preprocess -model BlackScholes "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 119.791 sec.
@I [HLS-100] Command "rtl_gen_preprocess BlackScholes "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 119.793 sec.
@I [HLS-0] Preprocessing Module: BlackScholesWrapper ...
@I [HLS-100] Command "set_default_model BlackScholesWrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.793 sec.
@I [HLS-100] Command "cdfg_preprocess -model BlackScholesWrapper "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.01Total elapsed time: 119.794 sec.
@I [HLS-100] Command "rtl_gen_preprocess BlackScholesWrapper "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 119.795 sec.
@I [HLS-0] Model list for synthesis: rand_uint32 BlackScholes BlackScholesWrapper
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'rand_uint32' 
@0 [HLS-0] -- Scheduling module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model rand_uint32 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 119.796 sec.
@I [HLS-100] Command "schedule -model rand_uint32 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'rand_uint32'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.17Total elapsed time: 119.975 sec.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 398 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 120.1 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 120.20 sec.
@I [HLS-0] Finish scheduling rand_uint32.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'rand_uint32' 
@0 [HLS-0] -- Exploring micro-architecture for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model rand_uint32 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 120.23 sec.
@I [HLS-100] Command "bind -model rand_uint32 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=rand_uint32
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.02Total elapsed time: 120.41 sec.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 398 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 120.84 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 120.104 sec.
@I [HLS-0] Finish binding rand_uint32.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'BlackScholes' 
@0 [HLS-0] -- Scheduling module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model BlackScholes "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 120.105 sec.
@I [HLS-100] Command "schedule -model BlackScholes "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'BlackScholes'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 4, Depth: 211.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.4Total elapsed time: 120.505 sec.
@I [HLS-111] Elapsed time: 0.45 seconds; current memory usage: 399 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 120.558 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.06Total elapsed time: 120.612 sec.
@I [HLS-0] Finish scheduling BlackScholes.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'BlackScholes' 
@0 [HLS-0] -- Exploring micro-architecture for module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model BlackScholes "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 120.613 sec.
@I [HLS-100] Command "bind -model BlackScholes "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=BlackScholes
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.12Total elapsed time: 120.743 sec.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 401 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.1Total elapsed time: 120.851 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.06Total elapsed time: 120.921 sec.
@I [HLS-0] Finish binding BlackScholes.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'BlackScholesWrapper' 
@0 [HLS-0] -- Scheduling module 'BlackScholesWrapper' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model BlackScholesWrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 120.922 sec.
@I [HLS-100] Command "schedule -model BlackScholesWrapper "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop'.
@I [SCHED-61] Pipelining result: Target II: 4, Final II: 4, Depth: 213.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.07Total elapsed time: 120.991 sec.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 401 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 121.29 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 121.68 sec.
@I [HLS-0] Finish scheduling BlackScholesWrapper.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'BlackScholesWrapper' 
@0 [HLS-0] -- Exploring micro-architecture for module 'BlackScholesWrapper' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model BlackScholesWrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 121.69 sec.
@I [HLS-100] Command "bind -model BlackScholesWrapper "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=BlackScholesWrapper
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.14Total elapsed time: 121.204 sec.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 403 MB.
@I [HLS-100] Command "report -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.09Total elapsed time: 121.300 sec.
@I [HLS-100] Command "db_write -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.04Total elapsed time: 121.347 sec.
@I [HLS-0] Finish binding BlackScholesWrapper.
@I [HLS-100] Command "get_model_list BlackScholesWrapper -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 121.347 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess rand_uint32 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 121.348 sec.
@I [HLS-100] Command "rtl_gen_preprocess BlackScholes "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 121.349 sec.
@I [HLS-100] Command "rtl_gen_preprocess BlackScholesWrapper "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 121.350 sec.
@I [HLS-0] Model list for RTL generation: rand_uint32 BlackScholes BlackScholesWrapper
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'rand_uint32' 
@0 [HLS-0] -- Generating RTL for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model rand_uint32 -vendor xilinx -mg_file /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'rand_uint32'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.05Total elapsed time: 121.407 sec.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 403 MB.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 121.414 sec.
@I [HLS-100] Command "gen_rtl rand_uint32 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/systemc/rand_uint32 -synmodules rand_uint32 BlackScholes BlackScholesWrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 121.422 sec.
@I [HLS-100] Command "gen_rtl rand_uint32 -style xilinx -f -lang vhdl -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/vhdl/rand_uint32 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 121.426 sec.
@I [HLS-100] Command "gen_rtl rand_uint32 -style xilinx -f -lang vlog -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/verilog/rand_uint32 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 121.431 sec.
@I [HLS-100] Command "gen_tb_info rand_uint32 -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32 -p /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 121.434 sec.
@I [HLS-100] Command "report -model rand_uint32 -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/report/rand_uint32_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 121.449 sec.
@I [HLS-100] Command "report -model rand_uint32 -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/report/rand_uint32_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 121.458 sec.
@I [HLS-100] Command "report -model rand_uint32 -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 121.499 sec.
@I [HLS-100] Command "db_write -model rand_uint32 -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 121.528 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'BlackScholes' 
@0 [HLS-0] -- Generating RTL for module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model BlackScholes -vendor xilinx -mg_file /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.compgen.tcl "
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp': 3 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp': 5 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_drecip_64ns_64ns_64_11': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_sitodp_64ns_64_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'BlackScholesWrapper_uitodp_64ns_64_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'BlackScholes'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.71Total elapsed time: 122.284 sec.
@I [HLS-111] Elapsed time: 0.86 seconds; current memory usage: 406 MB.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 122.289 sec.
@I [HLS-100] Command "gen_rtl BlackScholes -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/systemc/BlackScholes -synmodules rand_uint32 BlackScholes BlackScholesWrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 122.315 sec.
@I [HLS-100] Command "gen_rtl BlackScholes -style xilinx -f -lang vhdl -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/vhdl/BlackScholes "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.03Total elapsed time: 122.332 sec.
@I [HLS-100] Command "gen_rtl BlackScholes -style xilinx -f -lang vlog -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/verilog/BlackScholes "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 122.356 sec.
@I [HLS-100] Command "gen_tb_info BlackScholes -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes -p /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 122.366 sec.
@I [HLS-100] Command "report -model BlackScholes -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/report/BlackScholes_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 122.409 sec.
@I [HLS-100] Command "report -model BlackScholes -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/report/BlackScholes_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 122.432 sec.
@I [HLS-100] Command "report -model BlackScholes -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.13Total elapsed time: 122.562 sec.
@I [HLS-100] Command "db_write -model BlackScholes -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.09Total elapsed time: 122.658 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'BlackScholesWrapper' 
@0 [HLS-0] -- Generating RTL for module 'BlackScholesWrapper' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model BlackScholesWrapper -vendor xilinx -mg_file /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/CallPutFlag' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/X' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/T' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/b' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'BlackScholesWrapper/a' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'BlackScholesWrapper' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global scalar 'kk' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_p1' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_pm' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'BlackScholesWrapper'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 2Total elapsed time: 124.742 sec.
@I [HLS-111] Elapsed time: 2.4 seconds; current memory usage: 411 MB.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 124.746 sec.
@I [HLS-100] Command "gen_rtl BlackScholesWrapper -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/systemc/BlackScholesWrapper -synmodules rand_uint32 BlackScholes BlackScholesWrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 124.763 sec.
@I [HLS-100] Command "gen_rtl BlackScholesWrapper -istop -style xilinx -f -lang vhdl -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/vhdl/BlackScholesWrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 124.774 sec.
@I [HLS-100] Command "gen_rtl BlackScholesWrapper -istop -style xilinx -f -lang vlog -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/verilog/BlackScholesWrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 124.785 sec.
@I [HLS-100] Command "export_constraint_db -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 124.787 sec.
@I [HLS-100] Command "report -model BlackScholesWrapper -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.07Total elapsed time: 124.856 sec.
@I [HLS-100] Command "gen_tb_info BlackScholesWrapper -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper -p /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 124.864 sec.
@I [HLS-100] Command "report -model BlackScholesWrapper -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/report/BlackScholesWrapper_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 124.875 sec.
@I [HLS-100] Command "report -model BlackScholesWrapper -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/syn/report/BlackScholesWrapper_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 124.883 sec.
@I [HLS-100] Command "report -model BlackScholesWrapper -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.09Total elapsed time: 124.980 sec.
@I [HLS-100] Command "db_write -model BlackScholesWrapper -o /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.04Total elapsed time: 125.41 sec.
@I [HLS-100] Command "sc_get_clocks BlackScholesWrapper "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 125.79 sec.
@I [HLS-100] Command "sc_get_portdomain BlackScholesWrapper "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 125.79 sec.
@I [HLS-0] Model list for RTL component generation: rand_uint32 BlackScholes BlackScholesWrapper
@I [HLS-0] Handling components in module [rand_uint32] ... 
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.compgen.tcl "
@I [HLS-0] Found component rand_uint32_mt_kk.
@I [HLS-0] Append model rand_uint32_mt_kk
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.89 sec.
@I [HLS-0] Handling components in module [BlackScholes] ... 
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.compgen.tcl "
@I [HLS-0] Found component BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp.
@I [HLS-0] Append model BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp
@I [HLS-0] Found component BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp.
@I [HLS-0] Append model BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp
@I [HLS-0] Found component BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp.
@I [HLS-0] Append model BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp
@I [HLS-0] Found component BlackScholesWrapper_ddiv_64ns_64ns_64_31.
@I [HLS-0] Append model BlackScholesWrapper_ddiv_64ns_64ns_64_31
@I [HLS-0] Found component BlackScholesWrapper_dcmp_64ns_64ns_1_3.
@I [HLS-0] Append model BlackScholesWrapper_dcmp_64ns_64ns_1_3
@I [HLS-0] Found component BlackScholesWrapper_uitodp_64ns_64_6.
@I [HLS-0] Append model BlackScholesWrapper_uitodp_64ns_64_6
@I [HLS-0] Found component BlackScholesWrapper_sitodp_64ns_64_6.
@I [HLS-0] Append model BlackScholesWrapper_sitodp_64ns_64_6
@I [HLS-0] Found component BlackScholesWrapper_dsqrt_64ns_64ns_64_31.
@I [HLS-0] Append model BlackScholesWrapper_dsqrt_64ns_64ns_64_31
@I [HLS-0] Found component BlackScholesWrapper_drecip_64ns_64ns_64_11.
@I [HLS-0] Append model BlackScholesWrapper_drecip_64ns_64ns_64_11
@I [HLS-0] Found component BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp.
@I [HLS-0] Append model BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.91 sec.
@I [HLS-0] Handling components in module [BlackScholesWrapper] ... 
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.92 sec.
@I [HLS-0] Append model rand_uint32
@I [HLS-0] Append model BlackScholes
@I [HLS-0] Append model BlackScholesWrapper
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: rand_uint32_mt_kk BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp BlackScholesWrapper_ddiv_64ns_64ns_64_31 BlackScholesWrapper_dcmp_64ns_64ns_1_3 BlackScholesWrapper_uitodp_64ns_64_6 BlackScholesWrapper_sitodp_64ns_64_6 BlackScholesWrapper_dsqrt_64ns_64ns_64_31 BlackScholesWrapper_drecip_64ns_64ns_64_11 BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp rand_uint32 BlackScholes BlackScholesWrapper
@I [HLS-0] To file: write model rand_uint32_mt_kk
@I [HLS-0] To file: write model BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp
@I [HLS-0] To file: write model BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp
@I [HLS-0] To file: write model BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp
@I [HLS-0] To file: write model BlackScholesWrapper_ddiv_64ns_64ns_64_31
@I [HLS-0] To file: write model BlackScholesWrapper_dcmp_64ns_64ns_1_3
@I [HLS-0] To file: write model BlackScholesWrapper_uitodp_64ns_64_6
@I [HLS-0] To file: write model BlackScholesWrapper_sitodp_64ns_64_6
@I [HLS-0] To file: write model BlackScholesWrapper_dsqrt_64ns_64ns_64_31
@I [HLS-0] To file: write model BlackScholesWrapper_drecip_64ns_64ns_64_11
@I [HLS-0] To file: write model BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp
@I [HLS-0] To file: write model rand_uint32
@I [HLS-0] To file: write model BlackScholes
@I [HLS-0] To file: write model BlackScholesWrapper
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0Total elapsed time: 125.98 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.105 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.109 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.110 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.112 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 125.114 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.115 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.116 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.123 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.124 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 125.130 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.135 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 125.142 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 125.142 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 125.158 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 125.175 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.177 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.21Total elapsed time: 125.393 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.06Total elapsed time: 125.442 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.32Total elapsed time: 125.442 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.446 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.32Total elapsed time: 125.446 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.32Total elapsed time: 125.446 sec.
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/Vivado_HLS/2014.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.450 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.451 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.452 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.453 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/rand_uint32.compgen.tcl "
@I [RTMG-278] Implementing memory 'rand_uint32_mt_kk_ram' using block RAMs with reset.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 125.484 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholes.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.18Total elapsed time: 125.891 sec.
@I [HLS-100] Command "source /home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/final_design/hls.prj/solution1/.autopilot/db/BlackScholesWrapper.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 125.892 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'BlackScholesWrapper'.
@I [WVHDL-304] Generating RTL VHDL for 'BlackScholesWrapper'.
@I [WVLOG-307] Generating RTL Verilog for 'BlackScholesWrapper'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 5.76Total elapsed time: 126.256 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 23.64Total elapsed time: 126.257 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.04Total elapsed time: 126.303 sec.
