<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p275" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_275{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_275{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_275{left:732px;bottom:1141px;letter-spacing:-0.16px;}
#t4_275{left:187px;bottom:1088px;letter-spacing:-0.27px;word-spacing:-0.41px;}
#t5_275{left:169px;bottom:1065px;letter-spacing:-0.18px;}
#t6_275{left:187px;bottom:1042px;letter-spacing:-0.24px;word-spacing:-0.45px;}
#t7_275{left:187px;bottom:1019px;letter-spacing:-0.27px;word-spacing:-0.31px;}
#t8_275{left:153px;bottom:996px;letter-spacing:-0.14px;}
#t9_275{left:139px;bottom:973px;letter-spacing:-0.14px;}
#ta_275{left:96px;bottom:950px;letter-spacing:-0.14px;}
#tb_275{left:70px;bottom:926px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_275{left:96px;bottom:909px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_275{left:436px;bottom:869px;letter-spacing:-0.15px;}
#te_275{left:124px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_275{left:124px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tg_275{left:124px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_275{left:124px;bottom:797px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#ti_275{left:124px;bottom:764px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tj_275{left:124px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_275{left:124px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_275{left:124px;bottom:713px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#tm_275{left:124px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_275{left:124px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#to_275{left:124px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tp_275{left:124px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_275{left:124px;bottom:613px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_275{left:70px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_275{left:70px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tt_275{left:70px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_275{left:70px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_275{left:70px;bottom:489px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_275{left:70px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tx_275{left:70px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_275{left:70px;bottom:431px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_275{left:70px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t10_275{left:70px;bottom:397px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#t11_275{left:70px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t12_275{left:70px;bottom:364px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t13_275{left:70px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_275{left:242px;bottom:302px;letter-spacing:0.11px;word-spacing:0.03px;}
#t15_275{left:319px;bottom:302px;letter-spacing:0.12px;word-spacing:0.02px;}
#t16_275{left:256px;bottom:283px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t17_275{left:596px;bottom:283px;letter-spacing:-0.13px;}
#t18_275{left:657px;bottom:289px;}
#t19_275{left:709px;bottom:283px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_275{left:840px;bottom:289px;}
#t1b_275{left:77px;bottom:260px;letter-spacing:-0.12px;}
#t1c_275{left:77px;bottom:243px;letter-spacing:-0.11px;}
#t1d_275{left:559px;bottom:260px;letter-spacing:-0.15px;}
#t1e_275{left:559px;bottom:238px;letter-spacing:-0.11px;}
#t1f_275{left:708px;bottom:260px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_275{left:77px;bottom:215px;letter-spacing:-0.1px;}
#t1h_275{left:559px;bottom:215px;letter-spacing:-0.16px;}
#t1i_275{left:708px;bottom:215px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_275{left:77px;bottom:192px;letter-spacing:-0.11px;}
#t1k_275{left:77px;bottom:176px;letter-spacing:-0.12px;}
#t1l_275{left:559px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_275{left:708px;bottom:192px;letter-spacing:-0.11px;}
#t1n_275{left:77px;bottom:153px;letter-spacing:-0.11px;}
#t1o_275{left:559px;bottom:153px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1p_275{left:708px;bottom:153px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_275{left:77px;bottom:130px;letter-spacing:-0.11px;}
#t1r_275{left:77px;bottom:113px;letter-spacing:-0.13px;}
#t1s_275{left:559px;bottom:130px;letter-spacing:-0.16px;}
#t1t_275{left:708px;bottom:130px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_275{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_275{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_275{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_275{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_275{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_275{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_275{font-size:9px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_275{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts275" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg275Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg275" style="-webkit-user-select: none;"><object width="935" height="1210" data="275/275.svg" type="image/svg+xml" id="pdf275" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_275" class="t s1_275">Vol. 3A </span><span id="t2_275" class="t s1_275">8-13 </span>
<span id="t3_275" class="t s2_275">TASK MANAGEMENT </span>
<span id="t4_275" class="t s3_275">IA32_U_CET.SUPPRESS = 0 </span>
<span id="t5_275" class="t s3_275">ELSE </span>
<span id="t6_275" class="t s3_275">IA32_S_CET.TRACKER = WAIT_FOR_ENDBRANCH </span>
<span id="t7_275" class="t s3_275">IA32_S_CET.SUPPRESS = 0 </span>
<span id="t8_275" class="t s3_275">FI; </span>
<span id="t9_275" class="t s3_275">FI; </span>
<span id="ta_275" class="t s3_275">FI; </span>
<span id="tb_275" class="t s3_275">16. Begins executing the new task. (To an exception handler, the first instruction of the new task appears not to </span>
<span id="tc_275" class="t s3_275">have been executed.) </span>
<span id="td_275" class="t s4_275">NOTES </span>
<span id="te_275" class="t s3_275">If all checks and saves have been carried out successfully, the processor commits to the task </span>
<span id="tf_275" class="t s3_275">switch. If an unrecoverable error occurs in steps 1 through 8, the processor does not complete the </span>
<span id="tg_275" class="t s3_275">task switch and ensures that the processor is returned to its state prior to the execution of the </span>
<span id="th_275" class="t s3_275">instruction that initiated the task switch. </span>
<span id="ti_275" class="t s3_275">If an unrecoverable error occurs in step 9, architectural state may be corrupted, but an attempt will </span>
<span id="tj_275" class="t s3_275">be made to handle the error in the prior execution environment. If an unrecoverable error occurs </span>
<span id="tk_275" class="t s3_275">after the commit point (in step 13), the processor completes the task switch (without performing </span>
<span id="tl_275" class="t s3_275">additional access and segment availability checks) and generates the appropriate exception prior to </span>
<span id="tm_275" class="t s3_275">beginning execution of the new task. </span>
<span id="tn_275" class="t s3_275">If exceptions occur after the commit point, the exception handler must finish the task switch itself </span>
<span id="to_275" class="t s3_275">before allowing the processor to begin executing the new task. See Chapter 6, “Interrupt </span>
<span id="tp_275" class="t s3_275">10—Invalid TSS Exception (#TS),” for more information about the affect of exceptions on a task </span>
<span id="tq_275" class="t s3_275">when they occur after the commit point of a task switch. </span>
<span id="tr_275" class="t s3_275">The state of the currently executing task is always saved when a successful task switch occurs. If the task is </span>
<span id="ts_275" class="t s3_275">resumed, execution starts with the instruction pointed to by the saved EIP value, and the registers are restored to </span>
<span id="tt_275" class="t s3_275">the values they held when the task was suspended. </span>
<span id="tu_275" class="t s3_275">When switching tasks, the privilege level of the new task does not inherit its privilege level from the suspended </span>
<span id="tv_275" class="t s3_275">task. The new task begins executing at the privilege level specified in the CPL field of the CS register, which is </span>
<span id="tw_275" class="t s3_275">loaded from the TSS. Because tasks are isolated by their separate address spaces and TSSs and because privilege </span>
<span id="tx_275" class="t s3_275">rules control access to a TSS, software does not need to perform explicit privilege checks on a task switch. </span>
<span id="ty_275" class="t s3_275">Table 8-1 shows the exception conditions that the processor checks for when switching tasks. It also shows the </span>
<span id="tz_275" class="t s3_275">exception that is generated for each check if an error is detected and the segment that the error code references. </span>
<span id="t10_275" class="t s3_275">(The order of the checks in the table is the order used in the P6 family processors. The exact order is model specific </span>
<span id="t11_275" class="t s3_275">and may be different for other IA-32 processors.) Exception handlers designed to handle these exceptions may be </span>
<span id="t12_275" class="t s3_275">subject to recursive calls if they attempt to reload the segment selector that generated the exception. The cause of </span>
<span id="t13_275" class="t s3_275">the exception (or the first of multiple causes) should be fixed before reloading the selector. </span>
<span id="t14_275" class="t s5_275">Table 8-1. </span><span id="t15_275" class="t s5_275">Exception Conditions Checked During a Task Switch </span>
<span id="t16_275" class="t s6_275">Condition Checked </span><span id="t17_275" class="t s6_275">Exception </span>
<span id="t18_275" class="t s7_275">1 </span>
<span id="t19_275" class="t s6_275">Error Code Reference </span>
<span id="t1a_275" class="t s7_275">2 </span>
<span id="t1b_275" class="t s8_275">Segment selector for a TSS descriptor references </span>
<span id="t1c_275" class="t s8_275">the GDT and is within the limits of the table. </span>
<span id="t1d_275" class="t s8_275">#GP </span>
<span id="t1e_275" class="t s8_275">#TS (for IRET) </span>
<span id="t1f_275" class="t s8_275">New Task’s TSS </span>
<span id="t1g_275" class="t s8_275">P bit is set in TSS descriptor. </span><span id="t1h_275" class="t s8_275">#NP </span><span id="t1i_275" class="t s8_275">New Task’s TSS </span>
<span id="t1j_275" class="t s8_275">TSS descriptor is not busy (for task switch initiated by a call, interrupt, or </span>
<span id="t1k_275" class="t s8_275">exception). </span>
<span id="t1l_275" class="t s8_275">#GP (for JMP, CALL, INT) </span><span id="t1m_275" class="t s8_275">Task’s back-link TSS </span>
<span id="t1n_275" class="t s8_275">TSS descriptor is not busy (for task switch initiated by an IRET instruction). </span><span id="t1o_275" class="t s8_275">#TS (for IRET) </span><span id="t1p_275" class="t s8_275">New Task’s TSS </span>
<span id="t1q_275" class="t s8_275">TSS segment limit greater than or equal to 108 (for 32-bit TSS) or 44 (for 16-bit </span>
<span id="t1r_275" class="t s8_275">TSS). </span>
<span id="t1s_275" class="t s8_275">#TS </span><span id="t1t_275" class="t s8_275">New Task’s TSS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
