/*
 * Copyright (C) 2011 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not write to the Free Software
 * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
 * MA 02110-1301 USA
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM      sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */


/*=============================================================================			
 * IOMUX			
 *=============================================================================*/
 
/* DDR IO TYPE */
DATA 4 0x020e0798 0x000C0000	/* IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE : DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strengths at 1.5V)	*/
DATA 4 0x020e0758 0x00000000	/* IOMUXC_SW_PAD_CTL_GRP_DDRPKE   : Pull/Keeper Disabled */

/* CLOCK */
DATA 4 0x020e0588 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 40 Ohm	*/
DATA 4 0x020e0594 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 40 Ohm	*/

/* ADDRESS */
DATA 4 0x020e056c 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS   : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 40 Ohm	*/
DATA 4 0x020e0578 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS   : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 40 Ohm	*/
DATA 4 0x020e074c 0x00000030	/* IOMUXC_SW_PAD_CTL_GRP_ADDR  		: 40 Ohm Drive Strength for DRAM_ADDR, DRAM_SDBA0/DRAM_SDBA1	*/

/* CONTROL */
DATA 4 0x020e057c 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET : DDR3 mode, Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 40 Ohm	*/

DATA 4 0x020e058c 0x00000000	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled	*/
DATA 4 0x020e059c 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0 	: Pull Enabled, Pull/Keeper Enabled, ODT0 Disabled, DSE(Drive Strength) 40 Ohm	*/
DATA 4 0x020e05a0 0x00000030	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1 	: Pull Enabled, Pull/Keeper Enabled, ODT1 Disabled, DSE(Drive Strength) 40 Ohm	*/
DATA 4 0x020e078c 0x00000030	/* IOMUXC_SW_PAD_CTL_GRP_CTLDS 		: 40 Ohm Drive Strength for DRAM_CS0/1, DRAM_SDBA2, DRAM_CKE0/1, DRAM_SDWE	*/

/* DATA STROBE */
DATA 4 0x020e0750 0x00020000	/* IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL : Differential input mode. */

DATA 4 0x020e05a8 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e05b0 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e0524 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e051c 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e0518 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e050c 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e05b8 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e05c0 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P : Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/

/* DATA */
DATA 4 0x020e0774 0x00020000	/* IOMUXC_SW_PAD_CTL_GRP_DDRMODE : Differential input mode. */

DATA 4 0x020e0784 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B0DS  	   : 34 Ohm Drive Strength for DRAM_DATA00 ~ DRAM_DATA07 */
DATA 4 0x020e0788 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B1DS  	   : 34 Ohm Drive Strength for DRAM_DATA08 ~ DRAM_DATA15 */
DATA 4 0x020e0794 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B2DS  	   : 34 Ohm Drive Strength for DRAM_DATA16 ~ DRAM_DATA23 */
DATA 4 0x020e079c 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B3DS  	   : 34 Ohm Drive Strength for DRAM_DATA24 ~ DRAM_DATA31 */
DATA 4 0x020e07a0 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B4DS  	   : 34 Ohm Drive Strength for DRAM_DATA32 ~ DRAM_DATA39 */
DATA 4 0x020e07a4 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B5DS  	   : 34 Ohm Drive Strength for DRAM_DATA40 ~ DRAM_DATA47 */
DATA 4 0x020e07a8 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B6DS  	   : 34 Ohm Drive Strength for DRAM_DATA48 ~ DRAM_DATA55 */
DATA 4 0x020e0748 0x00000028	/* IOMUXC_SW_PAD_CTL_GRP_B7DS  	   : 34 Ohm Drive Strength for DRAM_DATA56 ~ DRAM_DATA63 */

DATA 4 0x020e05ac 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e05b4 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e0528 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e0520 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e0514 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e0510 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e05bc 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/
DATA 4 0x020e05c4 0x00000028	/* IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7 : Differential input mode, Keeper Enabled, Pull/Keeper Disabled, ODT0 Disabled, DSE(Drive Strength) 34 Ohm	*/


/*=============================================================================			
 * DDR Controller Registers			
 *=============================================================================
 * Manufacturer			: Micron/Samsung		
 * Device Part Number	: MT41K256M16-125 D9PXV/K4B4G1646B-HCK0 DDR3-1600		
 * Clock Freq.			: 533MHz		
 * Density per CS in Gb	: 16		
 * Chip Selects used	: 2		
 * Number of Banks		: 8		
 * Row address			: 15		
 * Column address		: 10		
 * Data bus width		: 64		
 *=============================================================================*/	
DATA 4 0x021b0800 0xA1390003	/* DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration. */
DATA 4 0x021b4800 0xA1390003	/* DDR_PHY_P1_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration. */

/* write leveling, based on Freescale board layout and T topology			
 * For target board, may need to run write leveling calibration 			
 * to fine tune these settings			
 * If target board does not use T topology, then these registers			
 * should either be cleared or write leveling calibration can be run */			
DATA 4 0x021b080c 0x001F001F	/* MX6_MMDC_P0_MPWLDECTRL0 */
DATA 4 0x021b0810 0x001F001F	/* MX6_MMDC_P0_MPWLDECTRL1 */
DATA 4 0x021b480c 0x001F001F	/* MX6_MMDC_P1_MPWLDECTRL0 */
DATA 4 0x021b4810 0x001F001F	/* MX6_MMDC_P1_MPWLDECTRL1 */


/*######################################################			
 * calibration values based on calibration compare of 0x00ffff00:			
 * Note, these calibration values are based on Freescale's board			
 * May need to run calibration on target board to fine tune these 			
 *######################################################*/	
/* Read DQS Gating calibration */
DATA 4 0x021b083c 0x434B0350	/* MX6_MMDC_P0_MPDGCTRL0	*/
DATA 4 0x021b0840 0x034C0359	/* MX6_MMDC_P0_MPDGCTRL1	*/
DATA 4 0x021b483c 0x434B0350	/* MX6_MMDC_P1_MPDGCTRL0	*/
DATA 4 0x021b4840 0x03650348	/* MX6_MMDC_P1_MPDGCTRL1	*/

/* Read calibration */	
DATA 4 0x021b0848 0x483D4545	/* MX6_MMDC_P0_MPRDDLCTL	*/
DATA 4 0x021b4848 0x44433E48	/* MX6_MMDC_P1_MPRDDLCTL	*/

/* Write calibration */	
DATA 4 0x021b0850 0x41444840	/* MX6_MMDC_P0_MPWRDLCTL	*/
DATA 4 0x021b4850 0x4835483E	/* MX6_MMDC_P1_MPWRDLCTL	*/

/* Read data bit delay: (3 is the reccommended default value, although out of reset value is 0) */			
DATA 4 0x021b081c 0x33333333	/* MX6_MMDC_P0_MPREDQBY0DL3	*/
DATA 4 0x021b0820 0x33333333	/* MX6_MMDC_P0_MPREDQBY1DL3	*/
DATA 4 0x021b0824 0x33333333	/* MX6_MMDC_P0_MPREDQBY2DL3	*/
DATA 4 0x021b0828 0x33333333	/* MX6_MMDC_P0_MPREDQBY3DL3	*/

DATA 4 0x021b481c 0x33333333	/* MX6_MMDC_P1_MPREDQBY0DL3	*/
DATA 4 0x021b4820 0x33333333	/* MX6_MMDC_P1_MPREDQBY1DL3	*/
DATA 4 0x021b4824 0x33333333	/* MX6_MMDC_P1_MPREDQBY2DL3	*/
DATA 4 0x021b4828 0x33333333	/* MX6_MMDC_P1_MPREDQBY3DL3	*/


/*
 * For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
// DATA 4 0x021b08c0 0x24911492	// Fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
// DATA 4 0x021b48c0 0x24911492	
 */

/* Complete calibration by forced measurement */	 
DATA 4 0x021b08B8 0x00000800	/* MX6_MMDC_P0_MPMUR0, frc_msr	*/
DATA 4 0x021b48B8 0x00000800 	/* MX6_MMDC_P1_MPMUR0, frc_msr	*/






DATA 4 0x021b0018 0x00001740	/* MDMISC, mirroring, interleaved (row/bank/col)	*/ 
								/* 
								 * NOTE about MDMISC RALAT:			
								 * MDMISC: RALAT kept to the high level of 5 to ensure stable operation at 528MHz. 			
								 * MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
								 * a. better operation at low frequency			
								 * b. Small performence improvment 
								 */	

/* MMDC Core Special Command Register */
DATA 4 0x021b001c 0x00008000	/* CS0 MX6_MMDC_P0_MDSCR : set the Configuration request bit during MMDC set up	*/
DATA 4 0x021b001c 0x00008008	/* CS1	*/

/* MMDC init */
DATA 4 0x021b0004 0x00020036	/* MX6_MMDC_P0_MDPDC	0x0002556D	*/      
DATA 4 0x021b0008 0x09444040	/* MX6_MMDC_P0_MDOTC	0x00333030	*/
DATA 4 0x021b000c 0x9FA479A4	/* MX6_MMDC_P0_MDCFG0 : tRFC=0xA0 clocks, tXS=0xA5 clocks, tXP=4 clocks, tXPDLL=13 clocks, tFAW=27 clocks, tCL=7 cycles	*/
DATA 4 0x021b0010 0xDB538F64	/* MX6_MMDC_P0_MDCFG1 : tRDC=7, tRP=7, tRC=27, tRAS=20, tRPA=tRP+1, tWR=8, tMRD=4, tCWL=6	0xDB538F64 */
DATA 4 0x021b0014 0x01FF00DB	/* MX6_MMDC_P0_MDCFG2 : tDLLK=512,tRTP=4,tWTR=4,tRRD=4	*/


DATA 4 0x021b002c 0x000026D2	/* MX6_MMDC_P0_MDRWD : recommend to maintain the default values				*/
DATA 4 0x021b0030 0x00A41023	/* MX6_MMDC_P0_MDOR	


/*
 * MX6_MMDC0_MDASP : CS0_END !!!!!!!
 * Mx6Q - 64 bit wide ddr
 * last address is  (1<<28(base) + 1<<30 - 1) /(1<<25) = 1<<3 + 1<<5 - 1 = 8 + 0x20 -1 = 0x27	: 1G
 * last address is  (1<<28(base) + 1<<31 - 1) /(1<<25) = 1<<3 + 1<<6 - 1 = 8 + 0x40 -1 = 0x47	: 2G
 */
DATA 4 0x021b0040 0x00000047
DATA 4 0x021b0000 0xC41A0000	/* MX6_MMDC0_MDCTL : CS0 enable, CS1 enable, row=15, col=10, burst=8, width=64bit */


/* Mode register writes */	
DATA 4 0x021b001c 0x04088032	/* MX6_MMDC_P0_MDSCR, MR2 write, CS0 */
DATA 4 0x021b001c 0x00008033	/* MX6_MMDC_P0_MDSCR, MR3 write, CS0 */
DATA 4 0x021b001c 0x00048031	/* MX6_MMDC_P0_MDSCR, MR1 write, CS0 */
DATA 4 0x021b001c 0x09308030	/* MX6_MMDC_P0_MDSCR, MR0 write, CS0 */
DATA 4 0x021b001c 0x04008040	/* MX6_MMDC_P0_MDSCR, ZQ calibration command sent to device on CS0 */

DATA 4 0x021b001c 0x0408803A	/* MX6_MMDC_P0_MDSCR, MR2 write, CS1 */
DATA 4 0x021b001c 0x0000803B	/* MX6_MMDC_P0_MDSCR, MR3 write, CS1 */
DATA 4 0x021b001c 0x00048039	/* MX6_MMDC_P0_MDSCR, MR1 write, CS1 */
DATA 4 0x021b001c 0x09308038	/* MX6_MMDC_P0_MDSCR, MR0 write, CS1 */
DATA 4 0x021b001c 0x04008048	/* MX6_MMDC_P0_MDSCR, ZQ calibration command sent to device on CS1 */


DATA 4 0x021b0020 0x00007800	/* MX6_MMDC_P0_MDREF : 32KHz refresh, 4 refeshes each */
DATA 4 0x021b0818 0x00022227	/* MX6_MMDC_P0_MPODTCTRL */
DATA 4 0x021b4818 0x00022227	/* MX6_MMDC_P1_MPODTCTRL */

DATA 4 0x021b0004 0x00025576	/* MX6_MMDC_P0_MDPDC : with PWDT bits set	*/

DATA 4 0x021b001c 0x00000000	/* MX6_MMDC_P0_MDSCR : enable ddr */
DATA 4 0x021b001c 0x00000008	/* MX6_MMDC_P0_MDSCR : enable ddr */


/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0x00FFF300
DATA 4 0x020c407c 0x0F0000C3
DATA 4 0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF

/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F
