{"sha": "c7cf969cdbc688e0e6d486cf62e85be1e4ca4218", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzdjZjk2OWNkYmM2ODhlMGU2ZDQ4NmNmNjJlODViZTFlNGNhNDIxOA==", "commit": {"author": {"name": "Jakub Jelinek", "email": "jakub@redhat.com", "date": "2014-08-12T21:24:40Z"}, "committer": {"name": "Jakub Jelinek", "email": "jakub@gcc.gnu.org", "date": "2014-08-12T21:24:40Z"}, "message": "re PR target/62025 (Miscompilation of openssl sha512.c)\n\n\tPR target/62025\n\t* sched-deps.c (find_inc): Check if inc_insn doesn't clobber\n\tany registers that are used in mem_insn.\n\nFrom-SVN: r213887", "tree": {"sha": "1e88256bef0a3bccd655c38fe76b924cd24e59c5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1e88256bef0a3bccd655c38fe76b924cd24e59c5"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218/comments", "author": {"login": "jakubjelinek", "id": 9370665, "node_id": "MDQ6VXNlcjkzNzA2NjU=", "avatar_url": "https://avatars.githubusercontent.com/u/9370665?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jakubjelinek", "html_url": "https://github.com/jakubjelinek", "followers_url": "https://api.github.com/users/jakubjelinek/followers", "following_url": "https://api.github.com/users/jakubjelinek/following{/other_user}", "gists_url": "https://api.github.com/users/jakubjelinek/gists{/gist_id}", "starred_url": "https://api.github.com/users/jakubjelinek/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jakubjelinek/subscriptions", "organizations_url": "https://api.github.com/users/jakubjelinek/orgs", "repos_url": "https://api.github.com/users/jakubjelinek/repos", "events_url": "https://api.github.com/users/jakubjelinek/events{/privacy}", "received_events_url": "https://api.github.com/users/jakubjelinek/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "06a1d02efd4a977fd06774b960ce2d21104ef5e0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/06a1d02efd4a977fd06774b960ce2d21104ef5e0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/06a1d02efd4a977fd06774b960ce2d21104ef5e0"}], "stats": {"total": 24, "additions": 24, "deletions": 0}, "files": [{"sha": "e1a4b56e3949a3ce9257181ff17d66660f0eb48d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c7cf969cdbc688e0e6d486cf62e85be1e4ca4218", "patch": "@@ -1,3 +1,9 @@\n+2014-08-12  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/62025\n+\t* sched-deps.c (find_inc): Check if inc_insn doesn't clobber\n+\tany registers that are used in mem_insn.\n+\n 2014-08-12  Steve Ellcey  <sellcey@mips.com>\n \n \t* config/mips/mips.h (ASM_SPEC): Pass float options to assembler. "}, {"sha": "049927fe6e0900da281bc7428d3651cfb196f19c", "filename": "gcc/sched-deps.c", "status": "modified", "additions": 18, "deletions": 0, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218/gcc%2Fsched-deps.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c7cf969cdbc688e0e6d486cf62e85be1e4ca4218/gcc%2Fsched-deps.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fsched-deps.c?ref=c7cf969cdbc688e0e6d486cf62e85be1e4ca4218", "patch": "@@ -4751,6 +4751,24 @@ find_inc (struct mem_inc_info *mii, bool backwards)\n \t\t\t   \"inc conflicts with store failure.\\n\");\n \t\tgoto next;\n \t      }\n+\n+\t  /* The inc instruction could have clobbers, make sure those\n+\t     registers are not used in mem insn.  */\n+\t  FOR_EACH_INSN_DEF (def, mii->inc_insn)\n+\t    if (!reg_overlap_mentioned_p (DF_REF_REG (def), mii->mem_reg0))\n+\t      {\n+\t\tdf_ref use;\n+\t\tFOR_EACH_INSN_USE (use, mii->mem_insn)\n+\t\t  if (reg_overlap_mentioned_p (DF_REF_REG (def),\n+\t\t\t\t\t       DF_REF_REG (use)))\n+\t\t    {\n+\t\t      if (sched_verbose >= 5)\n+\t\t\tfprintf (sched_dump,\n+\t\t\t\t \"inc clobber used in store failure.\\n\");\n+\t\t      goto next;\n+\t\t    }\n+\t      }\n+\n \t  newaddr = mii->inc_input;\n \t  if (mii->mem_index != NULL_RTX)\n \t    newaddr = gen_rtx_PLUS (GET_MODE (newaddr), newaddr,"}]}