{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681873757304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681873757308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 10:09:17 2023 " "Processing started: Wed Apr 19 10:09:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681873757308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681873757308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_9 -c wrapper_9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_9 -c wrapper_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681873757308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681873758068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "D:/HocTap/FPGA/Test/test9/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681873758142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681873758142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681873758145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681873758145 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper_9.sv(19) " "Verilog HDL Module Instantiation warning at wrapper_9.sv(19): ignored dangling comma in List of Port Connections" {  } { { "wrapper_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/wrapper_9.sv" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681873758145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_9 " "Found entity 1: wrapper_9" {  } { { "wrapper_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/wrapper_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681873758145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681873758145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681873758145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681873758145 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "design_9.sv(34) " "Verilog HDL Module Instantiation warning at design_9.sv(34): ignored dangling comma in List of Port Connections" {  } { { "design_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/design_9.sv" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681873758156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_9 " "Found entity 1: design_9" {  } { { "design_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/design_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681873758156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681873758156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_9 " "Elaborating entity \"wrapper_9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681873758205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_9 design_9:dut " "Elaborating entity \"design_9\" for hierarchy \"design_9:dut\"" {  } { { "wrapper_9.sv" "dut" { Text "D:/HocTap/FPGA/Test/test9/wrapper_9.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681873758205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi design_9:dut\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"design_9:dut\|multi:multi0\"" {  } { { "design_9.sv" "multi0" { Text "D:/HocTap/FPGA/Test/test9/design_9.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681873758249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(18) " "Verilog HDL assignment warning at multi.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(19) " "Verilog HDL assignment warning at multi.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(25) " "Verilog HDL assignment warning at multi.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(26) " "Verilog HDL assignment warning at multi.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(27) " "Verilog HDL assignment warning at multi.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(32) " "Verilog HDL assignment warning at multi.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(33) " "Verilog HDL assignment warning at multi.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(34) " "Verilog HDL assignment warning at multi.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(39) " "Verilog HDL assignment warning at multi.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(40) " "Verilog HDL assignment warning at multi.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multi.sv(41) " "Verilog HDL assignment warning at multi.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "multi.sv" "" { Text "D:/HocTap/FPGA/Test/test9/multi.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758265 "|wrapper_9|design_9:dut|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec design_9:dut\|bin2dec:bin2dec0 " "Elaborating entity \"bin2dec\" for hierarchy \"design_9:dut\|bin2dec:bin2dec0\"" {  } { { "design_9.sv" "bin2dec0" { Text "D:/HocTap/FPGA/Test/test9/design_9.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681873758269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(20) " "Verilog HDL assignment warning at bin2dec.sv(20): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(21) " "Verilog HDL assignment warning at bin2dec.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(31) " "Verilog HDL assignment warning at bin2dec.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(32) " "Verilog HDL assignment warning at bin2dec.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(42) " "Verilog HDL assignment warning at bin2dec.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(43) " "Verilog HDL assignment warning at bin2dec.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bin2dec.sv(53) " "Verilog HDL assignment warning at bin2dec.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(54) " "Verilog HDL assignment warning at bin2dec.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758269 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bin2dec.sv(58) " "Verilog HDL assignment warning at bin2dec.sv(58): truncated value with size 16 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758281 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bin2dec.sv(62) " "Verilog HDL assignment warning at bin2dec.sv(62): truncated value with size 16 to match size of target (8)" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test9/bin2dec.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681873758281 "|wrapper_9|design_9:dut|bin2dec:bin2dec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD design_9:dut\|LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"design_9:dut\|LCD:LCD\"" {  } { { "design_9.sv" "LCD" { Text "D:/HocTap/FPGA/Test/test9/design_9.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681873758312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wrapper_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/wrapper_9.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681873762727 "|wrapper_9|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "wrapper_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/wrapper_9.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681873762727 "|wrapper_9|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper_9.sv" "" { Text "D:/HocTap/FPGA/Test/test9/wrapper_9.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681873762727 "|wrapper_9|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681873762727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681873764826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681873764826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1580 " "Implemented 1580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681873765051 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681873765051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1550 " "Implemented 1550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681873765051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681873765051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681873765080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 10:09:25 2023 " "Processing ended: Wed Apr 19 10:09:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681873765080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681873765080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681873765080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681873765080 ""}
