module events
(
	input 		clk,
	input 		rst,
	input 		rd,
	input 		wr,
	output reg	dout,
);