# VLSI-Verification
TBD

reg8_defected

The verification test of this component has covered:
 - no operation invoked (control register is equal to 0):
    outputs were unchanged

 - single invoke of all operations (control register is equal to operation code):

CLEAR[1]

LOAD:


CLEAR:
INC:
DEC:
ADD:
SUB:
INVERT:
SERIAL_INPUT_LSB:
SERIAL_INPUT_MSB:
SHIFT_LOGICAL_LEFT:
SHIFT_LOGICAL_RIGHT:
SHIFT_ARITHMETIC_LEFT:
SHIFT_ARITHMETIC_RIGHT:
ROTATE_LEFT:
ROTATE_RIGHT: