Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc2vp30-6-ff896

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/mod10.vhd" in Library work.
Architecture behavioral of Entity modten is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/clkdivide.vhd" in Library work.
Architecture behavioral of Entity clkdivide is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/clk10hz.vhd" in Library work.
Architecture behavioral of Entity clk10hz is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/divide.vhd" in Library work.
Architecture divide of Entity divide is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/KeyboardController.vhd" in Library work.
Architecture behavioral of Entity keyboardcontroller is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/ball1.vhd" in Library work.
Architecture behavioral of Entity ball1 is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/debounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/maincc.vhd" in Library work.
Architecture behavioral of Entity mainc is up to date.
Compiling vhdl file "C:/cHOTU/pingnew5/pingnew/top.vhf" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.
Compiling verilog file "VIDEO_RAM.v" in library work
Compiling verilog file "VIDEO_OUT.v" in library work
Module <VIDEO_RAM> compiled
Compiling verilog file "SVGA_TIMING_GENERATION.v" in library work
Compiling verilog include file "SVGA_DEFINES.v"
Module <VIDEO_OUT> compiled
Compiling verilog file "COLOR_BARS.v" in library work
Module <SVGA_TIMING_GENERATION> compiled
Compiling verilog file "CLOCK_GEN.v" in library work
Compiling verilog include file "SVGA_DEFINES.v"
Module <COLOR_BARS> compiled
Compiling verilog file "MAIN.v" in library work
Module <CLOCK_GEN> compiled
Module <MAIN> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk10hz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <MAIN> in library <work>.

Analyzing hierarchy for entity <mainc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdivide> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <CLOCK_GEN> in library <work>.

Analyzing hierarchy for module <SVGA_TIMING_GENERATION> in library <work>.

Analyzing hierarchy for module <COLOR_BARS> in library <work>.

Analyzing hierarchy for module <VIDEO_OUT> in library <work>.

Analyzing hierarchy for entity <KeyboardController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ball1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk10hz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modten> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <VIDEO_RAM> in library <work>.

Analyzing hierarchy for entity <clkdivide> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modten> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/cHOTU/pingnew5/pingnew/top.vhf" line 118: Unconnected output port 'pass' of component 'MAIN'.
WARNING:Xst:753 - "C:/cHOTU/pingnew5/pingnew/top.vhf" line 143: Unconnected output port 'sound' of component 'mainc'.
WARNING:Xst:753 - "C:/cHOTU/pingnew5/pingnew/top.vhf" line 143: Unconnected output port 'togscore' of component 'mainc'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk10hz> in library <work> (Architecture <behavioral>).
Entity <clk10hz> analyzed. Unit <clk10hz> generated.

Analyzing Entity <clkdivide> in library <work> (Architecture <behavioral>).
Entity <clkdivide> analyzed. Unit <clkdivide> generated.

Analyzing Entity <modten> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/cHOTU/pingnew5/pingnew/mod10.vhd" line 20: The following signals are missing in the process sensitivity list:
   counterout.
Entity <modten> analyzed. Unit <modten> generated.

Analyzing module <MAIN> in library <work>.
Module <MAIN> is correct for synthesis.
 
Analyzing module <CLOCK_GEN> in library <work>.
Module <CLOCK_GEN> is correct for synthesis.
 
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SYSTEM_CLOCK_BUF> in unit <CLOCK_GEN>.
    Set user-defined property "CLKDV_DIVIDE =  4.0000000000000000" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKFX_DIVIDE =  8" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DSS_MODE =  NONE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "FACTORY_JF =  C080" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <SYSTEM_DCM> in unit <CLOCK_GEN>.
    Set user-defined property "INIT =  000F" for instance <RESET_SYSTEM_DCM> in unit <CLOCK_GEN>.
Analyzing module <SVGA_TIMING_GENERATION> in library <work>.
Module <SVGA_TIMING_GENERATION> is correct for synthesis.
 
Analyzing module <COLOR_BARS> in library <work>.
Module <COLOR_BARS> is correct for synthesis.
 
Analyzing module <VIDEO_RAM> in library <work>.
Module <VIDEO_RAM> is correct for synthesis.
 
Analyzing module <VIDEO_OUT> in library <work>.
Module <VIDEO_OUT> is correct for synthesis.
 
Analyzing Entity <mainc> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "C:/cHOTU/pingnew5/pingnew/maincc.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/cHOTU/pingnew5/pingnew/maincc.vhd" line 16: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/cHOTU/pingnew5/pingnew/maincc.vhd" line 17: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:819 - "C:/cHOTU/pingnew5/pingnew/maincc.vhd" line 150: The following signals are missing in the process sensitivity list:
   pausein, launch1, lives.
Entity <mainc> analyzed. Unit <mainc> generated.

Analyzing Entity <KeyboardController> in library <work> (Architecture <behavioral>).
Entity <KeyboardController> analyzed. Unit <KeyboardController> generated.

Analyzing Entity <ball1> in library <work> (Architecture <behavioral>).
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 95: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 96: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 97: Potential simulation mismatch, variable <livetemp> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 119: Potential simulation mismatch, variable <xindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 120: Potential simulation mismatch, variable <yindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 121: Potential simulation mismatch, variable <index> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 122: Potential simulation mismatch, variable <brickx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 123: Potential simulation mismatch, variable <bricky> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 129: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 130: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 136: Potential simulation mismatch, variable <xindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 137: Potential simulation mismatch, variable <yindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 138: Potential simulation mismatch, variable <indexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 139: Potential simulation mismatch, variable <brickxo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 140: Potential simulation mismatch, variable <brickyo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 147: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 148: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 156: Potential simulation mismatch, variable <xindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 157: Potential simulation mismatch, variable <yindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 158: Potential simulation mismatch, variable <index> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 159: Potential simulation mismatch, variable <brickx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 160: Potential simulation mismatch, variable <bricky> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 166: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 167: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 173: Potential simulation mismatch, variable <xindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 174: Potential simulation mismatch, variable <yindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 175: Potential simulation mismatch, variable <indexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 176: Potential simulation mismatch, variable <brickxo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 177: Potential simulation mismatch, variable <brickyo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 183: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 184: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 191: Potential simulation mismatch, variable <xindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 192: Potential simulation mismatch, variable <yindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 193: Potential simulation mismatch, variable <index> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 194: Potential simulation mismatch, variable <brickx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 195: Potential simulation mismatch, variable <bricky> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 201: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 202: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 208: Potential simulation mismatch, variable <xindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 209: Potential simulation mismatch, variable <yindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 210: Potential simulation mismatch, variable <indexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 211: Potential simulation mismatch, variable <brickxo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 212: Potential simulation mismatch, variable <brickyo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 218: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 219: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 226: Potential simulation mismatch, variable <xindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 227: Potential simulation mismatch, variable <yindex> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 228: Potential simulation mismatch, variable <index> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 229: Potential simulation mismatch, variable <brickx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 230: Potential simulation mismatch, variable <bricky> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 236: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 237: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 243: Potential simulation mismatch, variable <xindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 244: Potential simulation mismatch, variable <yindexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 245: Potential simulation mismatch, variable <indexo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 246: Potential simulation mismatch, variable <brickxo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 247: Potential simulation mismatch, variable <brickyo> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 253: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 254: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 264: Potential simulation mismatch, variable <paddwn1> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 266: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 267: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 268: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 271: Potential simulation mismatch, variable <livetemp> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 277: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 278: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 279: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 282: Potential simulation mismatch, variable <livetemp> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 289: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 290: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 296: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 297: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 301: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 302: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 311: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 312: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 320: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 321: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 322: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 327: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 328: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 329: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 333: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 334: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 335: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 336: Potential simulation mismatch, variable <livetemp> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 342: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 343: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 350: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 351: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 356: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 357: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 361: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 362: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 373: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 374: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 383: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 384: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 385: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 390: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 391: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 392: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 396: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 397: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 398: Potential simulation mismatch, variable <deltax> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 399: Potential simulation mismatch, variable <livetemp> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 405: Potential simulation mismatch, variable <ballx> declared in block <ball1> is assigned in block <$PROCESS4>.
WARNING:Xst:1960 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 406: Potential simulation mismatch, variable <bally> declared in block <ball1> is assigned in block <$PROCESS4>.
Entity <ball1> analyzed. Unit <ball1> generated.

Analyzing Entity <debounce> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/cHOTU/pingnew5/pingnew/debounce.vhd" line 54: The following signals are missing in the process sensitivity list:
   count, start.
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <modten>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/mod10.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <counterout>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 4-bit adder for signal <counterout$addsub0000> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <modten> synthesized.


Synthesizing Unit <SVGA_TIMING_GENERATION>.
    Related source file is "SVGA_TIMING_GENERATION.v".
    Found 10-bit up counter for signal <line_count>.
    Found 1-bit register for signal <h_synch_delay>.
    Found 11-bit up counter for signal <pixel_count>.
    Found 1-bit register for signal <v_synch_delay>.
    Found 1-bit register for signal <comp_synch>.
    Found 1-bit register for signal <blank>.
    Found 1-bit xor2 for signal <comp_synch$xor0000> created at line 216.
    Found 1-bit register for signal <h_blank>.
    Found 1-bit register for signal <h_c_synch>.
    Found 1-bit register for signal <h_synch>.
    Found 1-bit register for signal <h_synch_delay0>.
    Found 1-bit register for signal <v_blank>.
    Found 1-bit register for signal <v_c_synch>.
    Found 1-bit register for signal <v_synch>.
    Found 1-bit register for signal <v_synch_delay0>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <SVGA_TIMING_GENERATION> synthesized.


Synthesizing Unit <VIDEO_RAM>.
    Related source file is "VIDEO_RAM.v".
WARNING:Xst:646 - Signal <read_addra> is assigned but never used.
    Found 2048x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 11-bit register for signal <read_addrb>.
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <VIDEO_RAM> synthesized.


Synthesizing Unit <KeyboardController>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/KeyboardController.vhd".
WARNING:Xst:647 - Input <Clock> is never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <RightPaddleDirection>.
    Found 1-bit register for signal <LeftPaddleDirection>.
    Found 1-bit register for signal <Launch>.
    Found 7-bit register for signal <bitCount>.
    Found 7-bit adder for signal <bitCount$addsub0000> created at line 43.
    Found 7-bit comparator greater for signal <bitCount$cmp_gt0000> created at line 40.
    Found 7-bit comparator less for signal <bitCount$cmp_lt0000> created at line 40.
    Found 1-bit register for signal <breakReceived>.
    Found 8-bit register for signal <scancode>.
    Found 7-bit comparator greatequal for signal <scancode$cmp_ge0000> created at line 40.
    Found 7-bit comparator lessequal for signal <scancode$cmp_le0000> created at line 40.
    Found 1-bit register for signal <scancodeReady>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <KeyboardController> synthesized.


Synthesizing Unit <ball1>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/ball1.vhd".
WARNING:Xst:647 - Input <brick> is never used.
WARNING:Xst:646 - Signal <brickx> is assigned but never used.
WARNING:Xst:646 - Signal <bricky> is assigned but never used.
WARNING:Xst:1780 - Signal <soundEnable> is never used or assigned.
WARNING:Xst:653 - Signal <br> is used but never assigned. Tied to value 00000000000000000000000000001010.
WARNING:Xst:646 - Signal <index> is assigned but never used.
WARNING:Xst:1780 - Signal <sp> is never used or assigned.
WARNING:Xst:646 - Signal <indexo> is assigned but never used.
WARNING:Xst:653 - Signal <radius> is used but never assigned. Tied to value 00000000000000000000000000000101.
WARNING:Xst:646 - Signal <xindex> is assigned but never used.
WARNING:Xst:646 - Signal <paddwn1> is assigned but never used.
WARNING:Xst:653 - Signal <len> is used but never assigned. Tied to value 00000000000000000000000001010000.
WARNING:Xst:646 - Signal <yindex> is assigned but never used.
WARNING:Xst:646 - Signal <xindexo> is assigned but never used.
WARNING:Xst:646 - Signal <ballx> is assigned but never used.
WARNING:Xst:646 - Signal <bally> is assigned but never used.
WARNING:Xst:646 - Signal <livetemp> is assigned but never used.
WARNING:Xst:1780 - Signal <soundCounter> is never used or assigned.
WARNING:Xst:646 - Signal <yindexo> is assigned but never used.
WARNING:Xst:1780 - Signal <soundPlingCounter> is never used or assigned.
WARNING:Xst:1780 - Signal <soundClock> is never used or assigned.
WARNING:Xst:646 - Signal <brickxo> is assigned but never used.
WARNING:Xst:646 - Signal <brickyo> is assigned but never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 122: The result of a 17x7-bit multiplication is partially used. Only the 23 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 123: The result of a 8x5-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 138: The result of a 12x5-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 176: The result of a 17x7-bit multiplication is partially used. Only the 23 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 139: The result of a 17x7-bit multiplication is partially used. Only the 23 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 177: The result of a 8x5-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 140: The result of a 8x5-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 210: The result of a 12x5-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 121: The result of a 12x5-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 246: The result of a 17x7-bit multiplication is partially used. Only the 23 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 211: The result of a 17x7-bit multiplication is partially used. Only the 23 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 247: The result of a 8x5-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 212: The result of a 8x5-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 193: The result of a 12x5-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 194: The result of a 17x7-bit multiplication is partially used. Only the 23 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/cHOTU/pingnew5/pingnew/ball1.vhd" line 195: The result of a 8x5-bit multiplication is partially used. Only the 12 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 2-bit register for signal <soundPin>.
    Found 40-bit register for signal <brickout>.
    Found 1-bit register for signal <nthitdwn>.
    Found 7-bit register for signal <scorep>.
    Found 7x4-bit multiplier for signal <$mult0002> created at line 122.
    Found 7x4-bit multiplier for signal <$mult0003> created at line 194.
    Found 7x4-bit multiplier for signal <$mult0008> created at line 139.
    Found 7x4-bit multiplier for signal <$mult0009> created at line 176.
    Found 7x4-bit multiplier for signal <$mult0010> created at line 211.
    Found 7x4-bit multiplier for signal <$mult0011> created at line 246.
    Found 12x5-bit multiplier for signal <$mult0016> created at line 138.
    Found 17x7-bit multiplier for signal <$mult0017> created at line 139.
    Found 8x5-bit multiplier for signal <$mult0018> created at line 140.
    Found 12x5-bit multiplier for signal <$mult0019> created at line 121.
    Found 17x7-bit multiplier for signal <$mult0020> created at line 122.
    Found 8x5-bit multiplier for signal <$mult0021> created at line 123.
    Found 17x7-bit multiplier for signal <$mult0022> created at line 176.
    Found 8x5-bit multiplier for signal <$mult0023> created at line 177.
    Found 12x5-bit multiplier for signal <$mult0024> created at line 210.
    Found 17x7-bit multiplier for signal <$mult0025> created at line 211.
    Found 8x5-bit multiplier for signal <$mult0026> created at line 212.
    Found 12x5-bit multiplier for signal <$mult0027> created at line 193.
    Found 17x7-bit multiplier for signal <$mult0028> created at line 194.
    Found 8x5-bit multiplier for signal <$mult0029> created at line 195.
    Found 17x7-bit multiplier for signal <$mult0030> created at line 246.
    Found 8x5-bit multiplier for signal <$mult0031> created at line 247.
    Found 11-bit subtractor for signal <$sub0000> created at line 380.
    Found 11-bit adder for signal <a10$addsub0000> created at line 120.
    Found 11-bit subtractor for signal <a10$sub0000> created at line 120.
    Found 7-bit adder for signal <a11$add0000> created at line 122.
    Found 10-bit adder for signal <a113$add0000> created at line 173.
    Found 7-bit adder for signal <a115$add0000> created at line 176.
    Found 11-bit subtractor for signal <a118$addsub0000> created at line 192.
    Found 11-bit subtractor for signal <a118$sub0000> created at line 192.
    Found 7-bit adder for signal <a119$add0000> created at line 194.
    Found 10-bit subtractor for signal <a121$sub0000> created at line 208.
    Found 11-bit subtractor for signal <a122$sub0000> created at line 209.
    Found 7-bit adder for signal <a123$add0000> created at line 211.
    Found 10-bit adder for signal <a129$add0000> created at line 243.
    Found 10-bit subtractor for signal <a13$sub0000> created at line 136.
    Found 7-bit adder for signal <a131$add0000> created at line 246.
    Found 11-bit subtractor for signal <a14$sub0000> created at line 137.
    Found 7-bit adder for signal <a15$add0000> created at line 139.
    Found 13-bit adder for signal <add0000$addsub0000> created at line 140.
    Found 13-bit adder carry out for signal <add0000$addsub0001> created at line 143.
    Found 12-bit adder carry out for signal <add0001$addsub0000> created at line 140.
    Found 12-bit adder carry out for signal <add0002$addsub0000> created at line 123.
    Found 23-bit adder carry out for signal <add0003$addsub0000> created at line 178.
    Found 13-bit adder for signal <add0004$addsub0000> created at line 177.
    Found 13-bit adder carry out for signal <add0004$addsub0001> created at line 179.
    Found 12-bit adder carry out for signal <add0005$addsub0000> created at line 177.
    Found 13-bit adder for signal <add0006$addsub0000> created at line 212.
    Found 13-bit adder carry out for signal <add0006$addsub0001> created at line 214.
    Found 12-bit adder carry out for signal <add0007$addsub0000> created at line 212.
    Found 12-bit adder carry out for signal <add0008$addsub0000> created at line 195.
    Found 13-bit adder for signal <add0009$addsub0000> created at line 247.
    Found 13-bit adder carry out for signal <add0009$addsub0001> created at line 249.
    Found 12-bit adder carry out for signal <add0010$addsub0000> created at line 247.
    Found 10-bit adder carry out for signal <add0011$addsub0000> created at line 380.
    Found 32-bit adder for signal <ballx$add0000>.
    Found 32-bit adder for signal <ballx$add0001> created at line 321.
    Found 32-bit adder for signal <ballx$add0002> created at line 328.
    Found 32-bit adder for signal <ballx$add0003> created at line 342.
    Found 32-bit adder for signal <ballx$add0004> created at line 166.
    Found 32-bit adder for signal <ballx$add0005> created at line 266.
    Found 33-bit adder for signal <ballx$add0006> created at line 333.
    Found 32-bit adder for signal <ballx$addsub0000>.
    Found 32-bit 4-to-1 multiplexer for signal <ballx$mux0001> created at line 124.
    Found 32-bit 4-to-1 multiplexer for signal <ballx$mux0005> created at line 161.
    Found 32-bit 4-to-1 multiplexer for signal <ballx$mux0008> created at line 196.
    Found 32-bit 4-to-1 multiplexer for signal <ballx$mux0011> created at line 231.
    Found 32-bit addsub for signal <ballx$mux0024> created at line 288.
    Found 32-bit addsub for signal <ballx$mux0033> created at line 349.
    Found 32-bit addsub for signal <ballx$share0000> created at line 118.
    Found 32-bit addsub for signal <ballx$share0003> created at line 372.
    Found 32-bit subtractor for signal <ballx$sub0000> created at line 312.
    Found 32-bit subtractor for signal <ballx$sub0001> created at line 129.
    Found 10-bit register for signal <ballx1>.
    Found 32-bit adder for signal <bally$add0001> created at line 125.
    Found 32-bit adder for signal <bally$add0002> created at line 267.
    Found 32-bit adder for signal <bally$add0003> created at line 178.
    Found 32-bit adder for signal <bally$add0004> created at line 248.
    Found 32-bit adder for signal <bally$add0005> created at line 316.
    Found 32-bit addsub for signal <bally$addsub0000>.
    Found 32-bit addsub for signal <bally$addsub0001>.
    Found 17-bit adder for signal <bally$addsub0002> created at line 138.
    Found 9-bit adder carry out for signal <bally$addsub0003> created at line 202.
    Found 32-bit comparator equal for signal <bally$cmp_eq0000> created at line 316.
    Found 32-bit comparator equal for signal <bally$cmp_eq0001> created at line 378.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0000> created at line 125.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0001> created at line 197.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0002> created at line 117.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0003> created at line 143.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0004> created at line 178.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0005> created at line 179.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0006> created at line 214.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0007> created at line 248.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0008> created at line 249.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0009> created at line 310.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0010> created at line 318.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0011> created at line 380.
    Found 23-bit comparator greatequal for signal <bally$cmp_ge0012> created at line 124.
    Found 23-bit comparator greatequal for signal <bally$cmp_ge0013> created at line 196.
    Found 32-bit comparator greater for signal <bally$cmp_gt0000> created at line 324.
    Found 32-bit comparator greater for signal <bally$cmp_gt0001> created at line 324.
    Found 32-bit comparator greater for signal <bally$cmp_gt0002> created at line 387.
    Found 32-bit comparator greater for signal <bally$cmp_gt0003> created at line 387.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0000> created at line 142.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0001> created at line 143.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0002> created at line 179.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0003> created at line 213.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0004> created at line 214.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0005> created at line 249.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0006> created at line 318.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0007> created at line 372.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0008> created at line 380.
    Found 32-bit comparator less for signal <bally$cmp_lt0000> created at line 324.
    Found 32-bit comparator less for signal <bally$cmp_lt0001> created at line 324.
    Found 32-bit comparator less for signal <bally$cmp_lt0002> created at line 387.
    Found 32-bit comparator less for signal <bally$cmp_lt0003> created at line 387.
    Found 32-bit 4-to-1 multiplexer for signal <bally$mux0001> created at line 124.
    Found 32-bit 4-to-1 multiplexer for signal <bally$mux0006> created at line 196.
    Found 32-bit 4-to-1 multiplexer for signal <bally$mux0037> created at line 118.
    Found 32-bit addsub for signal <bally$share0001> created at line 118.
    Found 32-bit addsub for signal <bally$share0002> created at line 310.
    Found 32-bit addsub for signal <bally$share0004> created at line 372.
    Found 10-bit subtractor for signal <bally$sub0000> created at line 130.
    Found 32-bit subtractor for signal <bally$sub0001> created at line 197.
    Found 32-bit adder for signal <bally$sub0002> created at line 288.
    Found 32-bit adder for signal <bally$sub0003> created at line 295.
    Found 17-bit subtractor for signal <bally$sub0004> created at line 141.
    Found 32-bit subtractor for signal <bally$sub0005> created at line 142.
    Found 32-bit subtractor for signal <bally$sub0006> created at line 213.
    Found 32-bit subtractor for signal <bally$sub0007> created at line 318.
    Found 32-bit subtractor for signal <bally$sub0008> created at line 380.
    Found 9-bit register for signal <bally1>.
    Found 32-bit register for signal <deltax>.
    Found 32-bit comparator greater for signal <deltax$cmp_gt0000> created at line 372.
    Found 32-bit comparator lessequal for signal <deltax$cmp_le0000> created at line 372.
    Found 32-bit comparator less for signal <deltax$cmp_lt0000> created at line 310.
    Found 32-bit comparator not equal for signal <deltax$cmp_ne0001> created at line 378.
    Found 32-bit comparator not equal for signal <deltax$cmp_ne0002> created at line 316.
    Found 1-bit register for signal <leftright>.
    Found 32-bit comparator greatequal for signal <leftright$cmp_ge0000> created at line 380.
    Found 32-bit comparator greatequal for signal <leftright$cmp_ge0001> created at line 318.
    Found 32-bit comparator less for signal <leftright$cmp_lt0000> created at line 387.
    Found 32-bit comparator less for signal <leftright$cmp_lt0001> created at line 324.
    Found 3-bit register for signal <live>.
    Found 4-bit subtractor for signal <livetemp$addsub0000> created at line 336.
    Found 5-bit subtractor for signal <livetemp$sub0000> created at line 399.
    Found 12-bit adder for signal <mult0016$addsub0000> created at line 138.
    Found 8-bit adder for signal <mult0018$addsub0000> created at line 140.
    Found 12-bit adder for signal <mult0019$addsub0000> created at line 121.
    Found 17-bit adder for signal <mult0020$addsub0000> created at line 121.
    Found 17-bit subtractor for signal <mult0020$addsub0001> created at line 122.
    Found 8-bit adder for signal <mult0021$addsub0000> created at line 123.
    Found 17-bit adder for signal <mult0022$addsub0000> created at line 175.
    Found 17-bit subtractor for signal <mult0022$addsub0001> created at line 176.
    Found 8-bit adder for signal <mult0023$addsub0000> created at line 177.
    Found 12-bit adder for signal <mult0024$addsub0000> created at line 210.
    Found 17-bit adder for signal <mult0025$addsub0000> created at line 210.
    Found 17-bit subtractor for signal <mult0025$addsub0001> created at line 211.
    Found 8-bit adder for signal <mult0026$addsub0000> created at line 212.
    Found 12-bit adder for signal <mult0027$addsub0000> created at line 193.
    Found 17-bit adder for signal <mult0028$addsub0000> created at line 193.
    Found 17-bit subtractor for signal <mult0028$addsub0001> created at line 194.
    Found 8-bit adder for signal <mult0029$addsub0000> created at line 195.
    Found 17-bit adder for signal <mult0030$addsub0000> created at line 245.
    Found 17-bit subtractor for signal <mult0030$addsub0001> created at line 246.
    Found 8-bit adder for signal <mult0031$addsub0000> created at line 247.
    Found 10-bit adder for signal <p1$addsub0000> created at line 24.
    Found 10-bit adder for signal <p1$addsub0001> created at line 24.
    Found 10-bit adder for signal <p1$addsub0002> created at line 24.
    Found 10-bit adder for signal <p1$addsub0003> created at line 24.
    Found 10-bit adder for signal <p1$addsub0004> created at line 24.
    Found 10-bit adder for signal <p1$addsub0005> created at line 24.
    Found 10-bit adder for signal <p1$addsub0006> created at line 24.
    Found 10-bit adder for signal <p1$addsub0007> created at line 24.
    Found 10-bit adder for signal <p1$addsub0008> created at line 24.
    Found 10-bit subtractor for signal <p1$sub0000> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0001> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0002> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0003> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0004> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0005> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0006> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0007> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0008> created at line 21.
    Found 10-bit subtractor for signal <p1$sub0009> created at line 21.
    Found 11-bit adder for signal <p10$addsub0000> created at line 24.
    Found 11-bit adder for signal <p10$addsub0001> created at line 24.
    Found 11-bit adder for signal <p10$addsub0002> created at line 24.
    Found 11-bit adder for signal <p10$addsub0003> created at line 24.
    Found 11-bit adder for signal <p10$addsub0004> created at line 24.
    Found 11-bit adder for signal <p10$addsub0005> created at line 24.
    Found 11-bit adder for signal <p10$addsub0006> created at line 24.
    Found 11-bit adder for signal <p10$addsub0007> created at line 24.
    Found 11-bit adder for signal <p10$addsub0008> created at line 24.
    Found 11-bit adder for signal <p10$addsub0009> created at line 24.
    Found 11-bit subtractor for signal <p10$sub0000> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0001> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0002> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0003> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0004> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0005> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0006> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0007> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0008> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0009> created at line 21.
    Found 11-bit subtractor for signal <p10$sub0010> created at line 21.
    Found 7-bit adder for signal <p11$addsub0000> created at line 24.
    Found 7-bit adder for signal <p11$addsub0001> created at line 24.
    Found 7-bit adder for signal <p11$addsub0002> created at line 24.
    Found 7-bit adder for signal <p11$addsub0003> created at line 24.
    Found 7-bit adder for signal <p11$addsub0004> created at line 24.
    Found 7-bit adder for signal <p11$addsub0005> created at line 24.
    Found 7-bit subtractor for signal <p11$sub0000> created at line 21.
    Found 7-bit subtractor for signal <p11$sub0001> created at line 21.
    Found 7-bit subtractor for signal <p11$sub0002> created at line 21.
    Found 7-bit subtractor for signal <p11$sub0003> created at line 21.
    Found 7-bit subtractor for signal <p11$sub0004> created at line 21.
    Found 7-bit subtractor for signal <p11$sub0005> created at line 21.
    Found 7-bit subtractor for signal <p11$sub0006> created at line 21.
    Found 10-bit adder for signal <p112$addsub0000> created at line 24.
    Found 10-bit adder for signal <p112$addsub0001> created at line 24.
    Found 10-bit adder for signal <p112$addsub0002> created at line 24.
    Found 10-bit adder for signal <p112$addsub0003> created at line 24.
    Found 10-bit adder for signal <p112$addsub0004> created at line 24.
    Found 10-bit adder for signal <p112$addsub0005> created at line 24.
    Found 10-bit adder for signal <p112$addsub0006> created at line 24.
    Found 10-bit adder for signal <p112$addsub0007> created at line 24.
    Found 10-bit adder for signal <p112$addsub0008> created at line 24.
    Found 10-bit subtractor for signal <p112$sub0000> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0001> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0002> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0003> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0004> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0005> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0006> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0007> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0008> created at line 21.
    Found 10-bit subtractor for signal <p112$sub0009> created at line 21.
    Found 7-bit adder for signal <p114$addsub0000> created at line 24.
    Found 7-bit adder for signal <p114$addsub0001> created at line 24.
    Found 7-bit adder for signal <p114$addsub0002> created at line 24.
    Found 7-bit adder for signal <p114$addsub0003> created at line 24.
    Found 7-bit adder for signal <p114$addsub0004> created at line 24.
    Found 7-bit adder for signal <p114$addsub0005> created at line 24.
    Found 7-bit subtractor for signal <p114$sub0000> created at line 21.
    Found 7-bit subtractor for signal <p114$sub0001> created at line 21.
    Found 7-bit subtractor for signal <p114$sub0002> created at line 21.
    Found 7-bit subtractor for signal <p114$sub0003> created at line 21.
    Found 7-bit subtractor for signal <p114$sub0004> created at line 21.
    Found 7-bit subtractor for signal <p114$sub0005> created at line 21.
    Found 7-bit subtractor for signal <p114$sub0006> created at line 21.
    Found 11-bit adder for signal <p117$addsub0000> created at line 24.
    Found 11-bit adder for signal <p117$addsub0001> created at line 24.
    Found 11-bit adder for signal <p117$addsub0002> created at line 24.
    Found 11-bit adder for signal <p117$addsub0003> created at line 24.
    Found 11-bit adder for signal <p117$addsub0004> created at line 24.
    Found 11-bit adder for signal <p117$addsub0005> created at line 24.
    Found 11-bit adder for signal <p117$addsub0006> created at line 24.
    Found 11-bit adder for signal <p117$addsub0007> created at line 24.
    Found 11-bit adder for signal <p117$addsub0008> created at line 24.
    Found 11-bit adder for signal <p117$addsub0009> created at line 24.
    Found 11-bit subtractor for signal <p117$sub0000> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0001> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0002> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0003> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0004> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0005> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0006> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0007> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0008> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0009> created at line 21.
    Found 11-bit subtractor for signal <p117$sub0010> created at line 21.
    Found 7-bit adder for signal <p118$addsub0000> created at line 24.
    Found 7-bit adder for signal <p118$addsub0001> created at line 24.
    Found 7-bit adder for signal <p118$addsub0002> created at line 24.
    Found 7-bit adder for signal <p118$addsub0003> created at line 24.
    Found 7-bit adder for signal <p118$addsub0004> created at line 24.
    Found 7-bit adder for signal <p118$addsub0005> created at line 24.
    Found 7-bit subtractor for signal <p118$sub0000> created at line 21.
    Found 7-bit subtractor for signal <p118$sub0001> created at line 21.
    Found 7-bit subtractor for signal <p118$sub0002> created at line 21.
    Found 7-bit subtractor for signal <p118$sub0003> created at line 21.
    Found 7-bit subtractor for signal <p118$sub0004> created at line 21.
    Found 7-bit subtractor for signal <p118$sub0005> created at line 21.
    Found 7-bit subtractor for signal <p118$sub0006> created at line 21.
    Found 10-bit adder for signal <p120$addsub0000> created at line 24.
    Found 10-bit adder for signal <p120$addsub0001> created at line 24.
    Found 10-bit adder for signal <p120$addsub0002> created at line 24.
    Found 10-bit adder for signal <p120$addsub0003> created at line 24.
    Found 10-bit adder for signal <p120$addsub0004> created at line 24.
    Found 10-bit adder for signal <p120$addsub0005> created at line 24.
    Found 10-bit adder for signal <p120$addsub0006> created at line 24.
    Found 10-bit adder for signal <p120$addsub0007> created at line 24.
    Found 10-bit adder for signal <p120$addsub0008> created at line 24.
    Found 10-bit subtractor for signal <p120$sub0000> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0001> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0002> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0003> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0004> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0005> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0006> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0007> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0008> created at line 21.
    Found 10-bit subtractor for signal <p120$sub0009> created at line 21.
    Found 11-bit adder for signal <p121$addsub0000> created at line 24.
    Found 11-bit adder for signal <p121$addsub0001> created at line 24.
    Found 11-bit adder for signal <p121$addsub0002> created at line 24.
    Found 11-bit adder for signal <p121$addsub0003> created at line 24.
    Found 11-bit adder for signal <p121$addsub0004> created at line 24.
    Found 11-bit adder for signal <p121$addsub0005> created at line 24.
    Found 11-bit adder for signal <p121$addsub0006> created at line 24.
    Found 11-bit adder for signal <p121$addsub0007> created at line 24.
    Found 11-bit adder for signal <p121$addsub0008> created at line 24.
    Found 11-bit adder for signal <p121$addsub0009> created at line 24.
    Found 11-bit subtractor for signal <p121$sub0000> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0001> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0002> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0003> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0004> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0005> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0006> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0007> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0008> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0009> created at line 21.
    Found 11-bit subtractor for signal <p121$sub0010> created at line 21.
    Found 7-bit adder for signal <p122$addsub0000> created at line 24.
    Found 7-bit adder for signal <p122$addsub0001> created at line 24.
    Found 7-bit adder for signal <p122$addsub0002> created at line 24.
    Found 7-bit adder for signal <p122$addsub0003> created at line 24.
    Found 7-bit adder for signal <p122$addsub0004> created at line 24.
    Found 7-bit adder for signal <p122$addsub0005> created at line 24.
    Found 7-bit subtractor for signal <p122$sub0000> created at line 21.
    Found 7-bit subtractor for signal <p122$sub0001> created at line 21.
    Found 7-bit subtractor for signal <p122$sub0002> created at line 21.
    Found 7-bit subtractor for signal <p122$sub0003> created at line 21.
    Found 7-bit subtractor for signal <p122$sub0004> created at line 21.
    Found 7-bit subtractor for signal <p122$sub0005> created at line 21.
    Found 7-bit subtractor for signal <p122$sub0006> created at line 21.
    Found 10-bit adder for signal <p128$addsub0000> created at line 24.
    Found 10-bit adder for signal <p128$addsub0001> created at line 24.
    Found 10-bit adder for signal <p128$addsub0002> created at line 24.
    Found 10-bit adder for signal <p128$addsub0003> created at line 24.
    Found 10-bit adder for signal <p128$addsub0004> created at line 24.
    Found 10-bit adder for signal <p128$addsub0005> created at line 24.
    Found 10-bit adder for signal <p128$addsub0006> created at line 24.
    Found 10-bit adder for signal <p128$addsub0007> created at line 24.
    Found 10-bit adder for signal <p128$addsub0008> created at line 24.
    Found 10-bit subtractor for signal <p128$sub0000> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0001> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0002> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0003> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0004> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0005> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0006> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0007> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0008> created at line 21.
    Found 10-bit subtractor for signal <p128$sub0009> created at line 21.
    Found 10-bit adder for signal <p13$addsub0000> created at line 24.
    Found 10-bit adder for signal <p13$addsub0001> created at line 24.
    Found 10-bit adder for signal <p13$addsub0002> created at line 24.
    Found 10-bit adder for signal <p13$addsub0003> created at line 24.
    Found 10-bit adder for signal <p13$addsub0004> created at line 24.
    Found 10-bit adder for signal <p13$addsub0005> created at line 24.
    Found 10-bit adder for signal <p13$addsub0006> created at line 24.
    Found 10-bit adder for signal <p13$addsub0007> created at line 24.
    Found 10-bit adder for signal <p13$addsub0008> created at line 24.
    Found 10-bit subtractor for signal <p13$sub0000> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0001> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0002> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0003> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0004> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0005> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0006> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0007> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0008> created at line 21.
    Found 10-bit subtractor for signal <p13$sub0009> created at line 21.
    Found 7-bit adder for signal <p130$addsub0000> created at line 24.
    Found 7-bit adder for signal <p130$addsub0001> created at line 24.
    Found 7-bit adder for signal <p130$addsub0002> created at line 24.
    Found 7-bit adder for signal <p130$addsub0003> created at line 24.
    Found 7-bit adder for signal <p130$addsub0004> created at line 24.
    Found 7-bit adder for signal <p130$addsub0005> created at line 24.
    Found 7-bit subtractor for signal <p130$sub0000> created at line 21.
    Found 7-bit subtractor for signal <p130$sub0001> created at line 21.
    Found 7-bit subtractor for signal <p130$sub0002> created at line 21.
    Found 7-bit subtractor for signal <p130$sub0003> created at line 21.
    Found 7-bit subtractor for signal <p130$sub0004> created at line 21.
    Found 7-bit subtractor for signal <p130$sub0005> created at line 21.
    Found 7-bit subtractor for signal <p130$sub0006> created at line 21.
    Found 11-bit adder for signal <p14$addsub0000> created at line 24.
    Found 11-bit adder for signal <p14$addsub0001> created at line 24.
    Found 11-bit adder for signal <p14$addsub0002> created at line 24.
    Found 11-bit adder for signal <p14$addsub0003> created at line 24.
    Found 11-bit adder for signal <p14$addsub0004> created at line 24.
    Found 11-bit adder for signal <p14$addsub0005> created at line 24.
    Found 11-bit adder for signal <p14$addsub0006> created at line 24.
    Found 11-bit adder for signal <p14$addsub0007> created at line 24.
    Found 11-bit adder for signal <p14$addsub0008> created at line 24.
    Found 11-bit adder for signal <p14$addsub0009> created at line 24.
    Found 11-bit subtractor for signal <p14$sub0000> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0001> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0002> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0003> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0004> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0005> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0006> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0007> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0008> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0009> created at line 21.
    Found 11-bit subtractor for signal <p14$sub0010> created at line 21.
    Found 7-bit adder for signal <p15$addsub0000> created at line 24.
    Found 7-bit adder for signal <p15$addsub0001> created at line 24.
    Found 7-bit adder for signal <p15$addsub0002> created at line 24.
    Found 7-bit adder for signal <p15$addsub0003> created at line 24.
    Found 7-bit adder for signal <p15$addsub0004> created at line 24.
    Found 7-bit adder for signal <p15$addsub0005> created at line 24.
    Found 7-bit subtractor for signal <p15$sub0000> created at line 21.
    Found 7-bit subtractor for signal <p15$sub0001> created at line 21.
    Found 7-bit subtractor for signal <p15$sub0002> created at line 21.
    Found 7-bit subtractor for signal <p15$sub0003> created at line 21.
    Found 7-bit subtractor for signal <p15$sub0004> created at line 21.
    Found 7-bit subtractor for signal <p15$sub0005> created at line 21.
    Found 7-bit subtractor for signal <p15$sub0006> created at line 21.
    Found 2-bit register for signal <playSound>.
    Found 7-bit register for signal <scoreo>.
    Found 32-bit comparator greatequal for signal <scoreo$cmp_ge0000> created at line 178.
    Found 32-bit comparator greatequal for signal <scoreo$cmp_ge0001> created at line 248.
    Found 32-bit comparator greater for signal <scoreo$cmp_gt0000> created at line 143.
    Found 32-bit comparator greater for signal <scoreo$cmp_gt0001> created at line 142.
    Found 32-bit comparator greater for signal <scoreo$cmp_gt0002> created at line 179.
    Found 32-bit comparator greater for signal <scoreo$cmp_gt0003> created at line 214.
    Found 32-bit comparator greater for signal <scoreo$cmp_gt0004> created at line 213.
    Found 32-bit comparator greater for signal <scoreo$cmp_gt0005> created at line 249.
    Found 32-bit comparator lessequal for signal <scoreo$cmp_le0000> created at line 142.
    Found 32-bit comparator lessequal for signal <scoreo$cmp_le0001> created at line 213.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0000> created at line 125.
    Found 23-bit comparator less for signal <scoreo$cmp_lt0001> created at line 124.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0002> created at line 143.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0003> created at line 179.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0004> created at line 178.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0005> created at line 197.
    Found 23-bit comparator less for signal <scoreo$cmp_lt0006> created at line 196.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0007> created at line 214.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0008> created at line 249.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0009> created at line 248.
    Found 32-bit comparator less for signal <scoreo$cmp_lt0010> created at line 117.
    Found 7-bit adder for signal <scoreo$mux0000>.
    Found 40-bit register for signal <tempo>.
    Found 16-bit adder carry out for signal <tempo$addsub0000> created at line 121.
    Found 16-bit adder carry out for signal <tempo$addsub0001> created at line 138.
    Found 16-bit adder carry out for signal <tempo$addsub0002> created at line 175.
    Found 16-bit adder carry out for signal <tempo$addsub0003> created at line 193.
    Found 16-bit adder carry out for signal <tempo$addsub0004> created at line 210.
    Found 16-bit adder carry out for signal <tempo$addsub0005> created at line 245.
    Found 1-bit 40-to-1 multiplexer for signal <tempo$mux0000> created at line 124.
    Found 1-bit 40-to-1 multiplexer for signal <tempo$mux0005> created at line 248.
    Found 32-bit comparator greatequal for signal <tempo_0$cmp_ge0000> created at line 143.
    Found 32-bit comparator greatequal for signal <tempo_0$cmp_ge0001> created at line 179.
    Found 32-bit comparator greatequal for signal <tempo_0$cmp_ge0002> created at line 214.
    Found 32-bit comparator greatequal for signal <tempo_0$cmp_ge0003> created at line 249.
    Found 32-bit comparator lessequal for signal <tempo_0$cmp_le0000> created at line 143.
    Found 32-bit comparator lessequal for signal <tempo_0$cmp_le0001> created at line 179.
    Found 32-bit comparator lessequal for signal <tempo_0$cmp_le0002> created at line 214.
    Found 32-bit comparator lessequal for signal <tempo_0$cmp_le0003> created at line 249.
    Found 1-bit register for signal <updwn>.
    Found 32-bit comparator equal for signal <updwn$cmp_eq0000> created at line 355.
    Found 32-bit comparator greatequal for signal <updwn$cmp_ge0000> created at line 288.
    Found 32-bit comparator greatequal for signal <updwn$cmp_ge0001> created at line 295.
    Found 32-bit comparator greater for signal <updwn$cmp_gt0000> created at line 349.
    Found 32-bit comparator lessequal for signal <updwn$cmp_le0000> created at line 349.
    Found 32-bit comparator lessequal for signal <updwn$cmp_le0001> created at line 349.
    Found 32-bit comparator less for signal <updwn$cmp_lt0000> created at line 295.
    Found 32-bit comparator less for signal <updwn$cmp_lt0001> created at line 288.
    Found 32-bit comparator not equal for signal <updwn$cmp_ne0000> created at line 355.
    Summary:
	inferred 155 D-type flip-flop(s).
	inferred 354 Adder/Subtractor(s).
	inferred  22 Multiplier(s).
	inferred  80 Comparator(s).
	inferred 226 Multiplexer(s).
Unit <ball1> synthesized.


Synthesizing Unit <clkdivide>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/clkdivide.vhd".
Unit <clkdivide> synthesized.


Synthesizing Unit <CLOCK_GEN>.
    Related source file is "CLOCK_GEN.v".
Unit <CLOCK_GEN> synthesized.


Synthesizing Unit <COLOR_BARS>.
    Related source file is "COLOR_BARS.v".
WARNING:Xst:647 - Input <reset> is never used.
WARNING:Xst:647 - Input <padup> is never used.
WARNING:Xst:646 - Signal <len> is assigned but never used.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:646 - Signal <r> is assigned but never used.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1872 - Variable <y> is used but never assigned.
    Register <ssdisplay<6>> equivalent to <ssdisplay<0>> has been removed
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 27-bit adder for signal <$add0001> created at line 389.
    Found 12x12-bit multiplier for signal <$mult0000> created at line 389.
    Found 3x5-bit multiplier for signal <$mult0001> created at line 508.
    Found 13-bit subtractor for signal <$sub0001> created at line 389.
    Found 40-bit register for signal <a>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 389.
    Found 13-bit subtractor for signal <add0001$addsub0000> created at line 389.
    Found 13x13-bit multiplier for signal <add0001$mult0000> created at line 389.
    Found 11-bit adder for signal <add0002$add0000> created at line 508.
    Found 8-bit register for signal <blue_factor>.
    Found 11-bit adder for signal <blue_factor$addsub0000> created at line 395.
    Found 11-bit comparator less for signal <blue_factor$cmp_lt0000> created at line 395.
    Found 32-bit register for signal <finishfinal>.
    Found 8-bit register for signal <green_factor>.
    Found 10-bit comparator greatequal for signal <green_factor$cmp_ge0000> created at line 405.
    Found 11-bit comparator greatequal for signal <green_factor$cmp_ge0001> created at line 405.
    Found 11-bit comparator greatequal for signal <green_factor$cmp_ge0002> created at line 412.
    Found 11-bit comparator greatequal for signal <green_factor$cmp_ge0003> created at line 419.
    Found 10-bit comparator greatequal for signal <green_factor$cmp_ge0004> created at line 426.
    Found 10-bit comparator greatequal for signal <green_factor$cmp_ge0005> created at line 433.
    Found 10-bit comparator greatequal for signal <green_factor$cmp_ge0006> created at line 447.
    Found 11-bit comparator greatequal for signal <green_factor$cmp_ge0007> created at line 459.
    Found 11-bit comparator greatequal for signal <green_factor$cmp_ge0008> created at line 466.
    Found 11-bit comparator greatequal for signal <green_factor$cmp_ge0009> created at line 473.
    Found 10-bit comparator lessequal for signal <green_factor$cmp_le0000> created at line 405.
    Found 11-bit comparator lessequal for signal <green_factor$cmp_le0001> created at line 405.
    Found 10-bit comparator lessequal for signal <green_factor$cmp_le0002> created at line 412.
    Found 11-bit comparator lessequal for signal <green_factor$cmp_le0003> created at line 412.
    Found 11-bit comparator lessequal for signal <green_factor$cmp_le0004> created at line 419.
    Found 10-bit comparator lessequal for signal <green_factor$cmp_le0005> created at line 426.
    Found 10-bit comparator lessequal for signal <green_factor$cmp_le0006> created at line 433.
    Found 11-bit comparator lessequal for signal <green_factor$cmp_le0007> created at line 459.
    Found 11-bit comparator lessequal for signal <green_factor$cmp_le0008> created at line 466.
    Found 11-bit comparator lessequal for signal <green_factor$cmp_le0009> created at line 473.
    Found 10-bit up counter for signal <line_count>.
    Found 3-bit register for signal <liveso>.
    Found 12-bit subtractor for signal <mult0000$addsub0000> created at line 389.
    Found 7-bit comparator greater for signal <old_digit0_1$cmp_gt0000> created at line 123.
    Found 7-bit comparator greater for signal <old_digit0_1$cmp_gt0001> created at line 127.
    Found 7-bit comparator greater for signal <old_digit0_1$cmp_gt0002> created at line 131.
    Found 7-bit comparator greater for signal <old_digit0_1$cmp_gt0003> created at line 135.
    Found 9-bit subtractor for signal <old_digit0_1$sub0000> created at line 129.
    Found 9-bit subtractor for signal <old_digit0_1$sub0001> created at line 133.
    Found 9-bit subtractor for signal <old_digit0_1$sub0002> created at line 137.
    Found 11-bit up counter for signal <pixel_count>.
    Found 8-bit register for signal <red_factor>.
    Found 11-bit adder for signal <red_factor$add0001> created at line 395.
    Found 10-bit adder carry out for signal <red_factor$addsub0000> created at line 395.
    Found 10-bit comparator greatequal for signal <red_factor$cmp_ge0000> created at line 513.
    Found 39-bit comparator greatequal for signal <red_factor$cmp_ge0001> created at line 513.
    Found 11-bit comparator greatequal for signal <red_factor$cmp_ge0002> created at line 454.
    Found 10-bit comparator greatequal for signal <red_factor$cmp_ge0003> created at line 454.
    Found 11-bit comparator greatequal for signal <red_factor$cmp_ge0004> created at line 400.
    Found 39-bit comparator greatequal for signal <red_factor$cmp_ge0005> created at line 513.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0000> created at line 581.
    Found 10-bit comparator greater for signal <red_factor$cmp_gt0001> created at line 581.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0002> created at line 568.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0003> created at line 555.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0004> created at line 533.
    Found 10-bit comparator greater for signal <red_factor$cmp_gt0005> created at line 533.
    Found 10-bit comparator greater for signal <red_factor$cmp_gt0006> created at line 528.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0007> created at line 523.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0008> created at line 508.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0009> created at line 395.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0010> created at line 395.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0011> created at line 589.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0012> created at line 602.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0013> created at line 615.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0014> created at line 628.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0015> created at line 641.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0016> created at line 654.
    Found 11-bit comparator greater for signal <red_factor$cmp_gt0017> created at line 667.
    Found 10-bit comparator greater for signal <red_factor$cmp_gt0018> created at line 680.
    Found 10-bit comparator greater for signal <red_factor$cmp_gt0019> created at line 810.
    Found 10-bit comparator greater for signal <red_factor$cmp_gt0020> created at line 940.
    Found 10-bit comparator lessequal for signal <red_factor$cmp_le0000> created at line 513.
    Found 11-bit comparator lessequal for signal <red_factor$cmp_le0001> created at line 513.
    Found 11-bit comparator lessequal for signal <red_factor$cmp_le0002> created at line 454.
    Found 10-bit comparator lessequal for signal <red_factor$cmp_le0003> created at line 454.
    Found 11-bit comparator lessequal for signal <red_factor$cmp_le0004> created at line 400.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0000> created at line 581.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0001> created at line 581.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0002> created at line 568.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0003> created at line 555.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0004> created at line 533.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0005> created at line 533.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0006> created at line 528.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0007> created at line 518.
    Found 39-bit comparator less for signal <red_factor$cmp_lt0008> created at line 508.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0009> created at line 395.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0010> created at line 395.
    Found 28-bit comparator less for signal <red_factor$cmp_lt0011> created at line 389.
    Found 39-bit comparator less for signal <red_factor$cmp_lt0012> created at line 508.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0013> created at line 589.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0014> created at line 602.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0015> created at line 615.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0016> created at line 628.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0017> created at line 641.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0018> created at line 654.
    Found 11-bit comparator less for signal <red_factor$cmp_lt0019> created at line 667.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0020> created at line 680.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0021> created at line 810.
    Found 10-bit comparator less for signal <red_factor$cmp_lt0022> created at line 940.
    Found 7-bit register for signal <ssdisplay<13:7>>.
    Found 6-bit register for signal <ssdisplay<5:0>>.
    Summary:
	inferred   2 Counter(s).
	inferred 112 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred  80 Comparator(s).
Unit <COLOR_BARS> synthesized.


Synthesizing Unit <VIDEO_OUT>.
    Related source file is "VIDEO_OUT.v".
WARNING:Xst:647 - Input <comp_synch> is never used.
    Found 8-bit register for signal <VGA_OUT_GREEN>.
    Found 8-bit register for signal <VGA_OUT_RED>.
    Found 1-bit register for signal <VGA_VSYNCH>.
    Found 1-bit register for signal <VGA_COMP_SYNCH>.
    Found 1-bit register for signal <VGA_HSYNCH>.
    Found 8-bit register for signal <VGA_OUT_BLUE>.
    Found 1-bit register for signal <VGA_OUT_BLANK_Z>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <VIDEO_OUT> synthesized.


Synthesizing Unit <clk10hz>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/clk10hz.vhd".
WARNING:Xst:1780 - Signal <cr<7>> is never used or assigned.
WARNING:Xst:1780 - Signal <cr<0>> is never used or assigned.
Unit <clk10hz> synthesized.


Synthesizing Unit <MAIN>.
    Related source file is "MAIN.v".
WARNING:Xst:1305 - Output <pass> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <system_clock_buffered> is assigned but never used.
Unit <MAIN> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/debounce.vhd".
WARNING:Xst:1780 - Signal <clk5hz> is never used or assigned.
    Found 1-bit register for signal <outp>.
    Found 3-bit up counter for signal <count>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <mainc>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/maincc.vhd".
WARNING:Xst:1305 - Output <togscore> is never assigned. Tied to value 00.
WARNING:Xst:653 - Signal <len> is used but never assigned. Tied to value 00000000000000000000000001010000.
WARNING:Xst:1780 - Signal <leu> is never used or assigned.
WARNING:Xst:646 - Signal <clkslow1> is assigned but never used.
WARNING:Xst:1780 - Signal <cr<7:1>> is never used or assigned.
WARNING:Xst:646 - Signal <cr<0>> is assigned but never used.
WARNING:Xst:653 - Signal <brick> is used but never assigned. Tied to value 1111111111111111111111111111111111111111.
WARNING:Xst:646 - Signal <nthitdwn> is assigned but never used.
WARNING:Xst:1780 - Signal <x> is never used or assigned.
WARNING:Xst:1780 - Signal <y> is never used or assigned.
WARNING:Xst:646 - Signal <rid> is assigned but never used.
WARNING:Xst:646 - Signal <clkpad> is assigned but never used.
WARNING:Xst:1780 - Signal <riu> is never used or assigned.
WARNING:Xst:1780 - Signal <key> is never used or assigned.
WARNING:Xst:646 - Signal <led> is assigned but never used.
    Found 1-bit register for signal <clkslow2>.
    Found 21-bit up counter for signal <count>.
    Found 2-bit register for signal <finishPin>.
    Found 40-bit comparator equal for signal <finishPin$cmp_eq0000> created at line 152.
    Found 10-bit updown accumulator for signal <padwn>.
    Found 32-bit adder for signal <padwn$addsub0000> created at line 178.
    Found 10-bit comparator greater for signal <padwn$cmp_gt0000> created at line 177.
    Found 32-bit comparator less for signal <padwn$cmp_lt0000> created at line 178.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <mainc> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/cHOTU/pingnew5/pingnew/top.vhf".
WARNING:Xst:653 - Signal <XLXI_22_padup_openSignal> is used but never assigned. Tied to value 0000000000.
WARNING:Xst:646 - Signal <XLXN_13> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_14> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_15> is assigned but never used.
WARNING:Xst:646 - Signal <XLXN_16> is assigned but never used.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x8-bit dual-port RAM                              : 3
# Multipliers                                          : 25
 12x12-bit multiplier                                  : 1
 12x5-bit multiplier                                   : 4
 13x13-bit multiplier                                  : 1
 17x7-bit multiplier                                   : 6
 3x5-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 6
 8x5-bit multiplier                                    : 6
# Adders/Subtractors                                   : 406
 10-bit adder                                          : 47
 10-bit adder carry out                                : 3
 10-bit subtractor                                     : 53
 11-bit adder                                          : 44
 11-bit subtractor                                     : 50
 12-bit adder                                          : 4
 12-bit adder carry out                                : 6
 12-bit subtractor                                     : 1
 13-bit adder                                          : 4
 13-bit adder carry out                                : 4
 13-bit subtractor                                     : 2
 16-bit adder carry out                                : 6
 17-bit adder                                          : 6
 17-bit subtractor                                     : 6
 23-bit adder carry out                                : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 15
 32-bit addsub                                         : 9
 32-bit subtractor                                     : 7
 33-bit adder                                          : 1
 4-bit adder                                           : 38
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 44
 7-bit subtractor                                      : 42
 8-bit adder                                           : 6
 9-bit adder carry out                                 : 1
 9-bit subtractor                                      : 3
# Counters                                             : 7
 10-bit up counter                                     : 2
 11-bit up counter                                     : 2
 21-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Accumulators                                         : 1
 10-bit updown accumulator                             : 1
# Registers                                            : 109
 1-bit register                                        : 82
 10-bit register                                       : 5
 11-bit register                                       : 3
 2-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 2
 40-bit register                                       : 1
 7-bit register                                        : 3
 8-bit register                                        : 7
 9-bit register                                        : 1
# Latches                                              : 38
 4-bit latch                                           : 38
# Comparators                                          : 167
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 7
 10-bit comparator lessequal                           : 6
 11-bit comparator greatequal                          : 8
 11-bit comparator greater                             : 15
 11-bit comparator less                                : 14
 11-bit comparator lessequal                           : 9
 23-bit comparator greatequal                          : 2
 23-bit comparator less                                : 2
 28-bit comparator less                                : 1
 32-bit comparator equal                               : 3
 32-bit comparator greatequal                          : 22
 32-bit comparator greater                             : 12
 32-bit comparator less                                : 19
 32-bit comparator lessequal                           : 18
 32-bit comparator not equal                           : 3
 39-bit comparator greatequal                          : 2
 39-bit comparator less                                : 2
 40-bit comparator equal                               : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator greater                              : 5
 7-bit comparator less                                 : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 1-bit 40-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 7
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx92i.
WARNING:Xst:2404 -  FFs/Latches <finishfinal<31:2>> (without init value) have a constant value of 0 in block <COLOR_BARS>.
INFO:Xst:2691 - Unit <VIDEO_RAM> : The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addrb>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
WARNING:Xst:1293 - FF/Latch  <playSound_1> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_31> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_30> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_29> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_28> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_27> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_26> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_25> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_24> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_23> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_22> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_21> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_20> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_19> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_18> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_2> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_3> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_4> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_5> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_6> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_7> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_8> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_9> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_10> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_11> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_12> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_13> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_14> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_15> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_16> has a constant value of 0 in block <ball1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <deltax_17> has a constant value of 0 in block <ball1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <soundPin_1> (without init value) has a constant value of 0 in block <ball1>.
WARNING:Xst:1426 - The value init of the FF/Latch ssdisplay_2 hinder the constant cleaning in the block COLOR_BARS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch  <finishPin_1> has a constant value of 0 in block <mainc>.
WARNING:Xst:1710 - FF/Latch  <finishfinal_1> (without init value) has a constant value of 0 in block <COLOR_BARS>.
WARNING:Xst:2677 - Node <h_c_synch> of sequential type is unconnected in block <SVGA_TIMING_GENERATION>.
WARNING:Xst:2677 - Node <v_c_synch> of sequential type is unconnected in block <SVGA_TIMING_GENERATION>.
WARNING:Xst:2677 - Node <comp_synch> of sequential type is unconnected in block <SVGA_TIMING_GENERATION>.
WARNING:Xst:2677 - Node <nthitdwn> of sequential type is unconnected in block <b0>.
WARNING:Xst:2677 - Node <playSound_0> of sequential type is unconnected in block <b0>.
WARNING:Xst:2677 - Node <soundPin_0> of sequential type is unconnected in block <b0>.
WARNING:Xst:2677 - Node <outp> of sequential type is unconnected in block <d0>.
WARNING:Xst:2677 - Node <outp> of sequential type is unconnected in block <d2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x8-bit dual-port block RAM                        : 3
# Multipliers                                          : 25
 12x12-bit multiplier                                  : 1
 12x5-bit multiplier                                   : 4
 13x13-bit multiplier                                  : 1
 17x7-bit multiplier                                   : 6
 3x5-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 6
 8x5-bit multiplier                                    : 6
# Adders/Subtractors                                   : 404
 10-bit adder                                          : 42
 10-bit adder carry out                                : 3
 10-bit subtractor                                     : 53
 11-bit adder                                          : 4
 11-bit subtractor                                     : 50
 12-bit adder                                          : 4
 12-bit adder carry out                                : 6
 12-bit subtractor                                     : 1
 13-bit adder                                          : 4
 13-bit adder carry out                                : 4
 13-bit subtractor                                     : 2
 16-bit adder carry out                                : 6
 17-bit adder                                          : 6
 17-bit subtractor                                     : 6
 23-bit adder carry out                                : 1
 27-bit adder                                          : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 14
 32-bit addsub                                         : 9
 32-bit subtractor                                     : 7
 4-bit adder                                           : 38
 6-bit adder                                           : 36
 7-bit adder                                           : 8
 7-bit subtractor                                      : 42
 8-bit adder                                           : 6
 9-bit adder                                           : 45
 9-bit adder carry out                                 : 1
 9-bit subtractor                                      : 3
# Counters                                             : 7
 10-bit up counter                                     : 2
 11-bit up counter                                     : 2
 21-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Accumulators                                         : 1
 10-bit updown accumulator                             : 1
# Registers                                            : 271
 Flip-Flops                                            : 271
# Latches                                              : 38
 4-bit latch                                           : 38
# Comparators                                          : 167
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 7
 10-bit comparator lessequal                           : 6
 11-bit comparator greatequal                          : 8
 11-bit comparator greater                             : 15
 11-bit comparator less                                : 14
 11-bit comparator lessequal                           : 9
 23-bit comparator greatequal                          : 2
 23-bit comparator less                                : 2
 28-bit comparator less                                : 1
 32-bit comparator equal                               : 3
 32-bit comparator greatequal                          : 22
 32-bit comparator greater                             : 12
 32-bit comparator less                                : 19
 32-bit comparator lessequal                           : 18
 32-bit comparator not equal                           : 3
 39-bit comparator greatequal                          : 2
 39-bit comparator less                                : 2
 40-bit comparator equal                               : 1
 7-bit comparator greatequal                           : 1
 7-bit comparator greater                              : 5
 7-bit comparator less                                 : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 1-bit 40-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 7
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <daf/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <daf/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <daf/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <daf/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd1/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd1/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd1/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd1/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd2/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd2/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd2/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd2/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd3/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd3/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd3/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd3/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd4/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd4/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd4/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd4/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd5/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd5/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd5/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd5/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd6/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd6/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd6/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd6/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd7/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd7/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd7/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <clpd/cd7/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd1/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd1/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd1/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd1/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd2/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd2/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd2/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd2/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd3/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd3/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd3/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd3/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd4/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd4/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd4/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd4/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd5/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd5/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd5/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd5/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd6/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd6/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd6/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd6/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd7/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd7/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd7/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <cls/cd7/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd7/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd7/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd7/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd7/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd6/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd6/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd6/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd6/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd5/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd5/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd5/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd5/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd4/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd4/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd4/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd4/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd3/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd3/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd3/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd3/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd2/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd2/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd2/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd2/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd1/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd1/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd1/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cls/cd1/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cd/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cd/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cd/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/cd/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/outp> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d2/start> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd7/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd7/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd7/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd7/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd6/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd6/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd6/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd6/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd5/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd5/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd5/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd5/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd4/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd4/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd4/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd4/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd3/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd3/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd3/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd3/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd2/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd2/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd2/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd2/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd1/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd1/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd1/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cls/cd1/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cd/counter1/counterout_3> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cd/counter1/counterout_2> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cd/counter1/counterout_1> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/cd/counter1/counterout_0> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/outp> of sequential type is unconnected in block <mainc>.
WARNING:Xst:2677 - Node <d0/start> of sequential type is unconnected in block <mainc>.

Optimizing unit <top> ...

Optimizing unit <SVGA_TIMING_GENERATION> ...

Optimizing unit <KeyboardController> ...

Optimizing unit <ball1> ...

Optimizing unit <VIDEO_OUT> ...

Optimizing unit <COLOR_BARS> ...
INFO:Xst:2261 - The FF/Latch <red_factor_0> in Unit <COLOR_BARS> is equivalent to the following 7 FFs/Latches, which will be removed : <red_factor_1> <red_factor_2> <red_factor_3> <red_factor_4> <red_factor_5> <red_factor_6> <red_factor_7> 
INFO:Xst:2261 - The FF/Latch <green_factor_0> in Unit <COLOR_BARS> is equivalent to the following 7 FFs/Latches, which will be removed : <green_factor_1> <green_factor_2> <green_factor_3> <green_factor_4> <green_factor_5> <green_factor_6> <green_factor_7> 
INFO:Xst:2261 - The FF/Latch <blue_factor_0> in Unit <COLOR_BARS> is equivalent to the following 7 FFs/Latches, which will be removed : <blue_factor_1> <blue_factor_2> <blue_factor_3> <blue_factor_4> <blue_factor_5> <blue_factor_6> <blue_factor_7> 
INFO:Xst:2261 - The FF/Latch <green_factor_0> in Unit <COLOR_BARS> is equivalent to the following 7 FFs/Latches, which will be removed : <green_factor_1> <green_factor_2> <green_factor_3> <green_factor_4> <green_factor_5> <green_factor_6> <green_factor_7> 
INFO:Xst:2261 - The FF/Latch <blue_factor_0> in Unit <COLOR_BARS> is equivalent to the following 7 FFs/Latches, which will be removed : <blue_factor_1> <blue_factor_2> <blue_factor_3> <blue_factor_4> <blue_factor_5> <blue_factor_6> <blue_factor_7> 
INFO:Xst:2261 - The FF/Latch <red_factor_0> in Unit <COLOR_BARS> is equivalent to the following 7 FFs/Latches, which will be removed : <red_factor_1> <red_factor_2> <red_factor_3> <red_factor_4> <red_factor_5> <red_factor_6> <red_factor_7> 

Optimizing unit <mainc> ...
WARNING:Xst:1293 - FF/Latch  <padwn_0> has a constant value of 0 in block <mainc>.
WARNING:Xst:1293 - FF/Latch  <padwn_0> has a constant value of 0 in block <mainc>.
WARNING:Xst:1293 - FF/Latch  <padwn_0> has a constant value of 0 in block <mainc>.
WARNING:Xst:1293 - FF/Latch  <padwn_0> has a constant value of 0 in block <mainc>.
WARNING:Xst:1293 - FF/Latch  <bitCount_4> has a constant value of 0 in block <KeyboardController>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <bitCount_5> has a constant value of 0 in block <KeyboardController>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <bitCount_6> has a constant value of 0 in block <KeyboardController>.
WARNING:Xst:1710 - FF/Latch  <XLXI_22/COLOR_BARS/finishfinal_1> (without init value) has a constant value of 0 in block <top>.
WARNING:Xst:2677 - Node <XLXI_22/SVGA_TIMING_GENERATION/comp_synch> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_22/SVGA_TIMING_GENERATION/v_c_synch> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_22/SVGA_TIMING_GENERATION/h_c_synch> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_23/b0/nthitdwn> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_23/b0/playSound_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_23/b0/soundPin_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 21.
FlipFlop XLXI_23/b0/bally1_0 has been replicated 1 time(s)
FlipFlop XLXI_23/b0/bally1_1 has been replicated 1 time(s)
FlipFlop XLXI_23/b0/bally1_2 has been replicated 2 time(s)
FlipFlop XLXI_23/b0/bally1_3 has been replicated 2 time(s)
FlipFlop XLXI_23/b0/bally1_4 has been replicated 2 time(s)
FlipFlop XLXI_23/b0/bally1_5 has been replicated 2 time(s)
FlipFlop XLXI_23/b0/bally1_6 has been replicated 2 time(s)
FlipFlop XLXI_23/b0/bally1_7 has been replicated 1 time(s)
FlipFlop XLXI_23/b0/bally1_8 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 323
 Flip-Flops                                            : 323

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 9149
#      GND                         : 1
#      INV                         : 131
#      LUT1                        : 282
#      LUT2                        : 670
#      LUT2_D                      : 21
#      LUT2_L                      : 31
#      LUT3                        : 803
#      LUT3_D                      : 163
#      LUT3_L                      : 79
#      LUT4                        : 3012
#      LUT4_D                      : 462
#      LUT4_L                      : 343
#      MULT_AND                    : 79
#      MUXCY                       : 1828
#      MUXF5                       : 194
#      MUXF6                       : 22
#      MUXF7                       : 4
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 1021
# FlipFlops/Latches                : 352
#      FD                          : 108
#      FD_1                        : 4
#      FDC                         : 45
#      FDCE                        : 10
#      FDE                         : 12
#      FDE_1                       : 8
#      FDP                         : 3
#      FDR                         : 37
#      FDRE                        : 20
#      FDRE_1                      : 1
#      FDRSE                       : 1
#      FDS                         : 30
#      FDSE                        : 44
#      LDCPE                       : 28
#      OFDDRTRSE                   : 1
# RAMS                             : 3
#      RAMB16_S9_S9                : 3
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 29
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 24
#      MULT18X18                   : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-6 

 Number of Slices:                    3135  out of  13696    22%  
 Number of Slice Flip Flops:           351  out of  27392     1%  
 Number of 4 input LUTs:              5998  out of  27392    21%  
    Number used as logic:             5997
    Number used as Shift registers:      1
 Number of IOs:                         38
 Number of bonded IOBs:                 38  out of    556     6%  
    IOB Flip Flops:                      1
 Number of BRAMs:                        3  out of    136     2%  
 Number of MULT18X18s:                  24  out of    136    17%  
 Number of GCLKs:                        4  out of     16    25%  
 Number of DCMs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+-------------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                     | Load  |
------------------------------------+-------------------------------------------+-------+
SYSTEM_CLOCK                        | XLXI_22/CLOCK_GEN/SYSTEM_DCM:CLKFX        | 171   |
XLXI_14/cr<1>(XLXI_14/cd1/clkout1:O)| NONE(*)(XLXI_14/cd2/counter1/counterout_2)| 4     |
XLXI_14/cr<2>(XLXI_14/cd2/clkout1:O)| NONE(*)(XLXI_14/cd3/counter1/counterout_1)| 4     |
XLXI_14/cr<3>(XLXI_14/cd3/clkout1:O)| NONE(*)(XLXI_14/cd4/counter1/counterout_2)| 4     |
XLXI_14/cr<4>(XLXI_14/cd4/clkout1:O)| NONE(*)(XLXI_14/cd5/counter1/counterout_2)| 4     |
XLXI_14/cr<5>(XLXI_14/cd5/clkout1:O)| NONE(*)(XLXI_14/cd6/counter1/counterout_3)| 4     |
XLXI_14/cr<6>(XLXI_14/cd6/clkout1:O)| NONE(*)(XLXI_14/cd7/counter1/counterout_1)| 4     |
SYSTEM_CLOCK                        | IBUFG                                     | 1     |
XLXI_23/ad1(XLXI_23/ad:O)           | BUFG(*)(XLXI_23/b0/bally1_8_2)            | 135   |
kb_clk                              | BUFGP                                     | 13    |
XLXI_23/kb/scancodeReady            | NONE(XLXI_23/kb/LeftPaddleDirection)      | 4     |
XLXI_23/clkslow2                    | NONE(XLXI_23/padwn_3)                     | 9     |
------------------------------------+-------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------+---------------------------------------------------+-------+
Control Signal                                                                           | Buffer(FF name)                                   | Load  |
-----------------------------------------------------------------------------------------+---------------------------------------------------+-------+
XLXI_14/cd1/counter1/counterout_0__and0000(XLXI_14/cd1/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd1/counter1/counterout_0)           | 1     |
XLXI_14/cd1/counter1/counterout_0__and0001(XLXI_14/cd1/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd1/counter1/counterout_0)           | 1     |
XLXI_14/cd1/counter1/counterout_1__and0000(XLXI_14/cd1/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd1/counter1/counterout_1)           | 1     |
XLXI_14/cd1/counter1/counterout_1__and0001(XLXI_14/cd1/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd1/counter1/counterout_1)           | 1     |
XLXI_14/cd1/counter1/counterout_3__and0000(XLXI_14/cd1/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd1/counter1/counterout_3)           | 1     |
XLXI_14/cd1/counter1/counterout_3__and0001(XLXI_14/cd1/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd1/counter1/counterout_3)           | 1     |
XLXI_14/cd1/counter1/counterout_2__and0000(XLXI_14/cd1/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd1/counter1/counterout_2)           | 1     |
XLXI_14/cd1/counter1/counterout_2__and0001(XLXI_14/cd1/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd1/counter1/counterout_2)           | 1     |
XLXI_22_padup_openSignal<0>(XST_GND:G)                                                   | NONE(XLXI_22/VIDEO_OUT/PIXEL_CLOCK_OUT)           | 2     |
XLXI_14/cd2/counter1/counterout_2__and0000(XLXI_14/cd2/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd2/counter1/counterout_2)           | 1     |
XLXI_14/cd2/counter1/counterout_2__and0001(XLXI_14/cd2/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd2/counter1/counterout_2)           | 1     |
XLXI_14/cd2/counter1/counterout_1__and0000(XLXI_14/cd2/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd2/counter1/counterout_1)           | 1     |
XLXI_14/cd2/counter1/counterout_1__and0001(XLXI_14/cd2/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd2/counter1/counterout_1)           | 1     |
XLXI_14/cd2/counter1/counterout_3__and0000(XLXI_14/cd2/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd2/counter1/counterout_3)           | 1     |
XLXI_14/cd2/counter1/counterout_3__and0001(XLXI_14/cd2/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd2/counter1/counterout_3)           | 1     |
XLXI_14/cd2/counter1/counterout_0__and0000(XLXI_14/cd2/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd2/counter1/counterout_0)           | 1     |
XLXI_14/cd2/counter1/counterout_0__and0001(XLXI_14/cd2/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd2/counter1/counterout_0)           | 1     |
XLXI_14/cd3/counter1/counterout_1__and0000(XLXI_14/cd3/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd3/counter1/counterout_1)           | 1     |
XLXI_14/cd3/counter1/counterout_1__and0001(XLXI_14/cd3/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd3/counter1/counterout_1)           | 1     |
XLXI_14/cd3/counter1/counterout_2__and0000(XLXI_14/cd3/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd3/counter1/counterout_2)           | 1     |
XLXI_14/cd3/counter1/counterout_2__and0001(XLXI_14/cd3/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd3/counter1/counterout_2)           | 1     |
XLXI_14/cd3/counter1/counterout_0__and0000(XLXI_14/cd3/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd3/counter1/counterout_0)           | 1     |
XLXI_14/cd3/counter1/counterout_0__and0001(XLXI_14/cd3/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd3/counter1/counterout_0)           | 1     |
XLXI_14/cd3/counter1/counterout_3__and0000(XLXI_14/cd3/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd3/counter1/counterout_3)           | 1     |
XLXI_14/cd3/counter1/counterout_3__and0001(XLXI_14/cd3/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd3/counter1/counterout_3)           | 1     |
XLXI_14/cd4/counter1/counterout_2__and0000(XLXI_14/cd4/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd4/counter1/counterout_2)           | 1     |
XLXI_14/cd4/counter1/counterout_2__and0001(XLXI_14/cd4/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd4/counter1/counterout_2)           | 1     |
XLXI_14/cd4/counter1/counterout_0__and0000(XLXI_14/cd4/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd4/counter1/counterout_0)           | 1     |
XLXI_14/cd4/counter1/counterout_0__and0001(XLXI_14/cd4/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd4/counter1/counterout_0)           | 1     |
XLXI_14/cd4/counter1/counterout_1__and0000(XLXI_14/cd4/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd4/counter1/counterout_1)           | 1     |
XLXI_14/cd4/counter1/counterout_1__and0001(XLXI_14/cd4/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd4/counter1/counterout_1)           | 1     |
XLXI_14/cd4/counter1/counterout_3__and0000(XLXI_14/cd4/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd4/counter1/counterout_3)           | 1     |
XLXI_14/cd4/counter1/counterout_3__and0001(XLXI_14/cd4/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd4/counter1/counterout_3)           | 1     |
XLXI_14/cd5/counter1/counterout_2__and0000(XLXI_14/cd5/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd5/counter1/counterout_2)           | 1     |
XLXI_14/cd5/counter1/counterout_2__and0001(XLXI_14/cd5/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd5/counter1/counterout_2)           | 1     |
XLXI_14/cd5/counter1/counterout_0__and0000(XLXI_14/cd5/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd5/counter1/counterout_0)           | 1     |
XLXI_14/cd5/counter1/counterout_0__and0001(XLXI_14/cd5/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd5/counter1/counterout_0)           | 1     |
XLXI_14/cd5/counter1/counterout_1__and0000(XLXI_14/cd5/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd5/counter1/counterout_1)           | 1     |
XLXI_14/cd5/counter1/counterout_1__and0001(XLXI_14/cd5/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd5/counter1/counterout_1)           | 1     |
XLXI_14/cd5/counter1/counterout_3__and0000(XLXI_14/cd5/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd5/counter1/counterout_3)           | 1     |
XLXI_14/cd5/counter1/counterout_3__and0001(XLXI_14/cd5/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd5/counter1/counterout_3)           | 1     |
XLXI_14/cd6/counter1/counterout_3__and0000(XLXI_14/cd6/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd6/counter1/counterout_3)           | 1     |
XLXI_14/cd6/counter1/counterout_3__and0001(XLXI_14/cd6/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd6/counter1/counterout_3)           | 1     |
XLXI_14/cd6/counter1/counterout_1__and0000(XLXI_14/cd6/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd6/counter1/counterout_1)           | 1     |
XLXI_14/cd6/counter1/counterout_1__and0001(XLXI_14/cd6/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd6/counter1/counterout_1)           | 1     |
XLXI_14/cd6/counter1/counterout_0__and0000(XLXI_14/cd6/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd6/counter1/counterout_0)           | 1     |
XLXI_14/cd6/counter1/counterout_0__and0001(XLXI_14/cd6/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd6/counter1/counterout_0)           | 1     |
XLXI_14/cd6/counter1/counterout_2__and0000(XLXI_14/cd6/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd6/counter1/counterout_2)           | 1     |
XLXI_14/cd6/counter1/counterout_2__and0001(XLXI_14/cd6/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd6/counter1/counterout_2)           | 1     |
XLXI_14/cd7/counter1/counterout_1__and0000(XLXI_14/cd7/counter1/counterout_1__and00001:O)| NONE(XLXI_14/cd7/counter1/counterout_1)           | 1     |
XLXI_14/cd7/counter1/counterout_1__and0001(XLXI_14/cd7/counter1/counterout_1__and00011:O)| NONE(XLXI_14/cd7/counter1/counterout_1)           | 1     |
XLXI_14/cd7/counter1/counterout_3__and0000(XLXI_14/cd7/counter1/counterout_3__and00001:O)| NONE(XLXI_14/cd7/counter1/counterout_3)           | 1     |
XLXI_14/cd7/counter1/counterout_3__and0001(XLXI_14/cd7/counter1/counterout_3__and00011:O)| NONE(XLXI_14/cd7/counter1/counterout_3)           | 1     |
XLXI_14/cd7/counter1/counterout_0__and0000(XLXI_14/cd7/counter1/counterout_0__and00001:O)| NONE(XLXI_14/cd7/counter1/counterout_0)           | 1     |
XLXI_14/cd7/counter1/counterout_0__and0001(XLXI_14/cd7/counter1/counterout_0__and00011:O)| NONE(XLXI_14/cd7/counter1/counterout_0)           | 1     |
XLXI_14/cd7/counter1/counterout_2__and0000(XLXI_14/cd7/counter1/counterout_2__and00001:O)| NONE(XLXI_14/cd7/counter1/counterout_2)           | 1     |
XLXI_14/cd7/counter1/counterout_2__and0001(XLXI_14/cd7/counter1/counterout_2__and00011:O)| NONE(XLXI_14/cd7/counter1/counterout_2)           | 1     |
XLXI_22/reset(XLXI_22/CLOCK_GEN/reset1_INV_0:O)                                          | NONE(XLXI_22/SVGA_TIMING_GENERATION/pixel_count_0)| 58    |
-----------------------------------------------------------------------------------------+---------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 108.709ns (Maximum Frequency: 9.199MHz)
   Minimum input arrival time before clock: 6.766ns
   Maximum output required time after clock: 4.800ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSTEM_CLOCK'
  Clock period: 6.699ns (frequency: 149.280MHz)
  Total number of paths / destination ports: 3739611 / 271
-------------------------------------------------------------------------
Delay:               26.795ns (Levels of Logic = 34)
  Source:            XLXI_22/COLOR_BARS/pixel_count_0 (FF)
  Destination:       XLXI_22/COLOR_BARS/blue_factor_0 (FF)
  Source Clock:      SYSTEM_CLOCK rising 0.3X
  Destination Clock: SYSTEM_CLOCK rising 0.3X

  Data Path: XLXI_22/COLOR_BARS/pixel_count_0 to XLXI_22/COLOR_BARS/blue_factor_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.374   0.924  XLXI_22/COLOR_BARS/pixel_count_0 (XLXI_22/COLOR_BARS/pixel_count_0)
     LUT2:I0->O            1   0.313   0.000  XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_lut<0>13 (XLXI_22/COLOR_BARS/N141)
     MUXCY:S->O            1   0.377   0.000  XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<0>_12 (XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<0>13)
     MUXCY:CI->O           1   0.042   0.000  XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<1>_12 (XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<1>13)
     MUXCY:CI->O           1   0.042   0.000  XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<2>_12 (XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<2>13)
     MUXCY:CI->O           1   0.042   0.000  XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<3>_11 (XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<3>12)
     MUXCY:CI->O           1   0.524   0.418  XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<4>_11 (XLXI_22/COLOR_BARS/Mcompar_red_factor_cmp_gt0000_cy<4>11)
     LUT4:I2->O            9   0.313   0.730  XLXI_22/COLOR_BARS/red_factor_and0018145 (XLXI_22/COLOR_BARS/N1101)
     LUT4:I0->O            1   0.313   0.440  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1151_SW0 (N20155)
     LUT4:I3->O            1   0.313   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1151 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map86)
     MUXF5:S->O            1   0.619   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1199 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map95)
     LUT4:I1->O            2   0.313   0.561  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1279 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map110)
     LUT3:I1->O            1   0.313   0.000  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1316_G (N20467)
     MUXF5:I1->O           1   0.340   0.440  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1316 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map116)
     LUT4:I3->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1357 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map125)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1394 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map131)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1435 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map140)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1472 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map146)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1513 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map155)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1550 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map161)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1591 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map170)
     LUT4:I1->O            1   0.313   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1628 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map176)
     LUT4:I1->O            1   0.313   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1669 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map185)
     MUXF5:S->O            1   0.619   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1706 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map191)
     LUT4:I1->O            1   0.313   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1747 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map200)
     MUXF5:S->O            1   0.619   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1784 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map206)
     LUT4:I1->O            1   0.313   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1825 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map215)
     MUXF5:S->O            1   0.619   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1862 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map221)
     LUT4:I1->O            1   0.313   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1903 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map230)
     MUXF5:S->O            1   0.619   0.506  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1940 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map236)
     LUT4:I1->O            1   0.313   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1981 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map245)
     MUXF5:S->O            1   0.619   0.390  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>11018 (XLXI_22/COLOR_BARS/blue_factor_mux0000<0>1_map251)
     MUXF5:S->O            2   0.619   0.561  XLXI_22/COLOR_BARS/blue_factor_mux0000<0>11066 (XLXI_22/COLOR_BARS/N0)
     LUT4:I1->O            1   0.313   0.533  XLXI_22/COLOR_BARS/blue_factor_mux0000<7>15 (XLXI_22/COLOR_BARS/blue_factor_mux0000<7>_map6)
     LUT4:I0->O            1   0.313   0.000  XLXI_22/COLOR_BARS/blue_factor_mux0000<7>54 (XLXI_22/COLOR_BARS/blue_factor_mux0000<7>)
     FDRE:D                    0.234          XLXI_22/COLOR_BARS/blue_factor_0
    ----------------------------------------
    Total                     26.795ns (12.880ns logic, 13.915ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/cr<1>'
  Clock period: 3.685ns (frequency: 271.370MHz)
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            XLXI_14/cd2/counter1/counterout_0 (LATCH)
  Destination:       XLXI_14/cd2/counter1/counterout_3 (LATCH)
  Source Clock:      XLXI_14/cr<1> falling
  Destination Clock: XLXI_14/cr<1> falling

  Data Path: XLXI_14/cd2/counter1/counterout_0 to XLXI_14/cd2/counter1/counterout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd2/counter1/counterout_0 (XLXI_14/cd2/counter1/counterout_0)
     LUT4:I1->O            8   0.313   0.678  XLXI_14/cd2/counter1/counterout_cmp_eq00001 (XLXI_14/cd2/counter1/counterout_cmp_eq0000)
     LUT2:I1->O            2   0.313   0.588  XLXI_14/cd2/counter1/counterout_and00001 (XLXI_14/cd2/counter1/counterout_and0000)
     LUT4:I0->O            2   0.313   0.000  XLXI_14/cd2/counter1/counterout_3__and00011 (XLXI_14/cd2/counter1/counterout_3__and0001)
     LDCPE:D                   0.234          XLXI_14/cd2/counter1/counterout_3
    ----------------------------------------
    Total                      3.685ns (1.741ns logic, 1.944ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/cr<2>'
  Clock period: 3.685ns (frequency: 271.370MHz)
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            XLXI_14/cd3/counter1/counterout_0 (LATCH)
  Destination:       XLXI_14/cd3/counter1/counterout_3 (LATCH)
  Source Clock:      XLXI_14/cr<2> falling
  Destination Clock: XLXI_14/cr<2> falling

  Data Path: XLXI_14/cd3/counter1/counterout_0 to XLXI_14/cd3/counter1/counterout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd3/counter1/counterout_0 (XLXI_14/cd3/counter1/counterout_0)
     LUT4:I1->O            8   0.313   0.678  XLXI_14/cd3/counter1/counterout_cmp_eq00001 (XLXI_14/cd3/counter1/counterout_cmp_eq0000)
     LUT2:I1->O            2   0.313   0.588  XLXI_14/cd3/counter1/counterout_and00001 (XLXI_14/cd3/counter1/counterout_and0000)
     LUT4:I0->O            2   0.313   0.000  XLXI_14/cd3/counter1/counterout_3__and00011 (XLXI_14/cd3/counter1/counterout_3__and0001)
     LDCPE:D                   0.234          XLXI_14/cd3/counter1/counterout_3
    ----------------------------------------
    Total                      3.685ns (1.741ns logic, 1.944ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/cr<3>'
  Clock period: 3.685ns (frequency: 271.370MHz)
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            XLXI_14/cd4/counter1/counterout_0 (LATCH)
  Destination:       XLXI_14/cd4/counter1/counterout_3 (LATCH)
  Source Clock:      XLXI_14/cr<3> falling
  Destination Clock: XLXI_14/cr<3> falling

  Data Path: XLXI_14/cd4/counter1/counterout_0 to XLXI_14/cd4/counter1/counterout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd4/counter1/counterout_0 (XLXI_14/cd4/counter1/counterout_0)
     LUT4:I1->O            8   0.313   0.678  XLXI_14/cd4/counter1/counterout_cmp_eq00001 (XLXI_14/cd4/counter1/counterout_cmp_eq0000)
     LUT2:I1->O            2   0.313   0.588  XLXI_14/cd4/counter1/counterout_and00001 (XLXI_14/cd4/counter1/counterout_and0000)
     LUT4:I0->O            2   0.313   0.000  XLXI_14/cd4/counter1/counterout_3__and00011 (XLXI_14/cd4/counter1/counterout_3__and0001)
     LDCPE:D                   0.234          XLXI_14/cd4/counter1/counterout_3
    ----------------------------------------
    Total                      3.685ns (1.741ns logic, 1.944ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/cr<4>'
  Clock period: 3.685ns (frequency: 271.370MHz)
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            XLXI_14/cd5/counter1/counterout_0 (LATCH)
  Destination:       XLXI_14/cd5/counter1/counterout_3 (LATCH)
  Source Clock:      XLXI_14/cr<4> falling
  Destination Clock: XLXI_14/cr<4> falling

  Data Path: XLXI_14/cd5/counter1/counterout_0 to XLXI_14/cd5/counter1/counterout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd5/counter1/counterout_0 (XLXI_14/cd5/counter1/counterout_0)
     LUT4:I1->O            8   0.313   0.678  XLXI_14/cd5/counter1/counterout_cmp_eq00001 (XLXI_14/cd5/counter1/counterout_cmp_eq0000)
     LUT2:I1->O            2   0.313   0.588  XLXI_14/cd5/counter1/counterout_and00001 (XLXI_14/cd5/counter1/counterout_and0000)
     LUT4:I0->O            2   0.313   0.000  XLXI_14/cd5/counter1/counterout_3__and00011 (XLXI_14/cd5/counter1/counterout_3__and0001)
     LDCPE:D                   0.234          XLXI_14/cd5/counter1/counterout_3
    ----------------------------------------
    Total                      3.685ns (1.741ns logic, 1.944ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/cr<5>'
  Clock period: 3.685ns (frequency: 271.370MHz)
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            XLXI_14/cd6/counter1/counterout_0 (LATCH)
  Destination:       XLXI_14/cd6/counter1/counterout_3 (LATCH)
  Source Clock:      XLXI_14/cr<5> falling
  Destination Clock: XLXI_14/cr<5> falling

  Data Path: XLXI_14/cd6/counter1/counterout_0 to XLXI_14/cd6/counter1/counterout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd6/counter1/counterout_0 (XLXI_14/cd6/counter1/counterout_0)
     LUT4:I1->O            8   0.313   0.678  XLXI_14/cd6/counter1/counterout_cmp_eq00001 (XLXI_14/cd6/counter1/counterout_cmp_eq0000)
     LUT2:I1->O            2   0.313   0.588  XLXI_14/cd6/counter1/counterout_and00001 (XLXI_14/cd6/counter1/counterout_and0000)
     LUT4:I0->O            2   0.313   0.000  XLXI_14/cd6/counter1/counterout_3__and00011 (XLXI_14/cd6/counter1/counterout_3__and0001)
     LDCPE:D                   0.234          XLXI_14/cd6/counter1/counterout_3
    ----------------------------------------
    Total                      3.685ns (1.741ns logic, 1.944ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_14/cr<6>'
  Clock period: 3.685ns (frequency: 271.370MHz)
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Delay:               3.685ns (Levels of Logic = 3)
  Source:            XLXI_14/cd7/counter1/counterout_0 (LATCH)
  Destination:       XLXI_14/cd7/counter1/counterout_3 (LATCH)
  Source Clock:      XLXI_14/cr<6> falling
  Destination Clock: XLXI_14/cr<6> falling

  Data Path: XLXI_14/cd7/counter1/counterout_0 to XLXI_14/cd7/counter1/counterout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd7/counter1/counterout_0 (XLXI_14/cd7/counter1/counterout_0)
     LUT4:I1->O            8   0.313   0.678  XLXI_14/cd7/counter1/counterout_cmp_eq00001 (XLXI_14/cd7/counter1/counterout_cmp_eq0000)
     LUT2:I1->O            2   0.313   0.588  XLXI_14/cd7/counter1/counterout_and00001 (XLXI_14/cd7/counter1/counterout_and0000)
     LUT4:I0->O            2   0.313   0.000  XLXI_14/cd7/counter1/counterout_3__and00011 (XLXI_14/cd7/counter1/counterout_3__and0001)
     LDCPE:D                   0.234          XLXI_14/cd7/counter1/counterout_3
    ----------------------------------------
    Total                      3.685ns (1.741ns logic, 1.944ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/ad1'
  Clock period: 108.709ns (frequency: 9.199MHz)
  Total number of paths / destination ports: 22344735594107029000000000000000000000000000000 / 212
-------------------------------------------------------------------------
Delay:               108.709ns (Levels of Logic = 204)
  Source:            XLXI_23/b0/bally1_3_1 (FF)
  Destination:       XLXI_23/b0/ballx1_9 (FF)
  Source Clock:      XLXI_23/ad1 rising
  Destination Clock: XLXI_23/ad1 rising

  Data Path: XLXI_23/b0/bally1_3_1 to XLXI_23/b0/ballx1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             12   0.374   0.756  XLXI_23/b0/bally1_3_1 (XLXI_23/b0/bally1_3_1)
     LUT4:I0->O            1   0.313   0.440  XLXI_23/b0/Msub_a118_addsub0000_cy<4>1_SW0 (N17558)
     LUT4:I3->O           10   0.313   0.629  XLXI_23/b0/Msub_a118_addsub0000_cy<7>1 (XLXI_23/b0/Msub_a118_addsub0000_cy<7>)
     LUT4_D:I2->O          1   0.313   0.440  XLXI_23/b0/Msub_p117_sub0003_cy<3>11_SW1 (N18557)
     LUT4:I3->O            8   0.313   0.612  XLXI_23/b0/Msub_p117_sub0003_cy<3>11 (XLXI_23/b0/Msub_p117_sub0003_cy<3>)
     LUT4_D:I3->O          5   0.313   0.553  XLXI_23/b0/Msub_p117_sub0003_cy<4>11 (XLXI_23/b0/Msub_p117_sub0003_cy<4>)
     LUT4_D:I3->LO         1   0.313   0.128  XLXI_23/b0/p117_mux0003<2>1 (N20736)
     LUT4:I2->O           15   0.313   0.761  XLXI_23/b0/Msub_p117_sub0004_cy<3>11 (XLXI_23/b0/Msub_p117_sub0004_cy<3>)
     LUT4_D:I2->O         11   0.313   0.641  XLXI_23/b0/Msub_p117_sub0004_xor<10>11 (XLXI_23/b0/Madd_mult0027_addsub00008)
     LUT3:I2->O            4   0.313   0.602  XLXI_23/b0/p117_mux0004<8>1 (XLXI_23/b0/p117_mux0004<8>)
     LUT3:I1->O            3   0.313   0.517  XLXI_23/b0/Msub_p117_sub0005_cy<8>11_SW0 (N17476)
     LUT4_D:I3->O         13   0.313   0.642  XLXI_23/b0/Msub_p117_sub0005_xor<10>11 (XLXI_23/b0/Madd_mult0027_addsub00006)
     LUT4:I2->O            4   0.313   0.602  XLXI_23/b0/p117_mux0005<7>1 (XLXI_23/b0/p117_mux0005<7>)
     LUT3:I1->O            4   0.313   0.536  XLXI_23/b0/Msub_p117_sub0006_cy<6>11_SW0 (N17884)
     LUT4_D:I3->O         16   0.313   0.769  XLXI_23/b0/Msub_p117_sub0006_xor<10>11 (XLXI_23/b0/Madd_mult0027_addsub00004)
     LUT4:I2->O            6   0.313   0.640  XLXI_23/b0/p117_mux0006<7>1 (XLXI_23/b0/p117_mux0006<7>)
     LUT3:I1->O            3   0.313   0.495  XLXI_23/b0/Msub_p117_sub0007_cy<6>11_SW1 (N17692)
     LUT4_D:I2->O         17   0.313   0.719  XLXI_23/b0/Msub_p117_sub0007_xor<10>11 (XLXI_23/b0/Madd_mult0027_addsub00002)
     LUT4:I2->O            5   0.313   0.553  XLXI_23/b0/p117_mux0007<7>1 (XLXI_23/b0/p117_mux0007<7>)
     LUT4:I3->O            5   0.313   0.531  XLXI_23/b0/Msub_p117_sub0008_cy<6>11_SW1 (N17690)
     LUT4_D:I2->O         16   0.313   0.769  XLXI_23/b0/Msub_p117_sub0008_xor<10>11 (XLXI_23/b0/Madd_mult0027_addsub0000_cy<2>)
     LUT4_D:I2->O         11   0.313   0.663  XLXI_23/b0/p117_mux0008<3>1 (XLXI_23/b0/p117_mux0008<3>)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/b0/Msub_p117_sub0009_cy<6>11_SW4_F (N20069)
     MUXF5:I0->O           1   0.340   0.440  XLXI_23/b0/Msub_p117_sub0009_cy<6>11_SW4 (N18905)
     LUT4_D:I3->LO         1   0.313   0.128  XLXI_23/b0/Msub_p117_sub0009_xor<7>11 (N21079)
     LUT4:I2->O            1   0.313   0.418  XLXI_23/b0/Msub_p117_sub0010_cy<9>1179 (XLXI_23/b0/Msub_p117_sub0010_cy<9>1_map51)
     LUT4:I2->O            1   0.313   0.440  XLXI_23/b0/Msub_p117_sub0010_cy<9>1162_SW0 (N16977)
     LUT4:I3->O            1   0.313   0.390  XLXI_23/b0/Msub_p117_sub0010_xor<10>11 (XLXI_23/b0/p117_sub0010<10>)
     MULT18X18:A0->P2      3   1.469   0.610  XLXI_23/b0/Mmult__mult0027 (XLXI_23/b0/_mult0027<2>)
     LUT2:I0->O            1   0.313   0.000  XLXI_23/b0/Madd_a119_add0000_lut<2> (XLXI_23/b0/N378)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Madd_a119_add0000_cy<2> (XLXI_23/b0/Madd_a119_add0000_cy<2>)
     XORCY:CI->O          13   0.868   0.642  XLXI_23/b0/Madd_a119_add0000_xor<3> (XLXI_23/b0/Madd_p118_addsub0004_Madd)
     LUT3:I2->O            4   0.313   0.536  XLXI_23/b0/a119_0_mux000641 (XLXI_23/b0/a119_0_mux0006_bdd1)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/b0/a119_0_mux000611 (N13664)
     MUXF5:I1->O           1   0.340   0.000  XLXI_23/b0/a119_0_mux00061_f5 (XLXI_23/b0/a119_0_mux00061_f5)
     MUXF6:I1->O           1   0.319   0.390  XLXI_23/b0/a119_0_mux00061_f6 (XLXI_23/b0/a119_0_mux0006)
     MULT18X18:A0->P10     1   2.263   0.506  XLXI_23/b0/Mmult__mult0003 (XLXI_23/b0/_mult0003<10>)
     LUT2:I1->O            1   0.313   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_lut<10> (XLXI_23/b0/N1111)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_cy<10> (XLXI_23/b0/Msub_mult0028_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.041   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_cy<11> (XLXI_23/b0/Msub_mult0028_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.041   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_cy<12> (XLXI_23/b0/Msub_mult0028_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.041   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_cy<13> (XLXI_23/b0/Msub_mult0028_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.041   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_cy<14> (XLXI_23/b0/Msub_mult0028_addsub0001_cy<14>)
     MUXCY:CI->O           0   0.041   0.000  XLXI_23/b0/Msub_mult0028_addsub0001_cy<15> (XLXI_23/b0/Msub_mult0028_addsub0001_cy<15>)
     XORCY:CI->O           2   0.868   0.445  XLXI_23/b0/Msub_mult0028_addsub0001_xor<16> (XLXI_23/b0/mult0028_addsub0001<16>)
     MULT18X18:A16->P17    1   2.958   0.440  XLXI_23/b0/Mmult__mult0028 (XLXI_23/b0/_mult0028<17>)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/b0/Mcompar_scoreo_cmp_lt0006_lut<11> (XLXI_23/b0/N960)
     MUXCY:S->O            2   0.860   0.473  XLXI_23/b0/Mcompar_scoreo_cmp_lt0006_cy<11> (XLXI_23/b0/Mcompar_scoreo_cmp_lt0006_cy<11>)
     LUT3:I2->O           13   0.313   0.642  XLXI_23/b0/Mcompar_scoreo_cmp_lt0006_cy<13>1_1 (XLXI_23/b0/Mcompar_scoreo_cmp_lt0006_cy<13>1)
     LUT4:I2->O           10   0.313   0.651  XLXI_23/b0/Mmux_bally_mux000651 (XLXI_23/b0/Msub_a122_sub00004)
     LUT4:I3->O           10   0.313   0.629  XLXI_23/b0/Msub_a122_sub0000_cy<5>11 (XLXI_23/b0/Msub_a122_sub0000_cy<5>)
     LUT4:I2->O            4   0.313   0.629  XLXI_23/b0/p121_mux0003<1>1 (XLXI_23/b0/Msub_p121_sub00044)
     LUT4:I0->O            1   0.313   0.440  XLXI_23/b0/p121_mux0004<2>1_SW1 (N17621)
     LUT4_D:I3->O          6   0.313   0.574  XLXI_23/b0/p121_mux0004<2>1 (XLXI_23/b0/Msub_p121_sub00056)
     LUT4:I3->O           17   0.313   0.719  XLXI_23/b0/Msub_p121_sub0005_cy<3>11 (XLXI_23/b0/Msub_p121_sub0005_cy<3>)
     LUT4:I2->O            6   0.313   0.640  XLXI_23/b0/p121_mux0005<2>1 (XLXI_23/b0/Msub_p121_sub00066)
     LUT4:I1->O           16   0.313   0.769  XLXI_23/b0/Msub_p121_sub0006_cy<3>11 (XLXI_23/b0/Msub_p121_sub0006_cy<3>)
     LUT4_D:I2->O         13   0.313   0.642  XLXI_23/b0/Msub_p121_sub0006_xor<10>11 (XLXI_23/b0/Madd_mult0024_addsub00004)
     LUT4:I2->O            9   0.313   0.637  XLXI_23/b0/p121_mux0006<5>1 (XLXI_23/b0/p121_mux0006<5>)
     LUT4_D:I3->LO         1   0.313   0.128  XLXI_23/b0/Msub_p121_sub0007_cy<6>11_SW1 (N20930)
     LUT4:I2->O           17   0.313   0.719  XLXI_23/b0/Msub_p121_sub0007_xor<10>11 (XLXI_23/b0/Madd_mult0024_addsub00002)
     LUT4:I2->O            5   0.313   0.619  XLXI_23/b0/p121_mux0007<7>1 (XLXI_23/b0/p121_mux0007<7>)
     LUT4:I1->O            5   0.313   0.553  XLXI_23/b0/Msub_p121_sub0008_cy<6>11_SW1 (N17694)
     LUT4_D:I3->O         10   0.313   0.629  XLXI_23/b0/Msub_p121_sub0008_xor<10>11_1 (XLXI_23/b0/Msub_p121_sub0008_xor<10>11)
     LUT4:I2->O            4   0.313   0.602  XLXI_23/b0/p121_mux0008<7>1 (XLXI_23/b0/p121_mux0008<7>)
     LUT3:I1->O            1   0.313   0.440  XLXI_23/b0/Msub_p121_sub0009_cy<6>11_SW1 (N18003)
     LUT4:I3->O           10   0.313   0.629  XLXI_23/b0/Msub_p121_sub0009_xor<10>11 (XLXI_23/b0/p121_sub0009<10>)
     LUT4:I2->O            1   0.313   0.506  XLXI_23/b0/Msub_p121_sub0010_cy<9>142_SW0 (N16867)
     LUT4:I1->O            1   0.313   0.506  XLXI_23/b0/Msub_p121_sub0010_cy<9>142 (XLXI_23/b0/Msub_p121_sub0010_cy<9>1_map16)
     LUT4:I1->O            1   0.313   0.390  XLXI_23/b0/Msub_p121_sub0010_xor<10>11 (XLXI_23/b0/p121_sub0010<10>)
     MULT18X18:A0->P2      6   1.469   0.552  XLXI_23/b0/Mmult__mult0024 (XLXI_23/b0/_mult0024<2>)
     LUT3:I2->O            1   0.313   0.000  XLXI_23/b0/Madd_a123_add0000_lut<2>1 (XLXI_23/b0/N395)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Madd_a123_add0000_cy<2> (XLXI_23/b0/Madd_a123_add0000_cy<2>)
     XORCY:CI->O          13   0.868   0.642  XLXI_23/b0/Madd_a123_add0000_xor<3> (XLXI_23/b0/Madd_p122_addsub0004_Madd)
     LUT3:I2->O            4   0.313   0.536  XLXI_23/b0/a123_0_mux000641 (XLXI_23/b0/a123_0_mux0006_bdd1)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/b0/a123_0_mux000611 (N13309)
     MUXF5:I1->O           1   0.340   0.000  XLXI_23/b0/a123_0_mux00061_f5 (XLXI_23/b0/a123_0_mux00061_f5)
     MUXF6:I1->O           1   0.319   0.390  XLXI_23/b0/a123_0_mux00061_f6 (XLXI_23/b0/a123_0_mux0006)
     MULT18X18:A0->P10     1   2.263   0.506  XLXI_23/b0/Mmult__mult0010 (XLXI_23/b0/_mult0010<10>)
     LUT2:I1->O            1   0.313   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_lut<10> (XLXI_23/b0/N1094)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_cy<10> (XLXI_23/b0/Msub_mult0025_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_cy<11> (XLXI_23/b0/Msub_mult0025_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_cy<12> (XLXI_23/b0/Msub_mult0025_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_cy<13> (XLXI_23/b0/Msub_mult0025_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_cy<14> (XLXI_23/b0/Msub_mult0025_addsub0001_cy<14>)
     MUXCY:CI->O           0   0.042   0.000  XLXI_23/b0/Msub_mult0025_addsub0001_cy<15> (XLXI_23/b0/Msub_mult0025_addsub0001_cy<15>)
     XORCY:CI->O           2   0.868   0.445  XLXI_23/b0/Msub_mult0025_addsub0001_xor<16> (XLXI_23/b0/mult0025_addsub0001<16>)
     MULT18X18:A16->P22   10   3.424   0.744  XLXI_23/b0/Mmult__mult0025 (XLXI_23/b0/_mult0025<22>)
     LUT2:I0->O            1   0.313   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_lut<22> (XLXI_23/b0/N1794)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<22> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<22>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<23> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<23>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<24> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<24>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<25> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<25>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<26> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<26>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<27> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<27>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<28> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<28>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<29> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<29>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<30> (XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<30>)
     MUXCY:CI->O          22   0.524   0.758  XLXI_23/b0/Mcompar_bally_cmp_le0003_cy<31> (XLXI_23/b0/bally_cmp_le0003)
     LUT4_D:I2->O         12   0.313   0.663  XLXI_23/b0/N113794 (XLXI_23/b0/N113)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/b0/bally_mux0018<4>14_SW7_F (N20121)
     MUXF5:I0->O           1   0.340   0.440  XLXI_23/b0/bally_mux0018<4>14_SW7 (N19301)
     LUT4_D:I3->O         83   0.313   0.903  XLXI_23/b0/bally_mux0018<0>32 (XLXI_23/b0/N6601)
     LUT4_L:I2->LO         1   0.313   0.150  XLXI_23/b0/bally_mux0018<5>17_SW0_SW0_SW0 (N19772)
     LUT4:I3->O            3   0.313   0.583  XLXI_23/b0/bally_mux0018<5>26 (XLXI_23/b0/bally_mux0018<5>)
     LUT2:I1->O            1   0.313   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_lut<2> (XLXI_23/b0/N1385)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<2> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<3> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<4> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<5> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<6> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<7> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<8> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<9> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<10> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<10>)
     MUXCY:CI->O          35   0.524   0.938  XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<11> (XLXI_23/b0/Mcompar_updwn_cmp_lt0000_cy<11>)
     LUT2:I0->O            1   0.313   0.390  XLXI_23/b0/bally_mux00362 (XLXI_23/b0/bally_mux0036)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<0> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<1> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<2> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<3> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<4> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<5> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<6> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<7> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<8> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<9> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<10> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<11> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<12> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<13> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<14> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<15> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<16> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<17> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<18> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<19> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<20> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_bally_addsub0000_cy<21> (XLXI_23/b0/Maddsub_bally_addsub0000_cy<21>)
     XORCY:CI->O           1   0.868   0.440  XLXI_23/b0/Maddsub_bally_addsub0000_xor<22> (XLXI_23/b0/bally_addsub0000<22>)
     LUT4:I3->O            3   0.313   0.583  XLXI_23/b0/bally_mux0021<22>1 (XLXI_23/b0/bally_mux0021<22>)
     LUT4:I1->O            1   0.313   0.000  XLXI_23/b0/bally_cmp_eq0000_wg_lut<0> (N35)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/bally_cmp_eq0000_wg_cy<0> (XLXI_23/b0/bally_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/bally_cmp_eq0000_wg_cy<1> (XLXI_23/b0/bally_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/bally_cmp_eq0000_wg_cy<2> (XLXI_23/b0/bally_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/bally_cmp_eq0000_wg_cy<3> (XLXI_23/b0/bally_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/bally_cmp_eq0000_wg_cy<4> (XLXI_23/b0/bally_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           5   0.524   0.531  XLXI_23/b0/bally_cmp_eq0000_wg_cy<5> (XLXI_23/b0/bally_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           17   0.313   0.719  XLXI_23/b0/bally_cmp_eq0000_wg_cy<7>1_1 (XLXI_23/b0/bally_cmp_eq0000_wg_cy<7>1)
     LUT4_D:I2->O         18   0.313   0.748  XLXI_23/b0/deltax_mux0005<0>11_1 (XLXI_23/b0/deltax_mux0005<0>11)
     LUT4:I3->O            1   0.313   0.506  XLXI_23/b0/ballx_mux0032<10>122_SW7 (N18413)
     LUT4_L:I1->LO         1   0.313   0.150  XLXI_23/b0/ballx_mux0032<19>51_SW0_SW0 (N17058)
     LUT4:I3->O            5   0.313   0.646  XLXI_23/b0/ballx_mux0032<19>51 (XLXI_23/b0/ballx_mux0032<19>)
     LUT4:I0->O            1   0.313   0.000  XLXI_23/b0/Mcompar_updwn_cmp_le0000_lut<6> (XLXI_23/b0/N996)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Mcompar_updwn_cmp_le0000_cy<6> (XLXI_23/b0/Mcompar_updwn_cmp_le0000_cy<6>)
     MUXCY:CI->O           3   0.524   0.517  XLXI_23/b0/Mcompar_updwn_cmp_le0000_cy<7> (XLXI_23/b0/Mcompar_updwn_cmp_le0000_cy<7>)
     LUT4_D:I3->O         67   0.313   0.964  XLXI_23/b0/Mcompar_updwn_cmp_le0000_cy<9>1 (XLXI_23/b0/N223)
     LUT2:I1->O            1   0.313   0.000  XLXI_23/b0/Maddsub_ballx_mux0033_lut<2> (XLXI_23/b0/N403)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Maddsub_ballx_mux0033_cy<2> (XLXI_23/b0/Maddsub_ballx_mux0033_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_mux0033_cy<3> (XLXI_23/b0/Maddsub_ballx_mux0033_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_mux0033_cy<4> (XLXI_23/b0/Maddsub_ballx_mux0033_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_mux0033_cy<5> (XLXI_23/b0/Maddsub_ballx_mux0033_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_mux0033_cy<6> (XLXI_23/b0/Maddsub_ballx_mux0033_cy<6>)
     XORCY:CI->O           5   0.868   0.553  XLXI_23/b0/Maddsub_ballx_mux0033_xor<7> (XLXI_23/b0/ballx_mux0033<7>)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/b0/Msub_bally_sub0008_lut<7> (XLXI_23/b0/N471)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Msub_bally_sub0008_cy<7> (XLXI_23/b0/Msub_bally_sub0008_cy<7>)
     XORCY:CI->O           2   0.868   0.561  XLXI_23/b0/Msub_bally_sub0008_xor<8> (XLXI_23/b0/bally_sub0008<8>)
     LUT2:I1->O            1   0.313   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_lut<8> (XLXI_23/b0/N13101)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<8> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<8>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<9> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<9>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<10> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<10>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<11> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<11>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<12> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<12>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<13> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<13>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<14> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<14>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<15> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<15>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<16> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<16>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<17> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<17>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<18> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<18>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<19> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<19>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<20> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<20>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<21> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<21>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<22> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<22>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<23> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<23>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<24> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<24>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<25> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<25>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<26> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<26>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<27> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<27>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<28> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<28>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<29> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<29>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<30> (XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<30>)
     MUXCY:CI->O          11   0.524   0.641  XLXI_23/b0/Mcompar_bally_cmp_ge0011_cy<31> (XLXI_23/b0/bally_cmp_ge0011)
     LUT4:I2->O            1   0.313   0.418  XLXI_23/b0/ballx_mux0047<0>1 (XLXI_23/b0/ballx_mux0047<0>)
     LUT3:I2->O            1   0.313   0.000  XLXI_23/b0/Maddsub_ballx_share0003_lut<0> (XLXI_23/b0/N694)
     MUXCY:S->O            1   0.377   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<0> (XLXI_23/b0/Maddsub_ballx_share0003_cy<0>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<1> (XLXI_23/b0/Maddsub_ballx_share0003_cy<1>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<2> (XLXI_23/b0/Maddsub_ballx_share0003_cy<2>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<3> (XLXI_23/b0/Maddsub_ballx_share0003_cy<3>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<4> (XLXI_23/b0/Maddsub_ballx_share0003_cy<4>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<5> (XLXI_23/b0/Maddsub_ballx_share0003_cy<5>)
     MUXCY:CI->O           1   0.042   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<6> (XLXI_23/b0/Maddsub_ballx_share0003_cy<6>)
     MUXCY:CI->O           1   0.041   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<7> (XLXI_23/b0/Maddsub_ballx_share0003_cy<7>)
     MUXCY:CI->O           0   0.041   0.000  XLXI_23/b0/Maddsub_ballx_share0003_cy<8> (XLXI_23/b0/Maddsub_ballx_share0003_cy<8>)
     XORCY:CI->O           1   0.868   0.533  XLXI_23/b0/Maddsub_ballx_share0003_xor<9> (XLXI_23/b0/ballx_share0003<9>)
     LUT2:I0->O            1   0.313   0.000  XLXI_23/b0/ballx_mux0042<9>151 (N16627)
     FDS:D                     0.234          XLXI_23/b0/ballx1_9
    ----------------------------------------
    Total                    108.709ns (60.010ns logic, 48.699ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'kb_clk'
  Clock period: 2.705ns (frequency: 369.686MHz)
  Total number of paths / destination ports: 66 / 21
-------------------------------------------------------------------------
Delay:               2.705ns (Levels of Logic = 2)
  Source:            XLXI_23/kb/bitCount_2 (FF)
  Destination:       XLXI_23/kb/scancodeReady (FF)
  Source Clock:      kb_clk falling
  Destination Clock: kb_clk falling

  Data Path: XLXI_23/kb/bitCount_2 to XLXI_23/kb/scancodeReady
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             8   0.374   0.705  XLXI_23/kb/bitCount_2 (XLXI_23/kb/bitCount_2)
     LUT4:I0->O            1   0.313   0.000  XLXI_23/kb/bitCount_not0001_inv1 (N20523)
     MUXF5:I0->O           1   0.340   0.390  XLXI_23/kb/bitCount_not0001_inv_f5 (XLXI_23/kb/bitCount_not0001_inv)
     FDRE_1:R                  0.583          XLXI_23/kb/scancodeReady
    ----------------------------------------
    Total                      2.705ns (1.610ns logic, 1.095ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/kb/scancodeReady'
  Clock period: 1.443ns (frequency: 693.001MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 0)
  Source:            XLXI_23/kb/breakReceived (FF)
  Destination:       XLXI_23/kb/breakReceived (FF)
  Source Clock:      XLXI_23/kb/scancodeReady rising
  Destination Clock: XLXI_23/kb/scancodeReady rising

  Data Path: XLXI_23/kb/breakReceived to XLXI_23/kb/breakReceived
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.374   0.486  XLXI_23/kb/breakReceived (XLXI_23/kb/breakReceived)
     FDRE:R                    0.583          XLXI_23/kb/breakReceived
    ----------------------------------------
    Total                      1.443ns (0.957ns logic, 0.486ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/clkslow2'
  Clock period: 6.808ns (frequency: 146.893MHz)
  Total number of paths / destination ports: 403 / 18
-------------------------------------------------------------------------
Delay:               6.808ns (Levels of Logic = 8)
  Source:            XLXI_23/padwn_8 (FF)
  Destination:       XLXI_23/padwn_9 (FF)
  Source Clock:      XLXI_23/clkslow2 rising
  Destination Clock: XLXI_23/clkslow2 rising

  Data Path: XLXI_23/padwn_8 to XLXI_23/padwn_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             26   0.374   0.923  XLXI_23/padwn_8 (XLXI_23/padwn_8)
     LUT4:I0->O            1   0.313   0.000  XLXI_23/padwn_and0003111 (N20526)
     MUXF5:I0->O           2   0.340   0.473  XLXI_23/padwn_and000311_f5 (XLXI_23/padwn_and0003_map6)
     LUT3:I2->O           10   0.313   0.717  XLXI_23/padwn_and000330 (XLXI_23/padwn_not00041)
     LUT3:I1->O            2   0.313   0.495  XLXI_23/Maccum_padwn_xor<3>111 (XLXI_23/N81)
     LUT4:I3->O            3   0.313   0.517  XLXI_23/Maccum_padwn_xor<5>111 (XLXI_23/N4)
     LUT4:I3->O            3   0.313   0.517  XLXI_23/Maccum_padwn_xor<7>111 (XLXI_23/N1)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/Maccum_padwn_xor<9>1145_G (N20451)
     MUXF5:I1->O           1   0.340   0.000  XLXI_23/Maccum_padwn_xor<9>1145 (XLXI_23/Result<9>1)
     FDE:D                     0.234          XLXI_23/padwn_9
    ----------------------------------------
    Total                      6.808ns (3.166ns logic, 3.642ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_23/ad1'
  Total number of paths / destination ports: 121 / 97
-------------------------------------------------------------------------
Offset:              4.549ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       XLXI_23/b0/ballx1_3 (FF)
  Destination Clock: XLXI_23/ad1 rising

  Data Path: reset to XLXI_23/b0/ballx1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.919   0.901  reset_IBUF (reset_IBUF)
     LUT3:I1->O            6   0.313   0.667  XLXI_23/b0/ballx_mux0042<0>41 (XLXI_23/b0/ballx_mux0042<3>_map2)
     LUT4_L:I0->LO         1   0.313   0.150  XLXI_23/b0/ballx_mux0042<3>13_SW0 (N16971)
     LUT4:I3->O            1   0.313   0.390  XLXI_23/b0/ballx_mux0042<3>13 (XLXI_23/b0/ballx_mux0042<3>_map6)
     FDS:S                     0.583          XLXI_23/b0/ballx1_3
    ----------------------------------------
    Total                      4.549ns (2.441ns logic, 2.108ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'kb_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.062ns (Levels of Logic = 3)
  Source:            kb_data (PAD)
  Destination:       XLXI_23/kb/scancodeReady (FF)
  Destination Clock: kb_clk falling

  Data Path: kb_data to XLXI_23/kb/scancodeReady
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.919   0.517  kb_data_IBUF (kb_data_IBUF)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/kb/bitCount_not0001_inv1 (N20523)
     MUXF5:I0->O           1   0.340   0.390  XLXI_23/kb/bitCount_not0001_inv_f5 (XLXI_23/kb/bitCount_not0001_inv)
     FDRE_1:R                  0.583          XLXI_23/kb/scancodeReady
    ----------------------------------------
    Total                      3.062ns (2.155ns logic, 0.907ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_23/clkslow2'
  Total number of paths / destination ports: 78 / 17
-------------------------------------------------------------------------
Offset:              6.766ns (Levels of Logic = 8)
  Source:            led (PAD)
  Destination:       XLXI_23/padwn_9 (FF)
  Destination Clock: XLXI_23/clkslow2 rising

  Data Path: led to XLXI_23/padwn_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.561  led_IBUF (led_IBUF)
     LUT3:I1->O            2   0.313   0.588  XLXI_23/padwn_and000328 (XLXI_23/padwn_and0003_map11)
     LUT3:I0->O           10   0.313   0.717  XLXI_23/padwn_and000330 (XLXI_23/padwn_not00041)
     LUT3:I1->O            2   0.313   0.495  XLXI_23/Maccum_padwn_xor<3>111 (XLXI_23/N81)
     LUT4:I3->O            3   0.313   0.517  XLXI_23/Maccum_padwn_xor<5>111 (XLXI_23/N4)
     LUT4:I3->O            3   0.313   0.517  XLXI_23/Maccum_padwn_xor<7>111 (XLXI_23/N1)
     LUT4:I3->O            1   0.313   0.000  XLXI_23/Maccum_padwn_xor<9>1145_G (N20451)
     MUXF5:I1->O           1   0.340   0.000  XLXI_23/Maccum_padwn_xor<9>1145 (XLXI_23/Result<9>1)
     FDE:D                     0.234          XLXI_23/padwn_9
    ----------------------------------------
    Total                      6.766ns (3.371ns logic, 3.395ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/cr<6>'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.800ns (Levels of Logic = 2)
  Source:            XLXI_14/cd7/counter1/counterout_0 (LATCH)
  Destination:       clk10 (PAD)
  Source Clock:      XLXI_14/cr<6> falling

  Data Path: XLXI_14/cd7/counter1/counterout_0 to clk10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            8   0.568   0.678  XLXI_14/cd7/counter1/counterout_0 (XLXI_14/cd7/counter1/counterout_0)
     LUT4:I1->O            1   0.313   0.390  XLXI_14/cd7/clkout1 (clk10_OBUF)
     OBUF:I->O                 2.851          clk10_OBUF (clk10)
    ----------------------------------------
    Total                      4.800ns (3.732ns logic, 1.068ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSTEM_CLOCK'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            XLXI_22/VIDEO_OUT/VGA_VSYNCH (FF)
  Destination:       VGA_VSYNCH (PAD)
  Source Clock:      SYSTEM_CLOCK rising 0.3X

  Data Path: XLXI_22/VIDEO_OUT/VGA_VSYNCH to VGA_VSYNCH
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  XLXI_22/VIDEO_OUT/VGA_VSYNCH (XLXI_22/VIDEO_OUT/VGA_VSYNCH)
     OBUF:I->O                 2.851          VGA_VSYNCH_OBUF (VGA_VSYNCH)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
CPU : 207.74 / 207.97 s | Elapsed : 208.00 / 208.00 s
 
--> 

Total memory usage is 375076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  434 (   0 filtered)
Number of infos    :   12 (   0 filtered)

