// Seed: 760204516
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    output supply0 id_6#(.id_13(1)),
    output tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11
);
  assign module_1.id_10 = 0;
  assign id_13 = 1;
  wire id_14;
  assign id_8 = 0;
  wire id_15;
  if (id_11) supply1 id_16;
  wire id_17;
  wire id_18;
  assign id_16 = id_10;
  wire id_19;
  always id_6 = "" - {1, 1};
endmodule
module module_1 (
    input tri id_0
    , id_12,
    output tri id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9,
    output supply0 id_10
);
  wire id_13 = id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_1,
      id_2,
      id_8,
      id_10,
      id_10,
      id_10,
      id_5,
      id_5,
      id_0
  );
  wand id_14 = id_5;
endmodule
