Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 audio_lms_test|sys_clk audio_lms_test|sys_clk     996.223       0.000              0            328
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                   978.738       0.000              0           4324
 audio_lms_test|es1_dsclk
                        audio_lms_test|es1_dsclk
                                                   498.459       0.000              0             48
 audio_lms_test|es0_dsclk
                        audio_lms_test|es0_dsclk
                                                   997.287       0.000              0            188
 audio_lms_test|eth_rgmii_rxc_0
                        audio_lms_test|eth_rgmii_rxc_0
                                                   992.701       0.000              0           1233
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 audio_lms_test|sys_clk audio_lms_test|sys_clk       0.312       0.000              0            328
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                     0.325       0.000              0           4324
 audio_lms_test|es1_dsclk
                        audio_lms_test|es1_dsclk
                                                     0.367       0.000              0             48
 audio_lms_test|es0_dsclk
                        audio_lms_test|es0_dsclk
                                                     0.339       0.000              0            188
 audio_lms_test|eth_rgmii_rxc_0
                        audio_lms_test|eth_rgmii_rxc_0
                                                     0.339       0.000              0           1233
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                   995.186       0.000              0             35
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                     1.655       0.000              0             35
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 audio_lms_test|sys_clk audio_lms_test|sys_clk     997.371       0.000              0            328
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                   984.239       0.000              0           4324
 audio_lms_test|es1_dsclk
                        audio_lms_test|es1_dsclk
                                                   498.967       0.000              0             48
 audio_lms_test|es0_dsclk
                        audio_lms_test|es0_dsclk
                                                   998.068       0.000              0            188
 audio_lms_test|eth_rgmii_rxc_0
                        audio_lms_test|eth_rgmii_rxc_0
                                                   994.881       0.000              0           1233
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 audio_lms_test|sys_clk audio_lms_test|sys_clk       0.251       0.000              0            328
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                     0.251       0.000              0           4324
 audio_lms_test|es1_dsclk
                        audio_lms_test|es1_dsclk
                                                     0.287       0.000              0             48
 audio_lms_test|es0_dsclk
                        audio_lms_test|es0_dsclk
                                                     0.264       0.000              0            188
 audio_lms_test|eth_rgmii_rxc_0
                        audio_lms_test|eth_rgmii_rxc_0
                                                     0.252       0.000              0           1233
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                   996.562       0.000              0             35
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                        PLL1|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0
                                                     1.151       0.000              0             35
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

