###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-17)
#  Generated on:      Tue Apr 20 18:54:57 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[28]/CK 
Endpoint:   My_DMA/rstart_reg_reg[28]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[28]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[28] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[28] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n330 |            |    1.764 | 0.185 |   0.185 | 
     | My_DMA/U281               |              | OAI22_X1 | 0.031 | My_DMA/n330 |       SPEF |    1.764 | 0.000 |   0.185 | 
     | My_DMA/U281               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n768 |            |    1.389 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[28] |              | DFF_X1   | 0.014 | My_DMA/n768 |       SPEF |    1.389 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[10]/CK 
Endpoint:   My_DMA/rstart_reg_reg[10]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[10]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[10] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n312 |            |    1.807 | 0.185 |   0.185 | 
     | My_DMA/U263               |              | OAI22_X1 | 0.032 | My_DMA/n312 |       SPEF |    1.807 | 0.000 |   0.185 | 
     | My_DMA/U263               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n750 |            |    1.277 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[10] |              | DFF_X1   | 0.014 | My_DMA/n750 |       SPEF |    1.277 | 0.000 |   0.217 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/rstart_reg_reg[9]/CK 
Endpoint:   My_DMA/rstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n311 |            |    1.832 | 0.185 |   0.185 | 
     | My_DMA/U262              |              | OAI22_X1 | 0.032 | My_DMA/n311 |       SPEF |    1.832 | 0.000 |   0.185 | 
     | My_DMA/U262              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n749 |            |    1.331 | 0.032 |   0.218 | 
     | My_DMA/rstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n749 |       SPEF |    1.331 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/wstart_reg_reg[9]/CK 
Endpoint:   My_DMA/wstart_reg_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[9]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[9] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[9] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n241 |            |    1.824 | 0.185 |   0.185 | 
     | My_DMA/U192              |              | OAI22_X1 | 0.032 | My_DMA/n241 |       SPEF |    1.824 | 0.000 |   0.185 | 
     | My_DMA/U192              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n685 |            |    1.469 | 0.033 |   0.218 | 
     | My_DMA/wstart_reg_reg[9] |              | DFF_X1   | 0.014 | My_DMA/n685 |       SPEF |    1.469 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/rstart_reg_reg[18]/CK 
Endpoint:   My_DMA/rstart_reg_reg[18]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[18]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[18] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[18] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n320 |            |    1.852 | 0.186 |   0.186 | 
     | My_DMA/U271               |              | OAI22_X1 | 0.032 | My_DMA/n320 |       SPEF |    1.852 | 0.000 |   0.186 | 
     | My_DMA/U271               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n758 |            |    1.380 | 0.033 |   0.218 | 
     | My_DMA/rstart_reg_reg[18] |              | DFF_X1   | 0.014 | My_DMA/n758 |       SPEF |    1.380 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/rstart_reg_reg[22]/CK 
Endpoint:   My_DMA/rstart_reg_reg[22]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[22]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[22] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[22] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n324 |            |    1.894 | 0.186 |   0.186 | 
     | My_DMA/U275               |              | OAI22_X1 | 0.032 | My_DMA/n324 |       SPEF |    1.894 | 0.000 |   0.186 | 
     | My_DMA/U275               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n762 |            |    1.304 | 0.032 |   0.219 | 
     | My_DMA/rstart_reg_reg[22] |              | DFF_X1   | 0.014 | My_DMA/n762 |       SPEF |    1.304 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[22]/CK 
Endpoint:   My_DMA/wstart_reg_reg[22]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[22]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[22] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[22] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n254 |            |    1.915 | 0.186 |   0.186 | 
     | My_DMA/U205               |              | OAI22_X1 | 0.032 | My_DMA/n254 |       SPEF |    1.915 | 0.000 |   0.186 | 
     | My_DMA/U205               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n698 |            |    1.251 | 0.032 |   0.219 | 
     | My_DMA/wstart_reg_reg[22] |              | DFF_X1   | 0.014 | My_DMA/n698 |       SPEF |    1.251 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/rstart_reg_reg[27]/CK 
Endpoint:   My_DMA/rstart_reg_reg[27]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[27]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[27] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[27] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n329 |            |    1.861 | 0.186 |   0.186 | 
     | My_DMA/U280               |              | OAI22_X1 | 0.032 | My_DMA/n329 |       SPEF |    1.861 | 0.000 |   0.186 | 
     | My_DMA/U280               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n767 |            |    1.447 | 0.033 |   0.219 | 
     | My_DMA/rstart_reg_reg[27] |              | DFF_X1   | 0.014 | My_DMA/n767 |       SPEF |    1.447 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[11]/CK 
Endpoint:   My_DMA/wstart_reg_reg[11]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[11]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[11] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[11] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n243 |            |    1.845 | 0.186 |   0.186 | 
     | My_DMA/U194               |              | OAI22_X1 | 0.032 | My_DMA/n243 |       SPEF |    1.845 | 0.000 |   0.186 | 
     | My_DMA/U194               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n687 |            |    1.534 | 0.033 |   0.219 | 
     | My_DMA/wstart_reg_reg[11] |              | DFF_X1   | 0.014 | My_DMA/n687 |       SPEF |    1.534 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/rstart_reg_reg[2]/CK 
Endpoint:   My_DMA/rstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 1550.827 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n304 |            |    1.884 | 0.186 |   0.186 | 
     | My_DMA/U255              |              | OAI22_X1 | 0.032 | My_DMA/n304 |       SPEF |    1.884 | 0.000 |   0.186 | 
     | My_DMA/U255              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n742 |            |    1.398 | 0.033 |   0.219 | 
     | My_DMA/rstart_reg_reg[2] |              | DFF_X1   | 0.014 | My_DMA/n742 |       SPEF |    1.398 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

