Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 21 22:36:15 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16384 register/latch pins with no clock driven by root clock pin: sigma/Mat_mul55/cntr_mul_reg[0]_rep__2/Q (HIGH)

 There are 16384 register/latch pins with no clock driven by root clock pin: sigma/Mat_mul55/cntr_mul_reg[1]_rep__2/Q (HIGH)

 There are 16384 register/latch pins with no clock driven by root clock pin: sigma/Mat_mul55/cntr_mul_reg[2]_rep__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32768 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33748 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.739     -958.047                   3442                63765        0.047        0.000                      0                63765        2.833        0.000                       0                 33752  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.739     -958.047                   3442                39102        0.127        0.000                      0                39102        2.833        0.000                       0                 33748  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.738     -953.761                   3434                39102        0.127        0.000                      0                39102        2.833        0.000                       0                 33748  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.739     -958.047                   3442                39102        0.047        0.000                      0                39102  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.739     -958.047                   3442                39102        0.047        0.000                      0                39102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          0.349        0.000                      0                24663        0.567        0.000                      0                24663  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          0.349        0.000                      0                24663        0.487        0.000                      0                24663  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        0.349        0.000                      0                24663        0.487        0.000                      0                24663  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        0.350        0.000                      0                24663        0.567        0.000                      0                24663  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :         3442  Failing Endpoints,  Worst Slack       -0.739ns,  Total Violation     -958.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 2.525ns (35.700%)  route 4.548ns (64.300%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.344     6.782    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.097     6.879 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.879    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.080     6.107    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.033     6.140    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][16]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][1]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][26]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][30]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][5]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 2.428ns (34.877%)  route 4.534ns (65.123%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.330     6.768    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.080     6.107    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)       -0.039     6.068    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][14]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][29]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][31]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.472ns (80.629%)  route 0.113ns (19.371%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.015    sigma/udm/udm_controller/in39[21]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.142    sigma/udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[62][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[62][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.772%)  route 0.194ns (60.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.642    -0.522    sigma/Mat_mul55/clk_out1
    SLICE_X57Y150        FDCE                                         r  sigma/Mat_mul55/C_reg[62][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150        FDCE (Prop_fdce_C_Q)         0.128    -0.394 r  sigma/Mat_mul55/C_reg[62][16]/Q
                         net (fo=1, routed)           0.194    -0.200    sigma/Result_mul[62]_562[16]
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.830    -0.843    sigma/clk_out1
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.011    -0.328    sigma/C_reg[62][16]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[19][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[19][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X64Y134        FDCE                                         r  sigma/Mat_mul55/C_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[19][10]/Q
                         net (fo=1, routed)           0.050    -0.415    sigma/Result_mul[19]_590[10]
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.828    -0.845    sigma/clk_out1
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.047    -0.546    sigma/C_reg[19][10]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[40][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.553    -0.611    sigma/Mat_mul55/clk_out1
    SLICE_X64Y129        FDCE                                         r  sigma/Mat_mul55/C_reg[40][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  sigma/Mat_mul55/C_reg[40][3]/Q
                         net (fo=1, routed)           0.050    -0.420    sigma/Result_mul[40]_338[3]
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.823    -0.850    sigma/clk_out1
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.047    -0.551    sigma/C_reg[40][3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[16][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[16][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.588    -0.576    sigma/Mat_mul55/clk_out1
    SLICE_X73Y140        FDCE                                         r  sigma/Mat_mul55/C_reg[16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  sigma/Mat_mul55/C_reg[16][16]/Q
                         net (fo=1, routed)           0.055    -0.380    sigma/Result_mul[16]_344[16]
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.860    -0.813    sigma/clk_out1
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/C
                         clock pessimism              0.250    -0.563    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.047    -0.516    sigma/C_reg[16][16]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[15][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[15][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.587    -0.577    sigma/Mat_mul55/clk_out1
    SLICE_X73Y138        FDCE                                         r  sigma/Mat_mul55/C_reg[15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  sigma/Mat_mul55/C_reg[15][12]/Q
                         net (fo=1, routed)           0.056    -0.380    sigma/Result_mul[15]_592[12]
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.047    -0.517    sigma/C_reg[15][12]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X65Y135        FDCE                                         r  sigma/Mat_mul55/C_reg[17][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[17][19]/Q
                         net (fo=1, routed)           0.056    -0.409    sigma/Result_mul[17]_546[19]
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.829    -0.844    sigma/clk_out1
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X64Y135        FDRE (Hold_fdre_C_D)         0.047    -0.546    sigma/C_reg[17][19]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[52][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[52][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.584    -0.580    sigma/Mat_mul55/clk_out1
    SLICE_X73Y133        FDCE                                         r  sigma/Mat_mul55/C_reg[52][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  sigma/Mat_mul55/C_reg[52][10]/Q
                         net (fo=1, routed)           0.056    -0.383    sigma/Result_mul[52]_335[10]
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.854    -0.819    sigma/clk_out1
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X72Y133        FDRE (Hold_fdre_C_D)         0.047    -0.520    sigma/C_reg[52][10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.556    -0.608    sigma/Mat_mul55/clk_out1
    SLICE_X65Y132        FDCE                                         r  sigma/Mat_mul55/C_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  sigma/Mat_mul55/C_reg[12][14]/Q
                         net (fo=1, routed)           0.056    -0.411    sigma/Result_mul[12]_345[14]
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.826    -0.847    sigma/clk_out1
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.047    -0.548    sigma/C_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.483ns (80.986%)  route 0.113ns (19.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.004    sigma/udm/udm_controller/in39[23]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.142    sigma/udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y25     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y25     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y113    sigma/A_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y112    sigma/A_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y113    sigma/A_reg[0][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y113    sigma/A_reg[0][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y112    sigma/A_reg[0][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :         3434  Failing Endpoints,  Worst Slack       -0.738ns,  Total Violation     -953.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 2.525ns (35.700%)  route 4.548ns (64.300%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.344     6.782    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.097     6.879 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.879    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.079     6.108    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.033     6.141    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.786    sigma/A_reg[28][16]
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.786    sigma/A_reg[28][1]
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.786    sigma/A_reg[28][26]
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.786    sigma/A_reg[28][30]
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.786    sigma/A_reg[28][5]
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 2.428ns (34.877%)  route 4.534ns (65.123%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.330     6.768    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.079     6.108    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)       -0.039     6.069    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]
  -------------------------------------------------------------------
                         required time                          6.069    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.845    sigma/A_reg[28][14]
  -------------------------------------------------------------------
                         required time                          5.845    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.845    sigma/A_reg[28][29]
  -------------------------------------------------------------------
                         required time                          5.845    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.079     6.159    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.845    sigma/A_reg[28][31]
  -------------------------------------------------------------------
                         required time                          5.845    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.472ns (80.629%)  route 0.113ns (19.371%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.015    sigma/udm/udm_controller/in39[21]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.142    sigma/udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[62][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[62][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.772%)  route 0.194ns (60.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.642    -0.522    sigma/Mat_mul55/clk_out1
    SLICE_X57Y150        FDCE                                         r  sigma/Mat_mul55/C_reg[62][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150        FDCE (Prop_fdce_C_Q)         0.128    -0.394 r  sigma/Mat_mul55/C_reg[62][16]/Q
                         net (fo=1, routed)           0.194    -0.200    sigma/Result_mul[62]_562[16]
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.830    -0.843    sigma/clk_out1
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.011    -0.328    sigma/C_reg[62][16]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[19][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[19][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X64Y134        FDCE                                         r  sigma/Mat_mul55/C_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[19][10]/Q
                         net (fo=1, routed)           0.050    -0.415    sigma/Result_mul[19]_590[10]
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.828    -0.845    sigma/clk_out1
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.047    -0.546    sigma/C_reg[19][10]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[40][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.553    -0.611    sigma/Mat_mul55/clk_out1
    SLICE_X64Y129        FDCE                                         r  sigma/Mat_mul55/C_reg[40][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  sigma/Mat_mul55/C_reg[40][3]/Q
                         net (fo=1, routed)           0.050    -0.420    sigma/Result_mul[40]_338[3]
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.823    -0.850    sigma/clk_out1
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.047    -0.551    sigma/C_reg[40][3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[16][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[16][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.588    -0.576    sigma/Mat_mul55/clk_out1
    SLICE_X73Y140        FDCE                                         r  sigma/Mat_mul55/C_reg[16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  sigma/Mat_mul55/C_reg[16][16]/Q
                         net (fo=1, routed)           0.055    -0.380    sigma/Result_mul[16]_344[16]
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.860    -0.813    sigma/clk_out1
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/C
                         clock pessimism              0.250    -0.563    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.047    -0.516    sigma/C_reg[16][16]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[15][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[15][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.587    -0.577    sigma/Mat_mul55/clk_out1
    SLICE_X73Y138        FDCE                                         r  sigma/Mat_mul55/C_reg[15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  sigma/Mat_mul55/C_reg[15][12]/Q
                         net (fo=1, routed)           0.056    -0.380    sigma/Result_mul[15]_592[12]
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.047    -0.517    sigma/C_reg[15][12]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X65Y135        FDCE                                         r  sigma/Mat_mul55/C_reg[17][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[17][19]/Q
                         net (fo=1, routed)           0.056    -0.409    sigma/Result_mul[17]_546[19]
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.829    -0.844    sigma/clk_out1
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X64Y135        FDRE (Hold_fdre_C_D)         0.047    -0.546    sigma/C_reg[17][19]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[52][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[52][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.584    -0.580    sigma/Mat_mul55/clk_out1
    SLICE_X73Y133        FDCE                                         r  sigma/Mat_mul55/C_reg[52][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  sigma/Mat_mul55/C_reg[52][10]/Q
                         net (fo=1, routed)           0.056    -0.383    sigma/Result_mul[52]_335[10]
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.854    -0.819    sigma/clk_out1
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X72Y133        FDRE (Hold_fdre_C_D)         0.047    -0.520    sigma/C_reg[52][10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.556    -0.608    sigma/Mat_mul55/clk_out1
    SLICE_X65Y132        FDCE                                         r  sigma/Mat_mul55/C_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  sigma/Mat_mul55/C_reg[12][14]/Q
                         net (fo=1, routed)           0.056    -0.411    sigma/Result_mul[12]_345[14]
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.826    -0.847    sigma/clk_out1
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.047    -0.548    sigma/C_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.483ns (80.986%)  route 0.113ns (19.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.004    sigma/udm/udm_controller/in39[23]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.504    -0.247    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.142    sigma/udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y25     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y25     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y113    sigma/A_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y112    sigma/A_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y112    sigma/A_reg[0][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y113    sigma/A_reg[0][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X29Y113    sigma/A_reg[0][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X31Y112    sigma/A_reg[0][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X30Y113    sigma/A_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X44Y121    sigma/A_reg[13][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :         3442  Failing Endpoints,  Worst Slack       -0.739ns,  Total Violation     -958.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 2.525ns (35.700%)  route 4.548ns (64.300%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.344     6.782    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.097     6.879 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.879    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.080     6.107    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.033     6.140    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][16]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][1]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][26]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][30]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][5]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 2.428ns (34.877%)  route 4.534ns (65.123%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.330     6.768    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.080     6.107    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)       -0.039     6.068    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][14]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][29]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][31]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.472ns (80.629%)  route 0.113ns (19.371%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.015    sigma/udm/udm_controller/in39[21]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.504    -0.247    
                         clock uncertainty            0.080    -0.167    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.062    sigma/udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[62][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[62][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.772%)  route 0.194ns (60.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.642    -0.522    sigma/Mat_mul55/clk_out1
    SLICE_X57Y150        FDCE                                         r  sigma/Mat_mul55/C_reg[62][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150        FDCE (Prop_fdce_C_Q)         0.128    -0.394 r  sigma/Mat_mul55/C_reg[62][16]/Q
                         net (fo=1, routed)           0.194    -0.200    sigma/Result_mul[62]_562[16]
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.830    -0.843    sigma/clk_out1
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.080    -0.259    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.011    -0.248    sigma/C_reg[62][16]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[19][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[19][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X64Y134        FDCE                                         r  sigma/Mat_mul55/C_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[19][10]/Q
                         net (fo=1, routed)           0.050    -0.415    sigma/Result_mul[19]_590[10]
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.828    -0.845    sigma/clk_out1
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.080    -0.513    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.047    -0.466    sigma/C_reg[19][10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[40][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.553    -0.611    sigma/Mat_mul55/clk_out1
    SLICE_X64Y129        FDCE                                         r  sigma/Mat_mul55/C_reg[40][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  sigma/Mat_mul55/C_reg[40][3]/Q
                         net (fo=1, routed)           0.050    -0.420    sigma/Result_mul[40]_338[3]
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.823    -0.850    sigma/clk_out1
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/C
                         clock pessimism              0.252    -0.598    
                         clock uncertainty            0.080    -0.518    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.047    -0.471    sigma/C_reg[40][3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[16][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[16][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.588    -0.576    sigma/Mat_mul55/clk_out1
    SLICE_X73Y140        FDCE                                         r  sigma/Mat_mul55/C_reg[16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  sigma/Mat_mul55/C_reg[16][16]/Q
                         net (fo=1, routed)           0.055    -0.380    sigma/Result_mul[16]_344[16]
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.860    -0.813    sigma/clk_out1
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/C
                         clock pessimism              0.250    -0.563    
                         clock uncertainty            0.080    -0.483    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.047    -0.436    sigma/C_reg[16][16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[15][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[15][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.587    -0.577    sigma/Mat_mul55/clk_out1
    SLICE_X73Y138        FDCE                                         r  sigma/Mat_mul55/C_reg[15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  sigma/Mat_mul55/C_reg[15][12]/Q
                         net (fo=1, routed)           0.056    -0.380    sigma/Result_mul[15]_592[12]
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/C
                         clock pessimism              0.250    -0.564    
                         clock uncertainty            0.080    -0.484    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.047    -0.437    sigma/C_reg[15][12]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X65Y135        FDCE                                         r  sigma/Mat_mul55/C_reg[17][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[17][19]/Q
                         net (fo=1, routed)           0.056    -0.409    sigma/Result_mul[17]_546[19]
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.829    -0.844    sigma/clk_out1
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.080    -0.513    
    SLICE_X64Y135        FDRE (Hold_fdre_C_D)         0.047    -0.466    sigma/C_reg[17][19]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[52][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[52][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.584    -0.580    sigma/Mat_mul55/clk_out1
    SLICE_X73Y133        FDCE                                         r  sigma/Mat_mul55/C_reg[52][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  sigma/Mat_mul55/C_reg[52][10]/Q
                         net (fo=1, routed)           0.056    -0.383    sigma/Result_mul[52]_335[10]
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.854    -0.819    sigma/clk_out1
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/C
                         clock pessimism              0.252    -0.567    
                         clock uncertainty            0.080    -0.487    
    SLICE_X72Y133        FDRE (Hold_fdre_C_D)         0.047    -0.440    sigma/C_reg[52][10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.556    -0.608    sigma/Mat_mul55/clk_out1
    SLICE_X65Y132        FDCE                                         r  sigma/Mat_mul55/C_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  sigma/Mat_mul55/C_reg[12][14]/Q
                         net (fo=1, routed)           0.056    -0.411    sigma/Result_mul[12]_345[14]
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.826    -0.847    sigma/clk_out1
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.080    -0.515    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.047    -0.468    sigma/C_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.483ns (80.986%)  route 0.113ns (19.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.004    sigma/udm/udm_controller/in39[23]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.504    -0.247    
                         clock uncertainty            0.080    -0.167    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.062    sigma/udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :         3442  Failing Endpoints,  Worst Slack       -0.739ns,  Total Violation     -958.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 2.525ns (35.700%)  route 4.548ns (64.300%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.344     6.782    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.097     6.879 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]_i_1/O
                         net (fo=1, routed)           0.000     6.879    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op2_wide][12]
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X9Y136         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.080     6.107    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.033     6.140    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][16]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][16]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][1]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][1]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][26]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][26]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][30]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][30]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X30Y110        FDRE                                         r  sigma/A_reg[28][5]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X30Y110        FDRE (Setup_fdre_C_R)       -0.373     5.784    sigma/A_reg[28][5]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 2.428ns (34.877%)  route 4.534ns (65.123%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 5.895 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.846     1.652 r  sigma/sigma_tile/ram/ram_dual/ram_reg_6/DOADO[0]
                         net (fo=6, routed)           0.888     2.540    sigma/sigma_tile/riscv/bus0_rdata_bo[24]
    SLICE_X9Y140         LUT4 (Prop_lut4_I3_O)        0.097     2.637 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3/O
                         net (fo=11, routed)          0.724     3.361    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][4]_i_3_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.097     3.458 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.400     3.858    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.097     3.955 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9/O
                         net (fo=2, routed)           0.310     4.266    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_9_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.097     4.363 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.683     5.045    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.097     5.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2/O
                         net (fo=106, routed)         1.199     6.341    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][mret_req][0]_i_2_n_0
    SLICE_X13Y136        LUT4 (Prop_lut4_I1_O)        0.097     6.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]_i_1/O
                         net (fo=2, routed)           0.330     6.768    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][rs2_rdata][12]
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.132     5.895    sigma/sigma_tile/riscv/clk_out1
    SLICE_X15Y136        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/C
                         clock pessimism              0.292     6.187    
                         clock uncertainty           -0.080     6.107    
    SLICE_X15Y136        FDRE (Setup_fdre_C_D)       -0.039     6.068    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]
  -------------------------------------------------------------------
                         required time                          6.068    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][14]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][14]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][29]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][29]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/A_reg[28][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 1.408ns (20.349%)  route 5.511ns (79.651%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.892 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.214    -0.403    sigma/sigma_tile/riscv/clk_out1
    SLICE_X37Y126        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.341    -0.062 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=130, routed)         0.660     0.598    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY
    SLICE_X42Y120        LUT6 (Prop_lut6_I4_O)        0.097     0.695 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=64, routed)          0.313     1.008    sigma/sigma_tile/riscv/cpu_data\\.req
    SLICE_X42Y121        LUT5 (Prop_lut5_I0_O)        0.097     1.105 f  sigma/sigma_tile/riscv/A[61][31]_i_12/O
                         net (fo=132, routed)         0.352     1.458    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][31]_1
    SLICE_X43Y120        LUT5 (Prop_lut5_I0_O)        0.097     1.555 f  sigma/sigma_tile/riscv/A[61][31]_i_14/O
                         net (fo=121, routed)         0.392     1.946    sigma/sigma_tile/riscv/A[61][31]_i_14_n_0
    SLICE_X43Y119        LUT5 (Prop_lut5_I4_O)        0.097     2.043 f  sigma/sigma_tile/riscv/A[49][31]_i_18/O
                         net (fo=8, routed)           0.592     2.636    sigma/sigma_tile/riscv/xif\\.addr[24]
    SLICE_X45Y118        LUT4 (Prop_lut4_I0_O)        0.097     2.733 f  sigma/sigma_tile/riscv/A[30][31]_i_11/O
                         net (fo=4, routed)           0.603     3.335    sigma/sigma_tile/riscv/A[30][31]_i_11_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I3_O)        0.097     3.432 f  sigma/sigma_tile/riscv/B[37][31]_i_11/O
                         net (fo=4, routed)           0.216     3.649    sigma/sigma_tile/riscv/B[37][31]_i_11_n_0
    SLICE_X43Y116        LUT6 (Prop_lut6_I0_O)        0.097     3.746 f  sigma/sigma_tile/riscv/A[30][31]_i_4/O
                         net (fo=4, routed)           0.221     3.966    sigma/sigma_tile/riscv/A[30][31]_i_4_n_0
    SLICE_X42Y115        LUT6 (Prop_lut6_I5_O)        0.097     4.063 r  sigma/sigma_tile/riscv/A[57][31]_i_6/O
                         net (fo=111, routed)         0.540     4.604    sigma/sigma_tile/riscv/A[57][31]_i_6_n_0
    SLICE_X43Y113        LUT3 (Prop_lut3_I2_O)        0.097     4.701 f  sigma/sigma_tile/riscv/A[48][31]_i_10/O
                         net (fo=26, routed)          0.701     5.401    sigma/sigma_tile/riscv/A[48][31]_i_10_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.498 r  sigma/sigma_tile/riscv/A[28][31]_i_2/O
                         net (fo=33, routed)          0.349     5.847    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4
    SLICE_X33Y110        LUT6 (Prop_lut6_I5_O)        0.097     5.944 r  sigma/sigma_tile/riscv/A[28][31]_i_1/O
                         net (fo=32, routed)          0.572     6.516    sigma/sigma_tile_n_45
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.129     5.892    sigma/clk_out1
    SLICE_X31Y110        FDRE                                         r  sigma/A_reg[28][31]/C
                         clock pessimism              0.346     6.238    
                         clock uncertainty           -0.080     6.157    
    SLICE_X31Y110        FDRE (Setup_fdre_C_R)       -0.314     5.843    sigma/A_reg[28][31]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 -0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.472ns (80.629%)  route 0.113ns (19.371%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.015    sigma/udm/udm_controller/in39[21]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.504    -0.247    
                         clock uncertainty            0.080    -0.167    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.062    sigma/udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[62][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[62][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.772%)  route 0.194ns (60.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.642    -0.522    sigma/Mat_mul55/clk_out1
    SLICE_X57Y150        FDCE                                         r  sigma/Mat_mul55/C_reg[62][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150        FDCE (Prop_fdce_C_Q)         0.128    -0.394 r  sigma/Mat_mul55/C_reg[62][16]/Q
                         net (fo=1, routed)           0.194    -0.200    sigma/Result_mul[62]_562[16]
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.830    -0.843    sigma/clk_out1
    SLICE_X56Y149        FDRE                                         r  sigma/C_reg[62][16]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.080    -0.259    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.011    -0.248    sigma/C_reg[62][16]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[19][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[19][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X64Y134        FDCE                                         r  sigma/Mat_mul55/C_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[19][10]/Q
                         net (fo=1, routed)           0.050    -0.415    sigma/Result_mul[19]_590[10]
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.828    -0.845    sigma/clk_out1
    SLICE_X65Y134        FDRE                                         r  sigma/C_reg[19][10]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.080    -0.513    
    SLICE_X65Y134        FDRE (Hold_fdre_C_D)         0.047    -0.466    sigma/C_reg[19][10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[40][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.141ns (73.931%)  route 0.050ns (26.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.553    -0.611    sigma/Mat_mul55/clk_out1
    SLICE_X64Y129        FDCE                                         r  sigma/Mat_mul55/C_reg[40][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  sigma/Mat_mul55/C_reg[40][3]/Q
                         net (fo=1, routed)           0.050    -0.420    sigma/Result_mul[40]_338[3]
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.823    -0.850    sigma/clk_out1
    SLICE_X65Y129        FDRE                                         r  sigma/C_reg[40][3]/C
                         clock pessimism              0.252    -0.598    
                         clock uncertainty            0.080    -0.518    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.047    -0.471    sigma/C_reg[40][3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[16][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[16][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (72.013%)  route 0.055ns (27.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.588    -0.576    sigma/Mat_mul55/clk_out1
    SLICE_X73Y140        FDCE                                         r  sigma/Mat_mul55/C_reg[16][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  sigma/Mat_mul55/C_reg[16][16]/Q
                         net (fo=1, routed)           0.055    -0.380    sigma/Result_mul[16]_344[16]
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.860    -0.813    sigma/clk_out1
    SLICE_X72Y140        FDRE                                         r  sigma/C_reg[16][16]/C
                         clock pessimism              0.250    -0.563    
                         clock uncertainty            0.080    -0.483    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.047    -0.436    sigma/C_reg[16][16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[15][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[15][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.587    -0.577    sigma/Mat_mul55/clk_out1
    SLICE_X73Y138        FDCE                                         r  sigma/Mat_mul55/C_reg[15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  sigma/Mat_mul55/C_reg[15][12]/Q
                         net (fo=1, routed)           0.056    -0.380    sigma/Result_mul[15]_592[12]
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.859    -0.814    sigma/clk_out1
    SLICE_X72Y138        FDRE                                         r  sigma/C_reg[15][12]/C
                         clock pessimism              0.250    -0.564    
                         clock uncertainty            0.080    -0.484    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.047    -0.437    sigma/C_reg[15][12]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[17][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[17][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.558    -0.606    sigma/Mat_mul55/clk_out1
    SLICE_X65Y135        FDCE                                         r  sigma/Mat_mul55/C_reg[17][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  sigma/Mat_mul55/C_reg[17][19]/Q
                         net (fo=1, routed)           0.056    -0.409    sigma/Result_mul[17]_546[19]
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.829    -0.844    sigma/clk_out1
    SLICE_X64Y135        FDRE                                         r  sigma/C_reg[17][19]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.080    -0.513    
    SLICE_X64Y135        FDRE (Hold_fdre_C_D)         0.047    -0.466    sigma/C_reg[17][19]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[52][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[52][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.584    -0.580    sigma/Mat_mul55/clk_out1
    SLICE_X73Y133        FDCE                                         r  sigma/Mat_mul55/C_reg[52][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  sigma/Mat_mul55/C_reg[52][10]/Q
                         net (fo=1, routed)           0.056    -0.383    sigma/Result_mul[52]_335[10]
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.854    -0.819    sigma/clk_out1
    SLICE_X72Y133        FDRE                                         r  sigma/C_reg[52][10]/C
                         clock pessimism              0.252    -0.567    
                         clock uncertainty            0.080    -0.487    
    SLICE_X72Y133        FDRE (Hold_fdre_C_D)         0.047    -0.440    sigma/C_reg[52][10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/Mat_mul55/C_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/C_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.647%)  route 0.056ns (28.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.556    -0.608    sigma/Mat_mul55/clk_out1
    SLICE_X65Y132        FDCE                                         r  sigma/Mat_mul55/C_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  sigma/Mat_mul55/C_reg[12][14]/Q
                         net (fo=1, routed)           0.056    -0.411    sigma/Result_mul[12]_345[14]
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.826    -0.847    sigma/clk_out1
    SLICE_X64Y132        FDRE                                         r  sigma/C_reg[12][14]/C
                         clock pessimism              0.252    -0.595    
                         clock uncertainty            0.080    -0.515    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.047    -0.468    sigma/C_reg[12][14]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/timeout_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/timeout_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.483ns (80.986%)  route 0.113ns (19.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y146        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/timeout_counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.346    sigma/udm/udm_controller/timeout_counter_reg_n_0_[8]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  sigma/udm/udm_controller/timeout_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.186    sigma/udm/udm_controller/timeout_counter0_carry__0_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.147 r  sigma/udm/udm_controller/timeout_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.147    sigma/udm/udm_controller/timeout_counter0_carry__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.108 r  sigma/udm/udm_controller/timeout_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.108    sigma/udm/udm_controller/timeout_counter0_carry__2_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  sigma/udm/udm_controller/timeout_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001    -0.069    sigma/udm/udm_controller/timeout_counter0_carry__3_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.004 r  sigma/udm/udm_controller/timeout_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.004    sigma/udm/udm_controller/in39[23]
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.922    -0.751    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y150        FDRE                                         r  sigma/udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.504    -0.247    
                         clock uncertainty            0.080    -0.167    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105    -0.062    sigma/udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.080     6.115    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.858    sigma/Mat_mul55/mul_reg_reg[6][50][10]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.080     6.115    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.858    sigma/Mat_mul55/mul_reg_reg[7][50][10]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[4][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[5][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[6][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[7][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[1][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[1][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[3][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[3][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[4][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[5][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[56][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[56][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[56][2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[56][2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[59][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[59][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[59][5]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[59][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[60][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[60][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[60][2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[60][2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[61][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[61][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[61][5]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[61][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[62][2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][5]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[62][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[0]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[1]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[2]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[3]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.080     6.115    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.858    sigma/Mat_mul55/mul_reg_reg[6][50][10]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.080     6.115    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.858    sigma/Mat_mul55/mul_reg_reg[7][50][10]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[4][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[5][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[6][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[7][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[1][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[1][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[3][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[3][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[4][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[5][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[56][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[56][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[56][2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[56][2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[59][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[59][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[59][5]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[59][5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[60][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[60][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[60][2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[60][2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[61][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[61][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[61][5]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[61][5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[62][2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][5]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[62][5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[0]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[1]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[2]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[3]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.080     6.115    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.858    sigma/Mat_mul55/mul_reg_reg[6][50][10]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.080     6.115    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.858    sigma/Mat_mul55/mul_reg_reg[7][50][10]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[4][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[5][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[6][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.080     6.195    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/Mat_mul55/mul_reg_reg[7][13][0]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[1][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[1][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[3][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[3][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[4][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.080     6.114    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.821    sigma/Mat_mul55/mul_reg_reg[5][50][5]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[56][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[56][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[56][2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[56][2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[59][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[59][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[59][5]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[59][5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[60][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[60][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[60][2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[60][2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[61][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[61][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[61][5]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[61][5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][2]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[62][2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][5]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.080    -0.277    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    sigma/Mat_mul55/C_reg[62][5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[0]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[1]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[2]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[3]/C
                         clock pessimism              0.504    -0.356    
                         clock uncertainty            0.080    -0.276    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    sigma/Mat_mul55/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.538    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.079     6.116    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.859    sigma/Mat_mul55/mul_reg_reg[6][50][10]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.438ns (7.399%)  route 5.482ns (92.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.100     5.509    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X34Y84         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][50][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.145     5.907    sigma/Mat_mul55/clk_out1
    SLICE_X34Y84         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][50][10]/C
                         clock pessimism              0.287     6.195    
                         clock uncertainty           -0.079     6.116    
    SLICE_X34Y84         FDCE (Recov_fdce_C_CLR)     -0.257     5.859    sigma/Mat_mul55/mul_reg_reg[7][50][10]
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.079     6.196    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.903    sigma/Mat_mul55/mul_reg_reg[4][13][0]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.079     6.196    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.903    sigma/Mat_mul55/mul_reg_reg[5][13][0]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[6][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[6][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.079     6.196    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.903    sigma/Mat_mul55/mul_reg_reg[6][13][0]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.438ns (7.347%)  route 5.524ns (92.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 5.987 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.142     5.551    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X89Y97         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[7][13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.225     5.987    sigma/Mat_mul55/clk_out1
    SLICE_X89Y97         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[7][13][0]/C
                         clock pessimism              0.287     6.275    
                         clock uncertainty           -0.079     6.196    
    SLICE_X89Y97         FDCE (Recov_fdce_C_CLR)     -0.293     5.903    sigma/Mat_mul55/mul_reg_reg[7][13][0]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[1][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[1][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.079     6.115    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.822    sigma/Mat_mul55/mul_reg_reg[1][50][5]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[3][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[3][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.079     6.115    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.822    sigma/Mat_mul55/mul_reg_reg[3][50][5]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[4][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[4][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.079     6.115    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.822    sigma/Mat_mul55/mul_reg_reg[4][50][5]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.438ns (7.462%)  route 5.432ns (92.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 5.906 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.206    -0.411    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.341    -0.070 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.382     0.312    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.097     0.409 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       5.050     5.459    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X39Y85         FDCE                                         f  sigma/Mat_mul55/mul_reg_reg[5][50][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       1.144     5.906    sigma/Mat_mul55/clk_out1
    SLICE_X39Y85         FDCE                                         r  sigma/Mat_mul55/mul_reg_reg[5][50][5]/C
                         clock pessimism              0.287     6.194    
                         clock uncertainty           -0.079     6.115    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.293     5.822    sigma/Mat_mul55/mul_reg_reg[5][50][5]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[56][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[56][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[56][2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[56][2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[59][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[59][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[59][5]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[59][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[60][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[60][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[60][2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[60][2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[61][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[61][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[61][5]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[61][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][2]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[62][2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/C_reg[62][5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.263%)  route 0.550ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.320     0.118    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y125        FDCE                                         f  sigma/Mat_mul55/C_reg[62][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.811    -0.861    sigma/Mat_mul55/clk_out1
    SLICE_X52Y125        FDCE                                         r  sigma/Mat_mul55/C_reg[62][5]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X52Y125        FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    sigma/Mat_mul55/C_reg[62][5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[0]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[1]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[2]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 sigma/clear_mat_mul_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/Mat_mul55/cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.605%)  route 0.602ns (76.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.546    -0.618    sigma/clk_out1
    SLICE_X51Y124        FDRE                                         r  sigma/clear_mat_mul_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  sigma/clear_mat_mul_reg/Q
                         net (fo=2, routed)           0.230    -0.247    sigma/Mat_mul55/clear
    SLICE_X49Y125        LUT2 (Prop_lut2_I1_O)        0.045    -0.202 f  sigma/Mat_mul55/B_REG[27][31]_i_1/O
                         net (fo=24663, routed)       0.372     0.170    sigma/Mat_mul55/B_REG[27][31]_i_1_n_0
    SLICE_X52Y126        FDCE                                         f  sigma/Mat_mul55/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=33748, routed)       0.812    -0.860    sigma/Mat_mul55/clk_out1
    SLICE_X52Y126        FDCE                                         r  sigma/Mat_mul55/cntr_reg[3]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X52Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    sigma/Mat_mul55/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.618    





