Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\fenta\Desktop\DSPC\ExProject\CPU_System.qsys --block-symbol-file --output-directory=C:\Users\fenta\Desktop\DSPC\ExProject\CPU_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ExProject/CPU_System.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_0
Progress: Adding fpga_sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module fpga_sdram
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_input_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_input_0
Progress: Adding pio_output_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_output_0
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_system [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_system
Progress: Adding timer_timestamp [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_timestamp
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU_System.fpga_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: CPU_System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU_System.pio_input_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU_System.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: CPU_System.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: CPU_System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU_System.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\fenta\Desktop\DSPC\ExProject\CPU_System.qsys --synthesis=VERILOG --output-directory=C:\Users\fenta\Desktop\DSPC\ExProject\CPU_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ExProject/CPU_System.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_0
Progress: Adding fpga_sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module fpga_sdram
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_input_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_input_0
Progress: Adding pio_output_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_output_0
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_system [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_system
Progress: Adding timer_timestamp [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_timestamp
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU_System.fpga_sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: CPU_System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU_System.pio_input_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU_System.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: CPU_System.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: CPU_System.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU_System.sysid: Time stamp will be automatically updated when this component is generated.
Info: CPU_System: Generating CPU_System "CPU_System" for QUARTUS_SYNTH
Info: cpu_0: "CPU_System" instantiated altera_nios2_gen2 "cpu_0"
Info: fpga_sdram: Starting RTL generation for module 'CPU_System_fpga_sdram'
Info: fpga_sdram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPU_System_fpga_sdram --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0002_fpga_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0002_fpga_sdram_gen//CPU_System_fpga_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_sdram: Done RTL generation for module 'CPU_System_fpga_sdram'
Info: fpga_sdram: "CPU_System" instantiated altera_avalon_new_sdram_controller "fpga_sdram"
Info: jtag_uart_0: Starting RTL generation for module 'CPU_System_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_System_jtag_uart_0 --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0003_jtag_uart_0_gen//CPU_System_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU_System_jtag_uart_0'
Info: jtag_uart_0: "CPU_System" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_1: Starting RTL generation for module 'CPU_System_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_System_onchip_memory2_1 --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0004_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0004_onchip_memory2_1_gen//CPU_System_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'CPU_System_onchip_memory2_1'
Info: onchip_memory2_1: "CPU_System" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pio_input_0: Starting RTL generation for module 'CPU_System_pio_input_0'
Info: pio_input_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_System_pio_input_0 --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0005_pio_input_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0005_pio_input_0_gen//CPU_System_pio_input_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_input_0: Done RTL generation for module 'CPU_System_pio_input_0'
Info: pio_input_0: "CPU_System" instantiated altera_avalon_pio "pio_input_0"
Info: pio_output_0: Starting RTL generation for module 'CPU_System_pio_output_0'
Info: pio_output_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_System_pio_output_0 --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0006_pio_output_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0006_pio_output_0_gen//CPU_System_pio_output_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output_0: Done RTL generation for module 'CPU_System_pio_output_0'
Info: pio_output_0: "CPU_System" instantiated altera_avalon_pio "pio_output_0"
Info: pll: "CPU_System" instantiated altera_pll "pll"
Info: sysid: "CPU_System" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_system: Starting RTL generation for module 'CPU_System_timer_system'
Info: timer_system:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_System_timer_system --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0009_timer_system_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0009_timer_system_gen//CPU_System_timer_system_component_configuration.pl  --do_build_sim=0  ]
Info: timer_system: Done RTL generation for module 'CPU_System_timer_system'
Info: timer_system: "CPU_System" instantiated altera_avalon_timer "timer_system"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU_System" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU_System_cpu_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_System_cpu_0_cpu --dir=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/fenta/AppData/Local/Temp/alt8024_7626309217968234246.dir/0012_cpu_gen//CPU_System_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.08 10:50:03 (*) Starting Nios II generation
Info: cpu: # 2019.05.08 10:50:03 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.08 10:50:04 (*)   Plaintext license not found.
Info: cpu: # 2019.05.08 10:50:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.05.08 10:50:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.08 10:50:04 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.08 10:50:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.08 10:50:07 (*)   Creating plain-text RTL
Info: cpu: # 2019.05.08 10:50:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU_System_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: fpga_sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fpga_sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/fenta/Desktop/DSPC/ExProject/CPU_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: CPU_System: Done "CPU_System" with 37 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
