$comment
	File created using the following command:
		vcd file Processor.msim.vcd -direction
$end
$date
	Tue Nov 21 22:46:50 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Processor3_vlg_vec_tst $end
$var reg 8 ! A [0:7] $end
$var reg 8 " B [0:7] $end
$var reg 1 # Clock $end
$var reg 1 $ data_in $end
$var reg 1 % Enable $end
$var reg 1 & Reset_A $end
$var reg 1 ' Reset_B $end
$var reg 1 ( Reset_FSM $end
$var wire 1 ) R1 [1] $end
$var wire 1 * R1 [2] $end
$var wire 1 + R1 [3] $end
$var wire 1 , R1 [4] $end
$var wire 1 - R1 [5] $end
$var wire 1 . R1 [6] $end
$var wire 1 / R1 [7] $end
$var wire 1 0 Student_id [1] $end
$var wire 1 1 Student_id [2] $end
$var wire 1 2 Student_id [3] $end
$var wire 1 3 Student_id [4] $end
$var wire 1 4 Student_id [5] $end
$var wire 1 5 Student_id [6] $end
$var wire 1 6 Student_id [7] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > Clock~combout $end
$var wire 1 ? Clock~clkctrl_outclk $end
$var wire 1 @ inst|Q[3]~feeder_combout $end
$var wire 1 A inst|Q[5]~feeder_combout $end
$var wire 1 B Reset_A~combout $end
$var wire 1 C inst2|yfsm.s2~feeder_combout $end
$var wire 1 D Reset_FSM~combout $end
$var wire 1 E data_in~combout $end
$var wire 1 F inst2|yfsm.s2~regout $end
$var wire 1 G inst2|yfsm.s3~feeder_combout $end
$var wire 1 H inst2|yfsm.s3~regout $end
$var wire 1 I inst2|yfsm.s4~regout $end
$var wire 1 J inst2|yfsm.s5~feeder_combout $end
$var wire 1 K inst2|yfsm.s5~regout $end
$var wire 1 L inst2|yfsm.s6~regout $end
$var wire 1 M inst2|yfsm.s7~feeder_combout $end
$var wire 1 N inst2|yfsm.s7~regout $end
$var wire 1 O inst2|yfsm.s8~feeder_combout $end
$var wire 1 P inst2|yfsm.s8~regout $end
$var wire 1 Q inst2|yfsm.s0~0_combout $end
$var wire 1 R inst2|yfsm.s0~regout $end
$var wire 1 S inst2|yfsm.s1~0_combout $end
$var wire 1 T inst2|yfsm.s1~regout $end
$var wire 1 U inst2|WideOr10~0_combout $end
$var wire 1 V inst4|process_0~1_combout $end
$var wire 1 W inst|Q[6]~feeder_combout $end
$var wire 1 X inst|Q[2]~feeder_combout $end
$var wire 1 Y inst4|process_0~3_combout $end
$var wire 1 Z inst4|process_0~2_combout $end
$var wire 1 [ inst|Q[7]~feeder_combout $end
$var wire 1 \ inst4|process_0~4_combout $end
$var wire 1 ] inst2|WideOr9~0_combout $end
$var wire 1 ^ inst4|process_0~0_combout $end
$var wire 1 _ inst4|Selector4~0_combout $end
$var wire 1 ` inst4|LessThan1~0_combout $end
$var wire 1 a inst|Q[1]~feeder_combout $end
$var wire 1 b inst4|Selector4~1_combout $end
$var wire 1 c Enable~combout $end
$var wire 1 d inst4|Selector4~2_combout $end
$var wire 1 e inst7|Mux0~2_combout $end
$var wire 1 f inst7|Mux1~0_combout $end
$var wire 1 g inst7|Mux3~0_combout $end
$var wire 1 h inst7|Mux4~2_combout $end
$var wire 1 i inst7|Mux5~2_combout $end
$var wire 1 j inst7|Mux6~2_combout $end
$var wire 1 k inst2|student_id [3] $end
$var wire 1 l inst2|student_id [2] $end
$var wire 1 m inst2|student_id [1] $end
$var wire 1 n inst2|student_id [0] $end
$var wire 1 o inst|Q [7] $end
$var wire 1 p inst|Q [6] $end
$var wire 1 q inst|Q [5] $end
$var wire 1 r inst|Q [4] $end
$var wire 1 s inst|Q [3] $end
$var wire 1 t inst|Q [2] $end
$var wire 1 u inst|Q [1] $end
$var wire 1 v inst|Q [0] $end
$var wire 1 w A~combout [0] $end
$var wire 1 x A~combout [1] $end
$var wire 1 y A~combout [2] $end
$var wire 1 z A~combout [3] $end
$var wire 1 { A~combout [4] $end
$var wire 1 | A~combout [5] $end
$var wire 1 } A~combout [6] $end
$var wire 1 ~ A~combout [7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010111 !
b1001001 "
0#
1$
1%
1&
1'
1(
1/
0.
0-
1,
0+
0*
0)
06
05
14
03
02
11
00
x7
08
19
x:
1;
1<
1=
0>
0?
0@
0A
1B
0C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
0R
1S
0T
0U
0V
1W
1X
0Y
0Z
0[
0\
1]
0^
0_
0`
1a
0b
1c
0d
0e
0f
0g
1h
0i
0j
zn
0m
zl
zk
0v
0u
0t
0s
0r
0q
0p
0o
1~
1}
1|
0{
1z
0y
1x
0w
$end
#5000
1#
1>
1?
07
1v
1u
1t
1p
1T
1R
1r
1b
1`
1Z
1Y
1^
0]
1U
1C
0S
1d
1\
1j
0h
1f
0`
0^
1V
1_
0d
1-
1)
16
04
0,
0/
01
1d
0-
0)
1,
1/
1-
1)
0,
0/
#10000
0#
0>
0?
17
#15000
1#
1>
1?
07
0T
1F
0U
0C
1G
1i
1h
1g
1e
0V
15
14
13
10
#20000
0#
0>
0?
17
#25000
1#
1>
1?
07
1H
0F
0G
#30000
0#
0>
0?
17
#35000
1#
1>
1?
07
1I
0H
0j
0i
1m
0e
1U
1J
1]
0g
0f
0h
1`
1^
0\
06
05
00
0_
03
04
11
#40000
0#
0>
0?
17
#45000
1#
1>
1?
07
1K
0I
1h
0m
1e
0U
0J
0e
14
10
00
#50000
0#
0>
0?
17
#55000
1#
1>
1?
07
1L
0K
1j
1i
1m
1M
1g
1f
0b
16
15
0d
13
01
0-
0)
1,
1/
#60000
0#
0>
0?
17
#65000
1#
1>
1?
07
1N
0L
1U
1O
0j
0i
0m
0M
1e
1b
1V
06
05
1d
1_
10
1-
1)
0,
0/
#70000
0#
0>
0?
17
#75000
1#
1>
1?
07
1P
0N
0`
0^
0Z
0Y
0Q
0U
0O
0_
0e
0V
0d
00
0-
0)
1,
1/
#80000
0#
0>
0?
17
#85000
1#
1>
1?
07
0R
0P
1S
0g
0f
1`
1^
1Z
1Y
1Q
1d
03
11
1-
1)
0,
0/
#90000
0#
0>
0?
17
#95000
1#
1>
1?
07
1T
1R
0]
1U
1C
0S
1j
0h
1f
0`
0^
1\
1V
0d
1_
16
04
01
1d
0-
0)
1,
1/
1-
1)
0,
0/
#100000
0#
0>
0?
17
#105000
1#
1>
1?
07
0T
1F
0U
0C
1G
1i
1h
1g
1e
0V
15
14
13
10
#110000
0#
0>
0?
17
#115000
1#
1>
1?
07
1H
0F
0G
#120000
0#
0>
0?
17
#125000
1#
1>
1?
07
1I
0H
0j
0i
1m
0e
1U
1J
1]
0g
0f
0h
1`
1^
0\
06
05
00
0_
03
04
11
#130000
0#
0>
0?
17
#135000
1#
1>
1?
07
1K
0I
1h
0m
1e
0U
0J
0e
14
10
00
#140000
0#
0>
0?
17
#145000
1#
1>
1?
07
1L
0K
1j
1i
1m
1M
1g
1f
0b
16
15
0d
13
01
0-
0)
1,
1/
#150000
0#
0>
0?
17
#155000
1#
1>
1?
07
1N
0L
1U
1O
0j
0i
0m
0M
1e
1b
1V
06
05
1d
1_
10
1-
1)
0,
0/
#160000
