DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_1"
duLibraryName "RS232_test"
duName "serialPortReceiverParity_tester"
elements [
(GiElement
name "g_DATA_BIT_NB"
type "integer"
value "g_DATA_BIT_NB"
)
(GiElement
name "g_CLOCK_FREQUENCY"
type "real"
value "g_CLOCK_FREQUENCY"
)
(GiElement
name "g_BAUD_RATE"
type "real"
value "g_BAUD_RATE"
)
]
mwi 0
uid 143,0
)
(Instance
name "U_0"
duLibraryName "RS232"
duName "serialPortReceiverParity"
elements [
(GiElement
name "g_BAUD_RATE_DIVIDE"
type "positive"
value "integer(g_CLOCK_FREQUENCY / g_BAUD_RATE)"
)
(GiElement
name "g_DATA_BIT_NB"
type "positive"
value "g_DATA_BIT_NB"
)
(GiElement
name "g_LSB_FIRST"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 467,0
)
(Instance
name "U_2"
duLibraryName "Gates"
duName "or2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 489,0
)
(Instance
name "U_3"
duLibraryName "Gates"
duName "logic1"
elements [
]
mwi 0
uid 536,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2023.4 Built on 6 Oct 2023 at 01:57:26"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@receiver@parity_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@receiver@parity_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@receiver@parity_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds\\serialPortReceiverParity_tb"
)
(vvPair
variable "date"
value "11.03.2025"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "serialPortReceiverParity_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "remy.borgeat"
)
(vvPair
variable "graphical_source_date"
value "11.03.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10993"
)
(vvPair
variable "graphical_source_time"
value "08:31:52"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10993"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "RS232_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Libs/RS232_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/RS232_test"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "serialPortReceiverParity_tb"
)
(vvPair
variable "month"
value "mars"
)
(vvPair
variable "month_long"
value "mars"
)
(vvPair
variable "p"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@receiver@parity_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\remy.borgeat\\Documents\\git\\Projects\\Clearspace\\fpga\\Prefs\\..\\Libs\\RS232_test\\hds\\serialPortReceiverParity_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:31:52"
)
(vvPair
variable "unit"
value "serialPortReceiverParity_tb"
)
(vvPair
variable "user"
value "remy.borgeat"
)
(vvPair
variable "version"
value "2023.4 Built on 6 Oct 2023 at 01:57:26"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,48000,48700,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,44000,58800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,47000,51100,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 143,0
shape (Rectangle
uid 144,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,30000,61000,40000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 145,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 146,0
va (VaSet
font "Verdana,9,1"
)
xt "12500,33200,19500,34400"
st "RS232_test"
blo "12500,34200"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 147,0
va (VaSet
font "Verdana,9,1"
)
xt "12500,34400,30300,35600"
st "serialPortReceiverParity_tester"
blo "12500,35400"
tm "BlkNameMgr"
)
*15 (Text
uid 148,0
va (VaSet
font "Verdana,9,1"
)
xt "12500,35600,15000,36800"
st "U_1"
blo "12500,36600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 149,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 150,0
text (MLText
uid 151,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,40600,40000,43000"
st "g_DATA_BIT_NB     = g_DATA_BIT_NB        ( integer )  
g_CLOCK_FREQUENCY = g_CLOCK_FREQUENCY    ( real    )  
g_BAUD_RATE       = g_BAUD_RATE          ( real    )  "
)
header ""
)
elements [
(GiElement
name "g_DATA_BIT_NB"
type "integer"
value "g_DATA_BIT_NB"
)
(GiElement
name "g_CLOCK_FREQUENCY"
type "real"
value "g_CLOCK_FREQUENCY"
)
(GiElement
name "g_BAUD_RATE"
type "real"
value "g_BAUD_RATE"
)
]
)
viewicon (ZoomableIcon
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "11250,38250,12750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 153,0
decl (Decl
n "byteError"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 154,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-3800,20500,-3000"
st "SIGNAL byteError      : std_ulogic"
)
)
*17 (Net
uid 169,0
decl (Decl
n "byte"
t "std_ulogic_vector"
b "(g_DATA_BIT_NB-1 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 170,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-4600,37500,-3800"
st "SIGNAL byte           : std_ulogic_vector(g_DATA_BIT_NB-1 DOWNTO 0)"
)
)
*18 (Net
uid 177,0
lang 11
decl (Decl
n "RxD"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 178,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-5400,20500,-4600"
st "SIGNAL RxD            : std_ulogic"
)
)
*19 (Net
uid 185,0
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 186,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-2200,20500,-1400"
st "SIGNAL clock          : std_ulogic"
)
)
*20 (Net
uid 193,0
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 194,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,1000,20500,1800"
st "SIGNAL reset          : std_ulogic"
)
)
*21 (Net
uid 288,0
decl (Decl
n "byteReceived"
t "std_ulogic"
o 2
suid 7,0
)
declText (MLText
uid 289,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-3000,20500,-2200"
st "SIGNAL byteReceived   : std_ulogic"
)
)
*22 (SaComponent
uid 467,0
optionalChildren [
*23 (CptPort
uid 431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,14625,21000,15375"
)
tg (CPTG
uid 433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
font "Verdana,12,0"
)
xt "22000,14300,25900,15700"
st "i_rxd"
blo "22000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_rxd"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*24 (CptPort
uid 435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,20625,21000,21375"
)
tg (CPTG
uid 437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 438,0
va (VaSet
font "Verdana,12,0"
)
xt "22000,20300,25800,21700"
st "clock"
blo "22000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*25 (CptPort
uid 439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,11625,47750,12375"
)
tg (CPTG
uid 441,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 442,0
va (VaSet
font "Verdana,12,0"
)
xt "40800,11300,46000,12700"
st "o_byte"
ju 2
blo "46000,12500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o_byte"
t "std_ulogic_vector"
b "(g_DATA_BIT_NB-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*26 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,13625,47750,14375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
font "Verdana,12,0"
)
xt "33900,13300,46000,14700"
st "o_byte_received"
ju 2
blo "46000,14500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o_byte_received"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*27 (CptPort
uid 447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,22625,21000,23375"
)
tg (CPTG
uid 449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 450,0
va (VaSet
font "Verdana,12,0"
)
xt "22000,22300,26100,23700"
st "reset"
blo "22000,23500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 6,0
)
)
)
*28 (CptPort
uid 451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 452,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,10250,33375,11000"
)
tg (CPTG
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 454,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "32300,11000,33700,21700"
st "o_parity_error"
ju 2
blo "33500,11000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o_parity_error"
t "std_ulogic"
eolc "Pulses at the end of receiving to indicate bad parity"
o 6
suid 7,0
)
)
)
*29 (CptPort
uid 455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,15625,47750,16375"
)
tg (CPTG
uid 457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 458,0
va (VaSet
font "Verdana,12,0"
)
xt "37200,15300,46000,16700"
st "o_receiving"
ju 2
blo "46000,16500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_receiving"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*30 (CptPort
uid 459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,12625,21000,13375"
)
tg (CPTG
uid 461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
font "Verdana,12,0"
)
xt "22000,12300,28300,13700"
st "i_rxd_en"
blo "22000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_rxd_en"
t "std_ulogic"
o 8
suid 9,0
)
)
)
*31 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,10250,31375,11000"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 466,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30300,11000,31700,21700"
st "o_frame_error"
ju 2
blo "31500,11000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_frame_error"
t "std_ulogic"
eolc "Pulses at the end of receiving to indicate bad stop bit"
o 9
suid 10,0
)
)
)
]
shape (Rectangle
uid 468,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,11000,47000,24000"
)
oxt "24000,12000,50000,25000"
ttg (MlTextGroup
uid 469,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 470,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,19800,31500,21000"
st "RS232"
blo "27800,20800"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 471,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,21000,41900,22200"
st "serialPortReceiverParity"
blo "27800,22000"
tm "CptNameMgr"
)
*34 (Text
uid 472,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,22200,30300,23400"
st "U_0"
blo "27800,23200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 473,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 474,0
text (MLText
uid 475,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,24600,63500,27000"
st "g_BAUD_RATE_DIVIDE = integer(g_CLOCK_FREQUENCY / g_BAUD_RATE)    ( positive   )  
g_DATA_BIT_NB      = g_DATA_BIT_NB                               ( positive   )  
g_LSB_FIRST        = '1'                                         ( std_ulogic )  
"
)
header ""
)
elements [
(GiElement
name "g_BAUD_RATE_DIVIDE"
type "positive"
value "integer(g_CLOCK_FREQUENCY / g_BAUD_RATE)"
)
(GiElement
name "g_DATA_BIT_NB"
type "positive"
value "g_DATA_BIT_NB"
)
(GiElement
name "g_LSB_FIRST"
type "std_ulogic"
value "'1'"
)
]
)
viewicon (ZoomableIcon
uid 476,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,22250,22750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*35 (SaComponent
uid 489,0
optionalChildren [
*36 (CptPort
uid 477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 478,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37441,2625,38191,3375"
)
tg (CPTG
uid 479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 480,0
va (VaSet
isHidden 1
)
xt "38413,2250,40713,3450"
st "in1"
blo "38413,3250"
)
s (Text
uid 499,0
va (VaSet
isHidden 1
)
xt "38413,3450,38413,3450"
blo "38413,3450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*37 (CptPort
uid 481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 482,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37440,6625,38190,7375"
)
tg (CPTG
uid 483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 484,0
va (VaSet
isHidden 1
)
xt "38413,6250,40713,7450"
st "in2"
blo "38413,7250"
)
s (Text
uid 500,0
va (VaSet
isHidden 1
)
xt "38413,7450,38413,7450"
blo "38413,7450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*38 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42000,4625,42750,5375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
isHidden 1
)
xt "38000,4250,41000,5450"
st "out1"
ju 2
blo "41000,5250"
)
s (Text
uid 501,0
va (VaSet
isHidden 1
)
xt "41000,5450,41000,5450"
ju 2
blo "41000,5450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (Or
uid 490,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,2000,42000,8000"
)
showPorts 0
oxt "35000,14000,42000,20000"
ttg (MlTextGroup
uid 491,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 492,0
va (VaSet
font "Verdana,8,1"
)
xt "38600,7700,41700,8700"
st "Gates"
blo "38600,8500"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 493,0
va (VaSet
font "Verdana,8,1"
)
xt "38600,8700,40800,9700"
st "or2"
blo "38600,9500"
tm "CptNameMgr"
)
*41 (Text
uid 494,0
va (VaSet
font "Verdana,8,1"
)
xt "38600,9700,41100,10700"
st "U_2"
blo "38600,10500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 495,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 496,0
text (MLText
uid 497,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "38000,10600,52100,11600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 498,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,6250,39750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*42 (Net
uid 502,0
lang 11
decl (Decl
n "o_frame_error"
t "std_ulogic"
eolc "Pulses at the end of receiving to indicate bad stop bit"
o 7
suid 8,0
)
declText (MLText
uid 503,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-600,50500,200"
st "SIGNAL o_frame_error  : std_ulogic -- Pulses at the end of receiving to indicate bad stop bit"
)
)
*43 (Net
uid 508,0
decl (Decl
n "o_parity_error"
t "std_ulogic"
eolc "Pulses at the end of receiving to indicate bad parity"
o 8
suid 9,0
)
declText (MLText
uid 509,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,200,49500,1000"
st "SIGNAL o_parity_error : std_ulogic -- Pulses at the end of receiving to indicate bad parity"
)
)
*44 (SaComponent
uid 536,0
optionalChildren [
*45 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "18625,9000,19375,9750"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
isHidden 1
)
xt "20000,8000,24400,9200"
st "logic_1"
blo "20000,9000"
)
s (Text
uid 546,0
va (VaSet
)
xt "20000,9200,20000,9200"
blo "20000,9200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 537,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,3000,21000,9000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 538,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 539,0
va (VaSet
font "Verdana,8,1"
)
xt "15910,6700,19010,7700"
st "Gates"
blo "15910,7500"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 540,0
va (VaSet
font "Verdana,8,1"
)
xt "15910,7700,19410,8700"
st "logic1"
blo "15910,8500"
tm "CptNameMgr"
)
*48 (Text
uid 541,0
va (VaSet
font "Verdana,8,1"
)
xt "15910,8700,18410,9700"
st "U_3"
blo "15910,9500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 542,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 543,0
text (MLText
uid 544,0
va (VaSet
font "Verdana,8,0"
)
xt "16000,11600,16000,11600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 545,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,7250,17750,8750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*49 (Net
uid 547,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 9
suid 10,0
)
declText (MLText
uid 548,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,-1400,20500,-600"
st "SIGNAL logic_1        : std_uLogic"
)
)
*50 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "42000,5000,60000,30000"
pts [
"42000,5000"
"60000,5000"
"60000,30000"
]
)
start &38
end &12
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "43750,3800,49150,5000"
st "byteError"
blo "43750,4800"
tm "WireNameMgr"
)
)
on &16
)
*51 (Wire
uid 163,0
shape (OrthoPolyLine
uid 164,0
va (VaSet
vasetType 3
)
xt "47750,14000,53000,30000"
pts [
"47750,14000"
"53000,14000"
"53000,30000"
]
)
start &26
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "49750,12800,57950,14000"
st "byteReceived"
blo "49750,13800"
tm "WireNameMgr"
)
)
on &21
)
*52 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
)
xt "47750,12000,55000,30000"
pts [
"47750,12000"
"55000,12000"
"55000,30000"
]
)
start &25
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "49750,10800,52650,12000"
st "byte"
blo "49750,11800"
tm "WireNameMgr"
)
)
on &17
)
*53 (Wire
uid 179,0
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
)
xt "16000,15000,20250,30000"
pts [
"16000,30000"
"16000,15000"
"20250,15000"
]
)
start &12
end &23
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
ro 270
va (VaSet
)
xt "14800,26000,16000,28800"
st "RxD"
blo "15800,28800"
tm "WireNameMgr"
)
)
on &18
)
*54 (Wire
uid 187,0
shape (OrthoPolyLine
uid 188,0
va (VaSet
vasetType 3
)
xt "19000,21000,20250,30000"
pts [
"19000,30000"
"19000,21000"
"20250,21000"
]
)
start &12
end &24
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
ro 270
va (VaSet
)
xt "17800,26000,19000,29400"
st "clock"
blo "18800,29400"
tm "WireNameMgr"
)
)
on &19
)
*55 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
)
xt "20000,23000,20250,30000"
pts [
"20000,30000"
"20000,23000"
"20250,23000"
]
)
start &12
end &27
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
ro 270
va (VaSet
)
xt "18800,26000,20000,29300"
st "reset"
blo "19800,29300"
tm "WireNameMgr"
)
)
on &20
)
*56 (Wire
uid 504,0
shape (OrthoPolyLine
uid 505,0
va (VaSet
vasetType 3
)
xt "31000,3000,38191,10250"
pts [
"31000,10250"
"31000,3000"
"38191,3000"
]
)
start &31
end &36
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
ro 270
va (VaSet
)
xt "29800,1250,31000,9650"
st "o_frame_error"
blo "30800,9650"
tm "WireNameMgr"
)
)
on &42
)
*57 (Wire
uid 510,0
shape (OrthoPolyLine
uid 511,0
va (VaSet
vasetType 3
)
xt "33000,7000,38190,10250"
pts [
"33000,10250"
"33000,7000"
"38190,7000"
]
)
start &28
end &37
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
ro 270
va (VaSet
)
xt "31800,250,33000,8750"
st "o_parity_error"
blo "32800,8750"
tm "WireNameMgr"
)
)
on &43
)
*58 (Wire
uid 549,0
shape (OrthoPolyLine
uid 550,0
va (VaSet
vasetType 3
)
xt "19000,9000,20250,13000"
pts [
"19000,9000"
"19000,13000"
"20250,13000"
]
)
start &45
end &30
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 552,0
ro 270
va (VaSet
isHidden 1
)
xt "17800,6600,19000,11000"
st "logic_1"
blo "18800,11000"
tm "WireNameMgr"
)
s (Text
ro 270
va (VaSet
isHidden 1
)
xt "19000,11000,19000,11000"
blo "19000,11000"
tm "SignalTypeMgr"
)
)
on &49
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *59 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*61 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*63 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*64 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*65 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*66 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*67 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*68 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1912,-8,3848,1048"
viewArea "-29356,1639,75259,56764"
cachedDiagramExtent "0,-9000,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 554,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*70 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*71 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*73 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*74 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*76 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*77 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*79 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*80 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*82 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*83 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*85 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*87 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*89 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "0,-9000,7400,-7800"
st "Declarations"
blo "0,-8000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "0,-7800,3700,-6600"
st "Ports:"
blo "0,-6800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "0,-9000,5200,-7800"
st "Pre User:"
blo "0,-8000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-9000,0,-9000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "0,-6600,9500,-5400"
st "Diagram Signals:"
blo "0,-5600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "0,-9000,6400,-7800"
st "Post User:"
blo "0,-8000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-9000,0,-9000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 10,0
usingSuid 1
emptyRow *90 (LEmptyRow
)
uid 54,0
optionalChildren [
*91 (RefLabelRowHdr
)
*92 (TitleRowHdr
)
*93 (FilterRowHdr
)
*94 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*95 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*96 (GroupColHdr
tm "GroupColHdrMgr"
)
*97 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*98 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*99 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*100 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*101 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*102 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "byteError"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 201,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "byte"
t "std_ulogic_vector"
b "(g_DATA_BIT_NB-1 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 205,0
)
*105 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RxD"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 207,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 209,0
)
*107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 211,0
)
*108 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "byteReceived"
t "std_ulogic"
o 2
suid 7,0
)
)
uid 290,0
)
*109 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "o_frame_error"
t "std_ulogic"
eolc "Pulses at the end of receiving to indicate bad stop bit"
o 7
suid 8,0
)
)
uid 514,0
)
*110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o_parity_error"
t "std_ulogic"
eolc "Pulses at the end of receiving to indicate bad parity"
o 8
suid 9,0
)
)
uid 516,0
)
*111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 9
suid 10,0
)
)
uid 553,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*112 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *113 (MRCItem
litem &90
pos 9
dimension 20
)
uid 69,0
optionalChildren [
*114 (MRCItem
litem &91
pos 0
dimension 20
uid 70,0
)
*115 (MRCItem
litem &92
pos 1
dimension 23
uid 71,0
)
*116 (MRCItem
litem &93
pos 2
hidden 1
dimension 20
uid 72,0
)
*117 (MRCItem
litem &103
pos 0
dimension 20
uid 202,0
)
*118 (MRCItem
litem &104
pos 1
dimension 20
uid 206,0
)
*119 (MRCItem
litem &105
pos 2
dimension 20
uid 208,0
)
*120 (MRCItem
litem &106
pos 3
dimension 20
uid 210,0
)
*121 (MRCItem
litem &107
pos 4
dimension 20
uid 212,0
)
*122 (MRCItem
litem &108
pos 5
dimension 20
uid 291,0
)
*123 (MRCItem
litem &109
pos 6
dimension 20
uid 515,0
)
*124 (MRCItem
litem &110
pos 7
dimension 20
uid 517,0
)
*125 (MRCItem
litem &111
pos 8
dimension 20
uid 554,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*126 (MRCItem
litem &94
pos 0
dimension 20
uid 74,0
)
*127 (MRCItem
litem &96
pos 1
dimension 50
uid 75,0
)
*128 (MRCItem
litem &97
pos 2
dimension 100
uid 76,0
)
*129 (MRCItem
litem &98
pos 3
dimension 50
uid 77,0
)
*130 (MRCItem
litem &99
pos 4
dimension 100
uid 78,0
)
*131 (MRCItem
litem &100
pos 5
dimension 100
uid 79,0
)
*132 (MRCItem
litem &101
pos 6
dimension 50
uid 80,0
)
*133 (MRCItem
litem &102
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *134 (LEmptyRow
)
uid 83,0
optionalChildren [
*135 (RefLabelRowHdr
)
*136 (TitleRowHdr
)
*137 (FilterRowHdr
)
*138 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*139 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*140 (GroupColHdr
tm "GroupColHdrMgr"
)
*141 (NameColHdr
tm "GenericNameColHdrMgr"
)
*142 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*143 (InitColHdr
tm "GenericValueColHdrMgr"
)
*144 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*145 (EolColHdr
tm "GenericEolColHdrMgr"
)
*146 (LogGeneric
generic (GiElement
name "g_DATA_BIT_NB"
type "integer"
value "8"
)
uid 213,0
)
*147 (LogGeneric
generic (GiElement
name "g_CLOCK_FREQUENCY"
type "real"
value "60.0E6"
)
uid 215,0
)
*148 (LogGeneric
generic (GiElement
name "g_BAUD_RATE"
type "real"
value "1.0E6"
)
uid 217,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*149 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *150 (MRCItem
litem &134
pos 3
dimension 20
)
uid 97,0
optionalChildren [
*151 (MRCItem
litem &135
pos 0
dimension 20
uid 98,0
)
*152 (MRCItem
litem &136
pos 1
dimension 23
uid 99,0
)
*153 (MRCItem
litem &137
pos 2
hidden 1
dimension 20
uid 100,0
)
*154 (MRCItem
litem &146
pos 0
dimension 20
uid 214,0
)
*155 (MRCItem
litem &147
pos 1
dimension 20
uid 216,0
)
*156 (MRCItem
litem &148
pos 2
dimension 20
uid 218,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*157 (MRCItem
litem &138
pos 0
dimension 20
uid 102,0
)
*158 (MRCItem
litem &140
pos 1
dimension 50
uid 103,0
)
*159 (MRCItem
litem &141
pos 2
dimension 100
uid 104,0
)
*160 (MRCItem
litem &142
pos 3
dimension 100
uid 105,0
)
*161 (MRCItem
litem &143
pos 4
dimension 50
uid 106,0
)
*162 (MRCItem
litem &144
pos 5
dimension 50
uid 107,0
)
*163 (MRCItem
litem &145
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag:GEN"
)
