$date
	Thu Sep  8 15:33:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! pedge [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$scope module inst $end
$var wire 1 " clk $end
$var wire 8 $ in [7:0] $end
$var wire 8 % pedge [7:0] $end
$var reg 8 & in_next [7:0] $end
$var reg 8 ' in_reg [7:0] $end
$var reg 8 ( pedge_next [7:0] $end
$var reg 8 ) pedge_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#4000
1"
#8000
0"
#10000
b10010000 (
b10010000 &
b10010000 #
b10010000 $
#12000
b0 (
b10010000 !
b10010000 %
b10010000 )
b10010000 '
1"
#16000
0"
#20000
b100 !
b100 %
b100 )
b10010100 '
b0 (
b10010100 &
1"
b10010100 #
b10010100 $
#24000
0"
#28000
b0 !
b0 %
b0 )
1"
#30000
