Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 16 12:27:24 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Mux_8to1_timing_summary_routed.rpt -pb Mux_8to1_timing_summary_routed.pb -rpx Mux_8to1_timing_summary_routed.rpx -warn_on_violation
| Design       : Mux_8to1
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i0[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 5.019ns (46.263%)  route 5.830ns (53.737%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i0[0] (IN)
                         net (fo=0)                   0.000     0.000    i0[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  i0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.102     3.083    i0_IBUF[0]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.207 r  out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.207    m1[0]
    SLICE_X85Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     3.419 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.728     7.147    out_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.702    10.849 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.849    out[0]
    L4                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 5.030ns (48.327%)  route 5.378ns (51.673%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  i0[1] (IN)
                         net (fo=0)                   0.000     0.000    i0[1]
    AB9                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  i0_IBUF[1]_inst/O
                         net (fo=1, routed)           1.875     2.870    i0_IBUF[1]
    SLICE_X84Y70         LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.994    m1[1]
    SLICE_X84Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     3.203 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.503     6.706    out_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.701    10.407 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.407    out[1]
    M4                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 5.074ns (51.362%)  route 4.805ns (48.638%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    U2                   IBUF (Prop_ibuf_I_O)         0.988     0.988 r  s0_IBUF_inst/O
                         net (fo=8, routed)           1.856     2.845    s0_IBUF
    SLICE_X85Y70         LUT6 (Prop_lut6_I4_O)        0.124     2.969 r  out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.969    m2[2]
    SLICE_X85Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     3.214 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.949     6.162    out_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.717     9.879 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.879    out[2]
    M2                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0[3]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.804ns  (logic 5.061ns (51.623%)  route 4.743ns (48.377%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  i0[3] (IN)
                         net (fo=0)                   0.000     0.000    i0[3]
    AB7                  IBUF (Prop_ibuf_I_O)         0.998     0.998 r  i0_IBUF[3]_inst/O
                         net (fo=1, routed)           2.109     3.106    i0_IBUF[3]
    SLICE_X84Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.230 r  out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.230    m1[3]
    SLICE_X84Y70         MUXF7 (Prop_muxf7_I0_O)      0.241     3.471 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634     6.105    out_OBUF[3]
    N7                   OBUF (Prop_obuf_I_O)         3.698     9.804 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.804    out[3]
    N7                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i6[3]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.612ns (57.223%)  route 1.205ns (42.777%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  i6[3] (IN)
                         net (fo=0)                   0.000     0.000    i6[3]
    U3                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  i6_IBUF[3]_inst/O
                         net (fo=1, routed)           0.465     0.669    i6_IBUF[3]
    SLICE_X84Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.714 r  out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.714    m2[3]
    SLICE_X84Y70         MUXF7 (Prop_muxf7_I1_O)      0.075     0.789 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.740     1.529    out_OBUF[3]
    N7                   OBUF (Prop_obuf_I_O)         1.288     2.817 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.817    out[3]
    N7                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i4[2]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.661ns (58.064%)  route 1.200ns (41.936%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  i4[2] (IN)
                         net (fo=0)                   0.000     0.000    i4[2]
    AB3                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i4_IBUF[2]_inst/O
                         net (fo=1, routed)           0.349     0.585    i4_IBUF[2]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.630 r  out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.630    m2[2]
    SLICE_X85Y70         MUXF7 (Prop_muxf7_I1_O)      0.074     0.704 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.851     1.555    out_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         1.306     2.861 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.861    out[2]
    M2                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i4[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.636ns (51.620%)  route 1.534ns (48.380%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  i4[1] (IN)
                         net (fo=0)                   0.000     0.000    i4[1]
    AB2                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i4_IBUF[1]_inst/O
                         net (fo=1, routed)           0.404     0.639    i4_IBUF[1]
    SLICE_X84Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.684 r  out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.684    m2[1]
    SLICE_X84Y70         MUXF7 (Prop_muxf7_I1_O)      0.064     0.748 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.130     1.878    out_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         1.292     3.170 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.170    out[1]
    M4                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i5[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.243ns  (logic 1.625ns (50.119%)  route 1.618ns (49.881%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  i5[0] (IN)
                         net (fo=0)                   0.000     0.000    i5[0]
    Y4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i5_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.599    i5_IBUF[0]
    SLICE_X85Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.644 r  out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.644    m2[0]
    SLICE_X85Y70         MUXF7 (Prop_muxf7_I1_O)      0.065     0.709 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.243     1.952    out_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         1.291     3.243 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.243    out[0]
    L4                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





