// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MatchCalculator_L5PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.505500,HLS_SYN_LAT=113,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=1476,HLS_SYN_LUT=6042,HLS_VERSION=2020_1}" *)

module MatchCalculator_L5PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        match_0_dataarray_data_V_address0,
        match_0_dataarray_data_V_ce0,
        match_0_dataarray_data_V_q0,
        match_1_dataarray_data_V_address0,
        match_1_dataarray_data_V_ce0,
        match_1_dataarray_data_V_q0,
        match_2_dataarray_data_V_address0,
        match_2_dataarray_data_V_ce0,
        match_2_dataarray_data_V_q0,
        match_3_dataarray_data_V_address0,
        match_3_dataarray_data_V_ce0,
        match_3_dataarray_data_V_q0,
        match_4_dataarray_data_V_address0,
        match_4_dataarray_data_V_ce0,
        match_4_dataarray_data_V_q0,
        match_5_dataarray_data_V_address0,
        match_5_dataarray_data_V_ce0,
        match_5_dataarray_data_V_q0,
        match_6_dataarray_data_V_address0,
        match_6_dataarray_data_V_ce0,
        match_6_dataarray_data_V_q0,
        match_7_dataarray_data_V_address0,
        match_7_dataarray_data_V_ce0,
        match_7_dataarray_data_V_q0,
        match_0_nentries_0_V,
        match_0_nentries_1_V,
        match_1_nentries_0_V,
        match_1_nentries_1_V,
        match_2_nentries_0_V,
        match_2_nentries_1_V,
        match_3_nentries_0_V,
        match_3_nentries_1_V,
        match_4_nentries_0_V,
        match_4_nentries_1_V,
        match_5_nentries_0_V,
        match_5_nentries_1_V,
        match_6_nentries_0_V,
        match_6_nentries_1_V,
        match_7_nentries_0_V,
        match_7_nentries_1_V,
        allstub_dataarray_data_V_address0,
        allstub_dataarray_data_V_ce0,
        allstub_dataarray_data_V_q0,
        allproj_dataarray_data_V_address0,
        allproj_dataarray_data_V_ce0,
        allproj_dataarray_data_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        fullmatch_0_dataarray_data_V_address0,
        fullmatch_0_dataarray_data_V_ce0,
        fullmatch_0_dataarray_data_V_we0,
        fullmatch_0_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] match_0_dataarray_data_V_address0;
output   match_0_dataarray_data_V_ce0;
input  [13:0] match_0_dataarray_data_V_q0;
output  [7:0] match_1_dataarray_data_V_address0;
output   match_1_dataarray_data_V_ce0;
input  [13:0] match_1_dataarray_data_V_q0;
output  [7:0] match_2_dataarray_data_V_address0;
output   match_2_dataarray_data_V_ce0;
input  [13:0] match_2_dataarray_data_V_q0;
output  [7:0] match_3_dataarray_data_V_address0;
output   match_3_dataarray_data_V_ce0;
input  [13:0] match_3_dataarray_data_V_q0;
output  [7:0] match_4_dataarray_data_V_address0;
output   match_4_dataarray_data_V_ce0;
input  [13:0] match_4_dataarray_data_V_q0;
output  [7:0] match_5_dataarray_data_V_address0;
output   match_5_dataarray_data_V_ce0;
input  [13:0] match_5_dataarray_data_V_q0;
output  [7:0] match_6_dataarray_data_V_address0;
output   match_6_dataarray_data_V_ce0;
input  [13:0] match_6_dataarray_data_V_q0;
output  [7:0] match_7_dataarray_data_V_address0;
output   match_7_dataarray_data_V_ce0;
input  [13:0] match_7_dataarray_data_V_q0;
input  [6:0] match_0_nentries_0_V;
input  [6:0] match_0_nentries_1_V;
input  [6:0] match_1_nentries_0_V;
input  [6:0] match_1_nentries_1_V;
input  [6:0] match_2_nentries_0_V;
input  [6:0] match_2_nentries_1_V;
input  [6:0] match_3_nentries_0_V;
input  [6:0] match_3_nentries_1_V;
input  [6:0] match_4_nentries_0_V;
input  [6:0] match_4_nentries_1_V;
input  [6:0] match_5_nentries_0_V;
input  [6:0] match_5_nentries_1_V;
input  [6:0] match_6_nentries_0_V;
input  [6:0] match_6_nentries_1_V;
input  [6:0] match_7_nentries_0_V;
input  [6:0] match_7_nentries_1_V;
output  [9:0] allstub_dataarray_data_V_address0;
output   allstub_dataarray_data_V_ce0;
input  [35:0] allstub_dataarray_data_V_q0;
output  [9:0] allproj_dataarray_data_V_address0;
output   allproj_dataarray_data_V_ce0;
input  [57:0] allproj_dataarray_data_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] fullmatch_0_dataarray_data_V_address0;
output   fullmatch_0_dataarray_data_V_ce0;
output   fullmatch_0_dataarray_data_V_we0;
output  [51:0] fullmatch_0_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg match_0_dataarray_data_V_ce0;
reg match_1_dataarray_data_V_ce0;
reg match_2_dataarray_data_V_ce0;
reg match_3_dataarray_data_V_ce0;
reg match_4_dataarray_data_V_ce0;
reg match_5_dataarray_data_V_ce0;
reg match_6_dataarray_data_V_ce0;
reg match_7_dataarray_data_V_ce0;
reg allstub_dataarray_data_V_ce0;
reg allproj_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln467_fu_2186_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
reg    bx_o_V_1_ack_in;
reg    ap_block_state8_pp0_stage0_iter6;
reg    ap_enable_reg_pp0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [3:0] LUT_matchcut_phi1_address0;
reg    LUT_matchcut_phi1_ce0;
wire   [9:0] LUT_matchcut_phi1_q0;
wire   [3:0] LUT_matchcut_z2_address0;
reg    LUT_matchcut_z2_ce0;
wire   [7:0] LUT_matchcut_z2_q0;
reg   [0:0] do_init_reg_542;
reg   [0:0] p_rewind_reg_558;
reg   [2:0] bx_V92_rewind_reg_572;
reg   [0:0] read1_0_i75_reg_586;
reg   [0:0] read2_0_i74_reg_600;
reg   [0:0] read3_0_i73_reg_614;
reg   [0:0] read4_0_i72_reg_628;
reg   [0:0] read5_0_i71_reg_642;
reg   [0:0] read6_0_i70_reg_656;
reg   [0:0] read7_0_i69_reg_670;
reg   [0:0] read8_0_i68_reg_684;
reg   [6:0] t_V_935_reg_698;
reg   [6:0] t_V32_reg_712;
reg   [6:0] t_V_731_reg_726;
reg   [6:0] t_V_130_reg_740;
reg   [6:0] t_V_629_reg_754;
reg   [6:0] t_V_228_reg_768;
reg   [6:0] t_V_527_reg_782;
reg   [6:0] t_V_326_reg_796;
reg   [6:0] t_V_425_reg_810;
reg   [0:0] p_phi_reg_824;
reg   [0:0] p_phi_reg_824_pp0_iter1_reg;
reg   [0:0] p_phi_reg_824_pp0_iter2_reg;
reg   [0:0] p_phi_reg_824_pp0_iter3_reg;
reg   [0:0] p_phi_reg_824_pp0_iter4_reg;
reg   [0:0] p_phi_reg_824_pp0_iter5_reg;
reg   [2:0] bx_V92_phi_reg_836;
reg   [2:0] bx_V92_phi_reg_836_pp0_iter1_reg;
reg   [2:0] bx_V92_phi_reg_836_pp0_iter2_reg;
reg   [2:0] bx_V92_phi_reg_836_pp0_iter3_reg;
reg   [2:0] bx_V92_phi_reg_836_pp0_iter4_reg;
reg   [0:0] inread_assign67_reg_850;
reg   [0:0] inread_assign_166_reg_864;
reg   [0:0] inread_assign_265_reg_878;
reg   [0:0] inread_assign_364_reg_892;
reg   [0:0] valid_L1_1_next63_reg_906;
reg   [0:0] valid_L1_2_next62_reg_921;
reg   [0:0] valid_L1_3_next61_reg_936;
reg   [0:0] valid_L1_4_next60_reg_951;
reg   [0:0] vA_L1_1_next_359_reg_966;
reg   [0:0] vA_L1_2_next_358_reg_981;
reg   [0:0] vA_L1_3_next_357_reg_996;
reg   [0:0] vA_L1_4_next_356_reg_1011;
reg   [0:0] valid_L1_1_next_155_reg_1026;
reg   [0:0] valid_L1_2_next_154_reg_1041;
reg   [0:0] valid_L1_3_next_153_reg_1056;
reg   [0:0] valid_L1_4_next_152_reg_1071;
reg   [0:0] sA_L1_1_next_351_reg_1086;
reg   [0:0] sA_L1_2_next_350_reg_1101;
reg   [0:0] sA_L1_3_next_349_reg_1116;
reg   [0:0] sA_L1_4_next_348_reg_1131;
reg   [0:0] sB_L1_1_next_347_reg_1146;
reg   [0:0] sB_L1_2_next_346_reg_1161;
reg   [0:0] sB_L1_3_next_345_reg_1176;
reg   [0:0] sB_L1_4_next_344_reg_1191;
reg   [0:0] sB_L2_2_next_379_reg_1206;
reg   [0:0] sB_L2_1_next_378_reg_1220;
reg   [0:0] sA_L2_2_next_377_reg_1234;
reg   [0:0] sA_L2_1_next_376_reg_1248;
reg   [0:0] inread_assign_443_reg_1262;
reg   [0:0] inread_assign_542_reg_1276;
reg   [0:0] valid_L2_1_next41_reg_1290;
reg   [0:0] valid_L2_2_next40_reg_1304;
reg   [0:0] vA_L2_1_next_139_reg_1318;
reg   [0:0] vA_L2_2_next_138_reg_1332;
reg   [0:0] valid_L2_1_next_137_reg_1346;
reg   [0:0] valid_L2_2_next_136_reg_1360;
reg   [13:0] cm_L1_1_next_data_V23_reg_1374;
reg   [13:0] cm_L1_2_next_data_V22_reg_1388;
reg   [13:0] cm_L1_3_next_data_V21_reg_1402;
reg   [13:0] cm_L1_4_next_data_V20_reg_1416;
reg   [13:0] p_Val2_319_reg_1430;
reg   [13:0] p_Val2_818_reg_1444;
reg   [13:0] p_Val2_1417_reg_1458;
reg   [13:0] p_Val2_2016_reg_1472;
reg   [13:0] cm_L1_1_next_data_V_215_reg_1486;
reg   [13:0] cm_L1_2_next_data_V_214_reg_1500;
reg   [13:0] cm_L1_3_next_data_V_213_reg_1514;
reg   [13:0] cm_L1_4_next_data_V_212_reg_1528;
reg   [13:0] cm_L2_1_next_data_V11_reg_1542;
reg   [13:0] cm_L2_2_next_data_V10_reg_1556;
reg   [13:0] p_Val2_269_reg_1570;
reg   [13:0] p_Val2_308_reg_1584;
reg   [13:0] cm_L2_1_next_data_V_27_reg_1598;
reg   [13:0] cm_L2_2_next_data_V_26_reg_1612;
reg   [0:0] sB_L3_next_384_reg_1626;
reg   [0:0] sA_L3_next_383_reg_1640;
reg   [0:0] valid_L3_next_182_reg_1654;
reg   [0:0] vA_L3_next_181_reg_1668;
reg   [0:0] valid_L3_next80_reg_1682;
reg   [13:0] p_Val2_345_reg_1696;
reg   [13:0] cm_L3_next_data_V_24_reg_1710;
reg   [13:0] cm_L3_next_data_V2_reg_1724;
reg   [0:0] goodmatch_next85_reg_1738;
reg   [6:0] t_V_834_reg_1752;
reg   [51:0] bestmatch_next_data_V_13_reg_1766;
wire   [6:0] t_V_13_fu_1868_p3;
reg   [6:0] t_V_13_reg_7143;
wire   [6:0] t_V_12_fu_1882_p3;
reg   [6:0] t_V_12_reg_7148;
wire   [6:0] t_V_14_fu_1896_p3;
reg   [6:0] t_V_14_reg_7153;
wire   [6:0] t_V_11_fu_1910_p3;
reg   [6:0] t_V_11_reg_7158;
wire   [6:0] t_V_15_fu_1924_p3;
reg   [6:0] t_V_15_reg_7163;
wire   [6:0] t_V_10_fu_1938_p3;
reg   [6:0] t_V_10_reg_7168;
wire   [6:0] t_V_16_fu_1952_p3;
reg   [6:0] t_V_16_reg_7173;
wire   [6:0] t_V_9_fu_1966_p3;
reg   [6:0] t_V_9_reg_7178;
wire   [0:0] icmp_ln887_fu_2078_p2;
reg   [0:0] icmp_ln887_reg_7223;
wire   [0:0] icmp_ln895_fu_2084_p2;
reg   [0:0] icmp_ln895_reg_7229;
wire   [0:0] icmp_ln887_1_fu_2090_p2;
reg   [0:0] icmp_ln887_1_reg_7235;
wire   [0:0] icmp_ln895_1_fu_2096_p2;
reg   [0:0] icmp_ln895_1_reg_7241;
wire   [0:0] icmp_ln887_2_fu_2102_p2;
reg   [0:0] icmp_ln887_2_reg_7247;
wire   [0:0] icmp_ln895_2_fu_2108_p2;
reg   [0:0] icmp_ln895_2_reg_7253;
wire   [0:0] icmp_ln887_3_fu_2114_p2;
reg   [0:0] icmp_ln887_3_reg_7259;
wire   [0:0] icmp_ln895_3_fu_2120_p2;
reg   [0:0] icmp_ln895_3_reg_7265;
wire   [0:0] icmp_ln887_4_fu_2126_p2;
reg   [0:0] icmp_ln887_4_reg_7271;
wire   [0:0] icmp_ln895_4_fu_2132_p2;
reg   [0:0] icmp_ln895_4_reg_7277;
wire   [0:0] icmp_ln887_5_fu_2138_p2;
reg   [0:0] icmp_ln887_5_reg_7283;
wire   [0:0] icmp_ln895_5_fu_2144_p2;
reg   [0:0] icmp_ln895_5_reg_7289;
wire   [0:0] icmp_ln887_6_fu_2150_p2;
reg   [0:0] icmp_ln887_6_reg_7295;
wire   [0:0] icmp_ln895_6_fu_2156_p2;
reg   [0:0] icmp_ln895_6_reg_7301;
wire   [0:0] icmp_ln887_7_fu_2162_p2;
reg   [0:0] icmp_ln887_7_reg_7307;
wire   [0:0] icmp_ln895_7_fu_2168_p2;
reg   [0:0] icmp_ln895_7_reg_7313;
wire   [0:0] icmp_ln879_fu_2174_p2;
reg   [0:0] icmp_ln879_reg_7319;
reg   [0:0] icmp_ln879_reg_7319_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_7319_pp0_iter2_reg;
reg   [0:0] icmp_ln879_reg_7319_pp0_iter3_reg;
reg   [0:0] icmp_ln879_reg_7319_pp0_iter4_reg;
reg   [0:0] icmp_ln879_reg_7319_pp0_iter5_reg;
wire   [6:0] t_V_17_fu_2180_p2;
reg   [6:0] t_V_17_reg_7325;
reg   [0:0] icmp_ln467_reg_7330;
reg   [0:0] icmp_ln467_reg_7330_pp0_iter1_reg;
reg   [0:0] icmp_ln467_reg_7330_pp0_iter2_reg;
reg   [0:0] icmp_ln467_reg_7330_pp0_iter3_reg;
reg   [0:0] icmp_ln467_reg_7330_pp0_iter4_reg;
reg   [0:0] icmp_ln467_reg_7330_pp0_iter5_reg;
wire   [0:0] valid1_fu_2192_p2;
reg   [0:0] valid1_reg_7334;
wire   [0:0] valid2_fu_2196_p2;
reg   [0:0] valid2_reg_7342;
wire   [0:0] valid3_fu_2200_p2;
reg   [0:0] valid3_reg_7350;
wire   [0:0] valid4_fu_2204_p2;
reg   [0:0] valid4_reg_7358;
wire   [0:0] valid5_fu_2208_p2;
reg   [0:0] valid5_reg_7366;
wire   [0:0] valid6_fu_2212_p2;
reg   [0:0] valid6_reg_7374;
wire   [0:0] valid7_fu_2216_p2;
reg   [0:0] valid7_reg_7382;
wire   [0:0] valid8_fu_2220_p2;
reg   [0:0] valid8_reg_7390;
wire   [0:0] xor_ln50_1_fu_2242_p2;
reg   [0:0] xor_ln50_1_reg_7398;
wire   [0:0] read1_next_fu_2254_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] xor_ln51_fu_2266_p2;
reg   [0:0] xor_ln51_reg_7408;
wire   [0:0] read2_next_fu_2278_p2;
wire   [0:0] and_ln56_fu_2396_p2;
reg   [0:0] and_ln56_reg_7418;
wire   [2:0] select_ln56_1_fu_2416_p3;
reg   [2:0] select_ln56_1_reg_7425;
wire   [0:0] xor_ln84_fu_2428_p2;
reg   [0:0] xor_ln84_reg_7433;
wire   [0:0] xor_ln93_fu_2438_p2;
reg   [0:0] xor_ln93_reg_7439;
wire   [0:0] xor_ln50_3_fu_2462_p2;
reg   [0:0] xor_ln50_3_reg_7445;
wire   [0:0] read3_next_fu_2474_p2;
wire   [0:0] xor_ln51_1_fu_2486_p2;
reg   [0:0] xor_ln51_1_reg_7455;
wire   [0:0] read4_next_fu_2498_p2;
wire   [0:0] and_ln56_1_fu_2616_p2;
reg   [0:0] and_ln56_1_reg_7465;
wire   [2:0] select_ln56_3_fu_2636_p3;
reg   [2:0] select_ln56_3_reg_7472;
wire   [0:0] xor_ln84_1_fu_2648_p2;
reg   [0:0] xor_ln84_1_reg_7480;
wire   [0:0] xor_ln93_1_fu_2658_p2;
reg   [0:0] xor_ln93_1_reg_7486;
wire   [0:0] xor_ln50_5_fu_2682_p2;
reg   [0:0] xor_ln50_5_reg_7492;
wire   [0:0] read5_next_fu_2694_p2;
wire   [0:0] xor_ln51_2_fu_2706_p2;
reg   [0:0] xor_ln51_2_reg_7502;
wire   [0:0] read6_next_fu_2718_p2;
wire   [0:0] and_ln56_2_fu_2836_p2;
reg   [0:0] and_ln56_2_reg_7512;
wire   [2:0] select_ln56_5_fu_2856_p3;
reg   [2:0] select_ln56_5_reg_7519;
wire   [0:0] xor_ln84_2_fu_2868_p2;
reg   [0:0] xor_ln84_2_reg_7527;
wire   [0:0] xor_ln93_2_fu_2878_p2;
reg   [0:0] xor_ln93_2_reg_7533;
wire   [0:0] xor_ln50_7_fu_2902_p2;
reg   [0:0] xor_ln50_7_reg_7539;
wire   [0:0] read7_next_fu_2914_p2;
wire   [0:0] xor_ln51_3_fu_2926_p2;
reg   [0:0] xor_ln51_3_reg_7549;
wire   [0:0] read8_next_fu_2938_p2;
wire   [0:0] and_ln56_3_fu_3056_p2;
reg   [0:0] and_ln56_3_reg_7559;
wire   [2:0] select_ln56_7_fu_3076_p3;
reg   [2:0] select_ln56_7_reg_7566;
wire   [0:0] xor_ln84_3_fu_3088_p2;
reg   [0:0] xor_ln84_3_reg_7574;
wire   [0:0] xor_ln93_3_fu_3098_p2;
reg   [0:0] xor_ln93_3_reg_7580;
wire   [13:0] tmpB_L1_1_data_V_fu_3316_p3;
reg   [13:0] tmpB_L1_1_data_V_reg_7586;
reg    ap_enable_reg_pp0_iter2;
wire   [13:0] tmpA_L1_1_data_V_fu_3348_p3;
reg   [13:0] tmpA_L1_1_data_V_reg_7591;
wire   [13:0] cm_L1_1_next_data_V_fu_3379_p3;
reg   [13:0] cm_L1_1_next_data_V_reg_7596;
wire   [0:0] sB_L1_1_fu_3409_p3;
wire   [0:0] sA_L1_1_fu_3439_p3;
wire   [0:0] vB_L1_1_fu_3467_p3;
wire   [0:0] vA_L1_1_fu_3495_p3;
wire   [0:0] valid_L1_1_4_fu_3527_p3;
wire   [13:0] tmpB_L1_2_data_V_fu_3747_p3;
reg   [13:0] tmpB_L1_2_data_V_reg_7626;
wire   [13:0] tmpA_L1_2_data_V_fu_3779_p3;
reg   [13:0] tmpA_L1_2_data_V_reg_7631;
wire   [13:0] cm_L1_2_next_data_V_fu_3810_p3;
reg   [13:0] cm_L1_2_next_data_V_reg_7636;
wire   [0:0] sB_L1_2_fu_3840_p3;
wire   [0:0] sA_L1_2_fu_3870_p3;
wire   [0:0] vB_L1_2_fu_3898_p3;
wire   [0:0] vA_L1_2_fu_3926_p3;
wire   [0:0] valid_L1_2_4_fu_3958_p3;
wire   [13:0] tmpB_L1_3_data_V_fu_4178_p3;
reg   [13:0] tmpB_L1_3_data_V_reg_7666;
wire   [13:0] tmpA_L1_3_data_V_fu_4210_p3;
reg   [13:0] tmpA_L1_3_data_V_reg_7671;
wire   [13:0] cm_L1_3_next_data_V_fu_4241_p3;
reg   [13:0] cm_L1_3_next_data_V_reg_7676;
wire   [0:0] sB_L1_3_fu_4271_p3;
wire   [0:0] sA_L1_3_fu_4301_p3;
wire   [0:0] vB_L1_3_fu_4329_p3;
wire   [0:0] vA_L1_3_fu_4357_p3;
wire   [0:0] valid_L1_3_4_fu_4389_p3;
wire   [13:0] tmpB_L1_4_data_V_fu_4609_p3;
reg   [13:0] tmpB_L1_4_data_V_reg_7706;
wire   [13:0] tmpA_L1_4_data_V_fu_4641_p3;
reg   [13:0] tmpA_L1_4_data_V_reg_7711;
wire   [13:0] cm_L1_4_next_data_V_fu_4672_p3;
reg   [13:0] cm_L1_4_next_data_V_reg_7716;
wire   [0:0] sB_L1_4_fu_4702_p3;
wire   [0:0] sA_L1_4_fu_4732_p3;
wire   [0:0] vB_L1_4_fu_4760_p3;
wire   [0:0] vA_L1_4_fu_4788_p3;
wire   [0:0] valid_L1_4_4_fu_4820_p3;
wire   [0:0] read_L1_1_fu_4858_p2;
wire   [0:0] read_L1_2_fu_4882_p2;
wire   [13:0] tmpB_L2_1_data_V_fu_5248_p3;
reg   [13:0] tmpB_L2_1_data_V_reg_7756;
wire   [13:0] tmpA_L2_1_data_V_fu_5280_p3;
reg   [13:0] tmpA_L2_1_data_V_reg_7761;
wire   [13:0] cm_L2_1_next_data_V_fu_5312_p3;
reg   [13:0] cm_L2_1_next_data_V_reg_7766;
wire   [0:0] sB_L2_1_fu_5348_p3;
reg   [0:0] sB_L2_1_reg_7773;
wire   [0:0] sA_L2_1_fu_5378_p3;
reg   [0:0] sA_L2_1_reg_7778;
wire   [0:0] vB_L2_1_fu_5408_p3;
reg   [0:0] vB_L2_1_reg_7783;
wire   [0:0] vA_L2_1_fu_5438_p3;
reg   [0:0] vA_L2_1_reg_7788;
wire   [0:0] valid_L2_1_4_fu_5472_p3;
reg   [0:0] valid_L2_1_4_reg_7793;
wire   [0:0] read_L1_3_fu_5510_p2;
wire   [0:0] read_L1_4_fu_5534_p2;
wire   [13:0] tmpB_L2_2_data_V_fu_5900_p3;
reg   [13:0] tmpB_L2_2_data_V_reg_7815;
wire   [13:0] tmpA_L2_2_data_V_fu_5932_p3;
reg   [13:0] tmpA_L2_2_data_V_reg_7820;
wire   [13:0] cm_L2_2_next_data_V_fu_5964_p3;
reg   [13:0] cm_L2_2_next_data_V_reg_7825;
wire   [0:0] sB_L2_2_fu_6000_p3;
reg   [0:0] sB_L2_2_reg_7832;
wire   [0:0] sA_L2_2_fu_6030_p3;
reg   [0:0] sA_L2_2_reg_7837;
wire   [0:0] vB_L2_2_fu_6060_p3;
reg   [0:0] vB_L2_2_reg_7842;
wire   [0:0] vA_L2_2_fu_6090_p3;
reg   [0:0] vA_L2_2_reg_7847;
wire   [0:0] valid_L2_2_4_fu_6124_p3;
reg   [0:0] valid_L2_2_4_reg_7852;
reg   [6:0] p_Result_i24_reg_7864;
reg   [6:0] p_Result_i27_reg_7872;
wire   [0:0] read_L2_1_fu_6167_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [0:0] read_L2_2_fu_6184_p2;
wire   [13:0] tmpB_L3_data_V_fu_6439_p3;
reg   [13:0] tmpB_L3_data_V_reg_7890;
wire   [13:0] tmpA_L3_data_V_fu_6470_p3;
reg   [13:0] tmpA_L3_data_V_reg_7895;
wire   [13:0] cm_L3_next_data_V_fu_6501_p3;
reg   [13:0] cm_L3_next_data_V_reg_7900;
wire   [0:0] sB_L3_fu_6537_p3;
reg   [0:0] sB_L3_reg_7905;
wire   [0:0] sA_L3_fu_6567_p3;
reg   [0:0] sA_L3_reg_7910;
wire   [0:0] vB_L3_fu_6595_p3;
reg   [0:0] vB_L3_reg_7915;
wire   [0:0] vA_L3_fu_6624_p3;
reg   [0:0] vA_L3_reg_7920;
wire   [0:0] valid_L3_fu_6657_p3;
reg   [0:0] valid_L3_reg_7925;
wire   [6:0] stubid_V_fu_6675_p1;
reg   [6:0] stubid_V_reg_7930;
reg   [6:0] stubid_V_reg_7930_pp0_iter4_reg;
reg   [6:0] stubid_V_reg_7930_pp0_iter5_reg;
wire   [0:0] icmp_ln883_fu_6705_p2;
reg   [0:0] icmp_ln883_reg_7945;
reg   [0:0] icmp_ln883_reg_7945_pp0_iter4_reg;
reg   [0:0] icmp_ln883_reg_7945_pp0_iter5_reg;
reg   [57:0] proj_data_V_reg_7951;
wire  signed [6:0] stub_r_V_fu_6716_p4;
reg  signed [6:0] stub_r_V_reg_7956;
reg   [7:0] stub_z_V_reg_7961;
wire   [2:0] projseed_next_V_fu_6746_p4;
reg   [2:0] projseed_next_V_reg_7966;
reg   [7:0] tmp_11_reg_7971;
reg   [5:0] tmp_12_reg_7976;
wire   [16:0] delta_phi_V_fu_6841_p2;
reg   [16:0] delta_phi_V_reg_7981;
reg   [0:0] tmp_15_reg_7988;
wire   [51:0] bestmatch_data_V_fu_7033_p3;
wire   [0:0] goodmatch_fu_7060_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_phi_mux_do_init_phi_fu_546_p6;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_562_p6;
reg   [2:0] ap_phi_mux_bx_V92_rewind_phi_fu_576_p6;
reg   [0:0] ap_phi_mux_read1_0_i75_phi_fu_590_p6;
reg   [0:0] ap_phi_mux_read2_0_i74_phi_fu_604_p6;
reg   [0:0] ap_phi_mux_read3_0_i73_phi_fu_618_p6;
reg   [0:0] ap_phi_mux_read4_0_i72_phi_fu_632_p6;
reg   [0:0] ap_phi_mux_read5_0_i71_phi_fu_646_p6;
reg   [0:0] ap_phi_mux_read6_0_i70_phi_fu_660_p6;
reg   [0:0] ap_phi_mux_read7_0_i69_phi_fu_674_p6;
reg   [0:0] ap_phi_mux_read8_0_i68_phi_fu_688_p6;
reg   [6:0] ap_phi_mux_t_V_935_phi_fu_702_p6;
reg   [6:0] ap_phi_mux_t_V32_phi_fu_716_p6;
reg   [6:0] ap_phi_mux_t_V_731_phi_fu_730_p6;
reg   [6:0] ap_phi_mux_t_V_130_phi_fu_744_p6;
reg   [6:0] ap_phi_mux_t_V_629_phi_fu_758_p6;
reg   [6:0] ap_phi_mux_t_V_228_phi_fu_772_p6;
reg   [6:0] ap_phi_mux_t_V_527_phi_fu_786_p6;
reg   [6:0] ap_phi_mux_t_V_326_phi_fu_800_p6;
reg   [6:0] ap_phi_mux_t_V_425_phi_fu_814_p6;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_828_p4;
wire   [0:0] trunc_ln209_fu_1793_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_824;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V92_phi_reg_836;
reg   [0:0] ap_phi_mux_inread_assign67_phi_fu_854_p6;
reg   [0:0] ap_phi_mux_inread_assign_166_phi_fu_868_p6;
reg   [0:0] ap_phi_mux_inread_assign_265_phi_fu_882_p6;
reg   [0:0] ap_phi_mux_inread_assign_364_phi_fu_896_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6;
reg   [0:0] ap_phi_mux_vA_L1_1_next_359_phi_fu_970_p6;
reg   [0:0] ap_phi_mux_vA_L1_2_next_358_phi_fu_985_p6;
reg   [0:0] ap_phi_mux_vA_L1_3_next_357_phi_fu_1000_p6;
reg   [0:0] ap_phi_mux_vA_L1_4_next_356_phi_fu_1015_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next_155_phi_fu_1030_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next_154_phi_fu_1045_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next_153_phi_fu_1060_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next_152_phi_fu_1075_p6;
reg   [0:0] ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6;
reg   [0:0] ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6;
reg   [0:0] ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6;
reg   [0:0] ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6;
reg   [0:0] ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6;
reg   [0:0] ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6;
reg   [0:0] ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6;
reg   [0:0] ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6;
reg   [0:0] ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6;
reg   [0:0] ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6;
reg   [0:0] ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6;
reg   [0:0] ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6;
reg   [0:0] ap_phi_mux_inread_assign_443_phi_fu_1266_p6;
reg   [0:0] ap_phi_mux_inread_assign_542_phi_fu_1280_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6;
reg   [0:0] ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6;
reg   [0:0] ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1378_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1392_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1406_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1420_p6;
reg   [13:0] ap_phi_mux_p_Val2_319_phi_fu_1434_p6;
reg   [13:0] ap_phi_mux_p_Val2_818_phi_fu_1448_p6;
reg   [13:0] ap_phi_mux_p_Val2_1417_phi_fu_1462_p6;
reg   [13:0] ap_phi_mux_p_Val2_2016_phi_fu_1476_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1546_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1560_p6;
reg   [13:0] ap_phi_mux_p_Val2_269_phi_fu_1574_p6;
reg   [13:0] ap_phi_mux_p_Val2_308_phi_fu_1588_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6;
reg   [0:0] ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6;
reg   [0:0] ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6;
reg   [0:0] ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6;
reg   [0:0] ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6;
reg   [0:0] ap_phi_mux_valid_L3_next80_phi_fu_1686_p6;
reg   [13:0] ap_phi_mux_p_Val2_345_phi_fu_1700_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V2_phi_fu_1728_p6;
reg   [6:0] ap_phi_mux_t_V_phi_fu_1785_p4;
wire   [6:0] nmcout1_V_fu_7107_p2;
wire   [6:0] ap_phi_reg_pp0_iter6_t_V_reg_1781;
wire   [0:0] and_ln865_fu_7078_p2;
wire   [63:0] zext_ln42_fu_1982_p1;
wire   [63:0] zext_ln42_1_fu_1995_p1;
wire   [63:0] zext_ln42_2_fu_2008_p1;
wire   [63:0] zext_ln42_3_fu_2021_p1;
wire   [63:0] zext_ln42_4_fu_2034_p1;
wire   [63:0] zext_ln42_5_fu_2047_p1;
wire   [63:0] zext_ln42_6_fu_2060_p1;
wire   [63:0] zext_ln42_7_fu_2073_p1;
wire   [63:0] zext_ln42_8_fu_6687_p1;
wire   [63:0] zext_ln42_9_fu_6700_p1;
wire   [63:0] zext_ln544_fu_6855_p1;
wire   [63:0] zext_ln321_1_fu_7102_p1;
reg   [16:0] best_delta_phi_V_1_fu_252;
wire   [16:0] best_delta_phi_V_4_fu_7025_p3;
reg   [6:0] id_V_fu_256;
wire   [6:0] projid_V_fu_6665_p4;
reg   [2:0] projseed_V_1_fu_260;
wire   [2:0] projseed_V_fu_7041_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] addr1_V_fu_1862_p2;
wire   [6:0] addr2_V_fu_1876_p2;
wire   [6:0] addr3_V_fu_1890_p2;
wire   [6:0] addr4_V_fu_1904_p2;
wire   [6:0] addr5_V_fu_1918_p2;
wire   [6:0] addr6_V_fu_1932_p2;
wire   [6:0] addr7_V_fu_1946_p2;
wire   [6:0] addr8_V_fu_1960_p2;
wire   [7:0] tmp_3_fu_1974_p3;
wire   [7:0] tmp_4_fu_1987_p3;
wire   [7:0] tmp_5_fu_2000_p3;
wire   [7:0] tmp_6_fu_2013_p3;
wire   [7:0] tmp_7_fu_2026_p3;
wire   [7:0] tmp_8_fu_2039_p3;
wire   [7:0] tmp_9_fu_2052_p3;
wire   [7:0] tmp_s_fu_2065_p3;
wire   [6:0] ncm1_V_fu_1798_p3;
wire   [6:0] ncm2_V_fu_1806_p3;
wire   [6:0] ncm3_V_fu_1814_p3;
wire   [6:0] ncm4_V_fu_1822_p3;
wire   [6:0] ncm5_V_fu_1830_p3;
wire   [6:0] ncm6_V_fu_1838_p3;
wire   [6:0] ncm7_V_fu_1846_p3;
wire   [6:0] ncm8_V_fu_1854_p3;
wire   [0:0] xor_ln50_fu_2224_p2;
wire   [0:0] or_ln50_fu_2230_p2;
wire   [0:0] and_ln50_fu_2236_p2;
wire   [0:0] or_ln50_1_fu_2248_p2;
wire   [0:0] and_ln51_fu_2260_p2;
wire   [0:0] or_ln51_fu_2272_p2;
wire   [0:0] xor_ln55_1_fu_2290_p2;
wire   [0:0] and_ln55_fu_2296_p2;
wire   [0:0] xor_ln55_fu_2284_p2;
wire   [0:0] xor_ln56_fu_2308_p2;
wire   [0:0] or_ln58_fu_2332_p2;
wire   [0:0] or_ln57_fu_2320_p2;
wire   [0:0] or_ln55_fu_2302_p2;
wire   [0:0] or_ln56_fu_2314_p2;
wire   [0:0] or_ln57_1_fu_2326_p2;
wire   [0:0] and_ln57_1_fu_2356_p2;
wire   [0:0] xor_ln57_fu_2344_p2;
wire   [0:0] and_ln57_2_fu_2362_p2;
wire   [0:0] and_ln57_fu_2350_p2;
wire   [0:0] and_ln57_3_fu_2368_p2;
wire   [0:0] or_ln58_1_fu_2338_p2;
wire   [0:0] or_ln57_2_fu_2382_p2;
wire   [2:0] select_ln57_fu_2374_p3;
wire   [0:0] or_ln56_6_fu_2410_p2;
wire   [2:0] select_ln56_fu_2402_p3;
wire   [2:0] select_ln57_1_fu_2388_p3;
wire   [0:0] and_ln84_fu_2424_p2;
wire   [0:0] and_ln93_fu_2434_p2;
wire   [0:0] xor_ln50_2_fu_2444_p2;
wire   [0:0] or_ln50_2_fu_2450_p2;
wire   [0:0] and_ln50_2_fu_2456_p2;
wire   [0:0] or_ln50_3_fu_2468_p2;
wire   [0:0] and_ln51_2_fu_2480_p2;
wire   [0:0] or_ln51_1_fu_2492_p2;
wire   [0:0] xor_ln55_3_fu_2510_p2;
wire   [0:0] and_ln55_1_fu_2516_p2;
wire   [0:0] xor_ln55_2_fu_2504_p2;
wire   [0:0] xor_ln56_1_fu_2528_p2;
wire   [0:0] or_ln58_2_fu_2552_p2;
wire   [0:0] or_ln57_3_fu_2540_p2;
wire   [0:0] or_ln55_1_fu_2522_p2;
wire   [0:0] or_ln56_1_fu_2534_p2;
wire   [0:0] or_ln57_4_fu_2546_p2;
wire   [0:0] and_ln57_5_fu_2576_p2;
wire   [0:0] xor_ln57_1_fu_2564_p2;
wire   [0:0] and_ln57_6_fu_2582_p2;
wire   [0:0] and_ln57_4_fu_2570_p2;
wire   [0:0] and_ln57_7_fu_2588_p2;
wire   [0:0] or_ln58_3_fu_2558_p2;
wire   [0:0] or_ln57_5_fu_2602_p2;
wire   [2:0] select_ln57_2_fu_2594_p3;
wire   [0:0] or_ln56_7_fu_2630_p2;
wire   [2:0] select_ln56_2_fu_2622_p3;
wire   [2:0] select_ln57_3_fu_2608_p3;
wire   [0:0] and_ln84_2_fu_2644_p2;
wire   [0:0] and_ln93_2_fu_2654_p2;
wire   [0:0] xor_ln50_4_fu_2664_p2;
wire   [0:0] or_ln50_4_fu_2670_p2;
wire   [0:0] and_ln50_4_fu_2676_p2;
wire   [0:0] or_ln50_5_fu_2688_p2;
wire   [0:0] and_ln51_4_fu_2700_p2;
wire   [0:0] or_ln51_2_fu_2712_p2;
wire   [0:0] xor_ln55_5_fu_2730_p2;
wire   [0:0] and_ln55_2_fu_2736_p2;
wire   [0:0] xor_ln55_4_fu_2724_p2;
wire   [0:0] xor_ln56_2_fu_2748_p2;
wire   [0:0] or_ln58_4_fu_2772_p2;
wire   [0:0] or_ln57_6_fu_2760_p2;
wire   [0:0] or_ln55_2_fu_2742_p2;
wire   [0:0] or_ln56_2_fu_2754_p2;
wire   [0:0] or_ln57_7_fu_2766_p2;
wire   [0:0] and_ln57_9_fu_2796_p2;
wire   [0:0] xor_ln57_2_fu_2784_p2;
wire   [0:0] and_ln57_10_fu_2802_p2;
wire   [0:0] and_ln57_8_fu_2790_p2;
wire   [0:0] and_ln57_11_fu_2808_p2;
wire   [0:0] or_ln58_5_fu_2778_p2;
wire   [0:0] or_ln57_8_fu_2822_p2;
wire   [2:0] select_ln57_4_fu_2814_p3;
wire   [0:0] or_ln56_8_fu_2850_p2;
wire   [2:0] select_ln56_4_fu_2842_p3;
wire   [2:0] select_ln57_5_fu_2828_p3;
wire   [0:0] and_ln84_4_fu_2864_p2;
wire   [0:0] and_ln93_4_fu_2874_p2;
wire   [0:0] xor_ln50_6_fu_2884_p2;
wire   [0:0] or_ln50_6_fu_2890_p2;
wire   [0:0] and_ln50_6_fu_2896_p2;
wire   [0:0] or_ln50_7_fu_2908_p2;
wire   [0:0] and_ln51_6_fu_2920_p2;
wire   [0:0] or_ln51_3_fu_2932_p2;
wire   [0:0] xor_ln55_7_fu_2950_p2;
wire   [0:0] and_ln55_3_fu_2956_p2;
wire   [0:0] xor_ln55_6_fu_2944_p2;
wire   [0:0] xor_ln56_3_fu_2968_p2;
wire   [0:0] or_ln58_6_fu_2992_p2;
wire   [0:0] or_ln57_9_fu_2980_p2;
wire   [0:0] or_ln55_3_fu_2962_p2;
wire   [0:0] or_ln56_3_fu_2974_p2;
wire   [0:0] or_ln57_10_fu_2986_p2;
wire   [0:0] and_ln57_13_fu_3016_p2;
wire   [0:0] xor_ln57_3_fu_3004_p2;
wire   [0:0] and_ln57_14_fu_3022_p2;
wire   [0:0] and_ln57_12_fu_3010_p2;
wire   [0:0] and_ln57_15_fu_3028_p2;
wire   [0:0] or_ln58_7_fu_2998_p2;
wire   [0:0] or_ln57_11_fu_3042_p2;
wire   [2:0] select_ln57_6_fu_3034_p3;
wire   [0:0] or_ln56_9_fu_3070_p2;
wire   [2:0] select_ln56_6_fu_3062_p3;
wire   [2:0] select_ln57_7_fu_3048_p3;
wire   [0:0] and_ln84_6_fu_3084_p2;
wire   [0:0] and_ln93_6_fu_3094_p2;
wire   [6:0] p_Result_i1_fu_3114_p4;
wire   [6:0] p_Result_i_fu_3104_p4;
wire   [0:0] icmp_ln83_fu_3124_p2;
wire   [0:0] xor_ln83_fu_3130_p2;
wire   [0:0] or_ln83_fu_3136_p2;
wire   [0:0] icmp_ln899_fu_3146_p2;
wire   [0:0] or_ln84_fu_3152_p2;
wire   [6:0] p_Result_i3_fu_3173_p4;
wire   [6:0] p_Result_i2_fu_3163_p4;
wire   [0:0] icmp_ln93_fu_3183_p2;
wire   [0:0] xor_ln93_7_fu_3189_p2;
wire   [0:0] or_ln93_fu_3195_p2;
wire   [0:0] icmp_ln899_1_fu_3206_p2;
wire   [0:0] or_ln94_fu_3212_p2;
wire   [0:0] icmp_ln103_fu_3222_p2;
wire   [0:0] xor_ln103_fu_3228_p2;
wire   [0:0] or_ln103_fu_3234_p2;
wire   [0:0] icmp_ln899_2_fu_3244_p2;
wire   [0:0] or_ln104_fu_3250_p2;
wire   [0:0] icmp_ln74_2_fu_3270_p2;
wire   [0:0] icmp_ln74_1_fu_3265_p2;
wire   [0:0] icmp_ln74_fu_3260_p2;
wire   [0:0] or_ln74_fu_3283_p2;
wire   [13:0] select_ln74_fu_3275_p3;
wire   [13:0] select_ln74_1_fu_3288_p3;
wire   [0:0] or_ln74_1_fu_3296_p2;
wire   [0:0] or_ln74_2_fu_3310_p2;
wire   [13:0] select_ln74_2_fu_3302_p3;
wire   [13:0] select_ln74_4_fu_3324_p3;
wire   [13:0] select_ln74_5_fu_3332_p3;
wire   [13:0] select_ln74_6_fu_3340_p3;
wire   [13:0] select_ln74_8_fu_3356_p3;
wire   [13:0] select_ln74_9_fu_3364_p3;
wire   [13:0] select_ln74_10_fu_3372_p3;
wire   [0:0] sB_L1_1_next_fu_3157_p2;
wire   [0:0] sB_L1_1_next_1_fu_3217_p2;
wire   [0:0] sB_L1_1_next_2_fu_3255_p2;
wire   [0:0] sB_L1_1_next_4_fu_3387_p2;
wire   [0:0] select_ln74_12_fu_3393_p3;
wire   [0:0] select_ln74_13_fu_3401_p3;
wire   [0:0] sA_L1_1_next_fu_3141_p2;
wire   [0:0] sA_L1_1_next_1_fu_3200_p2;
wire   [0:0] sA_L1_1_next_2_fu_3239_p2;
wire   [0:0] sA_L1_1_next_4_fu_3417_p2;
wire   [0:0] select_ln74_15_fu_3423_p3;
wire   [0:0] select_ln74_16_fu_3431_p3;
wire   [0:0] vB_L1_1_next_1_fu_3447_p2;
wire   [0:0] select_ln74_18_fu_3453_p3;
wire   [0:0] select_ln74_19_fu_3460_p3;
wire   [0:0] vA_L1_1_next_2_fu_3475_p2;
wire   [0:0] select_ln74_21_fu_3481_p3;
wire   [0:0] select_ln74_22_fu_3488_p3;
wire   [0:0] icmp_ln74_3_fu_3503_p2;
wire   [0:0] and_ln74_fu_3508_p2;
wire   [0:0] and_ln74_1_fu_3514_p2;
wire   [0:0] select_ln74_24_fu_3520_p3;
wire   [6:0] p_Result_i7_fu_3545_p4;
wire   [6:0] p_Result_i6_fu_3535_p4;
wire   [0:0] icmp_ln83_1_fu_3555_p2;
wire   [0:0] xor_ln83_1_fu_3561_p2;
wire   [0:0] or_ln83_1_fu_3567_p2;
wire   [0:0] icmp_ln899_3_fu_3577_p2;
wire   [0:0] or_ln84_1_fu_3583_p2;
wire   [6:0] p_Result_i9_fu_3604_p4;
wire   [6:0] p_Result_i8_fu_3594_p4;
wire   [0:0] icmp_ln93_1_fu_3614_p2;
wire   [0:0] xor_ln93_8_fu_3620_p2;
wire   [0:0] or_ln93_1_fu_3626_p2;
wire   [0:0] icmp_ln899_4_fu_3637_p2;
wire   [0:0] or_ln94_1_fu_3643_p2;
wire   [0:0] icmp_ln103_1_fu_3653_p2;
wire   [0:0] xor_ln103_1_fu_3659_p2;
wire   [0:0] or_ln103_1_fu_3665_p2;
wire   [0:0] icmp_ln899_5_fu_3675_p2;
wire   [0:0] or_ln104_1_fu_3681_p2;
wire   [0:0] icmp_ln74_6_fu_3701_p2;
wire   [0:0] icmp_ln74_5_fu_3696_p2;
wire   [0:0] icmp_ln74_4_fu_3691_p2;
wire   [0:0] or_ln74_3_fu_3714_p2;
wire   [13:0] select_ln74_26_fu_3706_p3;
wire   [13:0] select_ln74_27_fu_3719_p3;
wire   [0:0] or_ln74_4_fu_3727_p2;
wire   [0:0] or_ln74_5_fu_3741_p2;
wire   [13:0] select_ln74_28_fu_3733_p3;
wire   [13:0] select_ln74_30_fu_3755_p3;
wire   [13:0] select_ln74_31_fu_3763_p3;
wire   [13:0] select_ln74_32_fu_3771_p3;
wire   [13:0] select_ln74_34_fu_3787_p3;
wire   [13:0] select_ln74_35_fu_3795_p3;
wire   [13:0] select_ln74_36_fu_3803_p3;
wire   [0:0] sB_L1_2_next_fu_3588_p2;
wire   [0:0] sB_L1_2_next_1_fu_3648_p2;
wire   [0:0] sB_L1_2_next_2_fu_3686_p2;
wire   [0:0] sB_L1_2_next_4_fu_3818_p2;
wire   [0:0] select_ln74_38_fu_3824_p3;
wire   [0:0] select_ln74_39_fu_3832_p3;
wire   [0:0] sA_L1_2_next_fu_3572_p2;
wire   [0:0] sA_L1_2_next_1_fu_3631_p2;
wire   [0:0] sA_L1_2_next_2_fu_3670_p2;
wire   [0:0] sA_L1_2_next_4_fu_3848_p2;
wire   [0:0] select_ln74_41_fu_3854_p3;
wire   [0:0] select_ln74_42_fu_3862_p3;
wire   [0:0] vB_L1_2_next_1_fu_3878_p2;
wire   [0:0] select_ln74_44_fu_3884_p3;
wire   [0:0] select_ln74_45_fu_3891_p3;
wire   [0:0] vA_L1_2_next_2_fu_3906_p2;
wire   [0:0] select_ln74_47_fu_3912_p3;
wire   [0:0] select_ln74_48_fu_3919_p3;
wire   [0:0] icmp_ln74_7_fu_3934_p2;
wire   [0:0] and_ln74_6_fu_3939_p2;
wire   [0:0] and_ln74_7_fu_3945_p2;
wire   [0:0] select_ln74_50_fu_3951_p3;
wire   [6:0] p_Result_i5_fu_3976_p4;
wire   [6:0] p_Result_i4_fu_3966_p4;
wire   [0:0] icmp_ln83_2_fu_3986_p2;
wire   [0:0] xor_ln83_2_fu_3992_p2;
wire   [0:0] or_ln83_2_fu_3998_p2;
wire   [0:0] icmp_ln899_6_fu_4008_p2;
wire   [0:0] or_ln84_2_fu_4014_p2;
wire   [6:0] p_Result_i11_fu_4035_p4;
wire   [6:0] p_Result_i10_fu_4025_p4;
wire   [0:0] icmp_ln93_2_fu_4045_p2;
wire   [0:0] xor_ln93_9_fu_4051_p2;
wire   [0:0] or_ln93_2_fu_4057_p2;
wire   [0:0] icmp_ln899_7_fu_4068_p2;
wire   [0:0] or_ln94_2_fu_4074_p2;
wire   [0:0] icmp_ln103_2_fu_4084_p2;
wire   [0:0] xor_ln103_2_fu_4090_p2;
wire   [0:0] or_ln103_2_fu_4096_p2;
wire   [0:0] icmp_ln899_8_fu_4106_p2;
wire   [0:0] or_ln104_2_fu_4112_p2;
wire   [0:0] icmp_ln74_10_fu_4132_p2;
wire   [0:0] icmp_ln74_9_fu_4127_p2;
wire   [0:0] icmp_ln74_8_fu_4122_p2;
wire   [0:0] or_ln74_6_fu_4145_p2;
wire   [13:0] select_ln74_52_fu_4137_p3;
wire   [13:0] select_ln74_53_fu_4150_p3;
wire   [0:0] or_ln74_7_fu_4158_p2;
wire   [0:0] or_ln74_8_fu_4172_p2;
wire   [13:0] select_ln74_54_fu_4164_p3;
wire   [13:0] select_ln74_56_fu_4186_p3;
wire   [13:0] select_ln74_57_fu_4194_p3;
wire   [13:0] select_ln74_58_fu_4202_p3;
wire   [13:0] select_ln74_60_fu_4218_p3;
wire   [13:0] select_ln74_61_fu_4226_p3;
wire   [13:0] select_ln74_62_fu_4234_p3;
wire   [0:0] sB_L1_3_next_fu_4019_p2;
wire   [0:0] sB_L1_3_next_1_fu_4079_p2;
wire   [0:0] sB_L1_3_next_2_fu_4117_p2;
wire   [0:0] sB_L1_3_next_4_fu_4249_p2;
wire   [0:0] select_ln74_64_fu_4255_p3;
wire   [0:0] select_ln74_65_fu_4263_p3;
wire   [0:0] sA_L1_3_next_fu_4003_p2;
wire   [0:0] sA_L1_3_next_1_fu_4062_p2;
wire   [0:0] sA_L1_3_next_2_fu_4101_p2;
wire   [0:0] sA_L1_3_next_4_fu_4279_p2;
wire   [0:0] select_ln74_67_fu_4285_p3;
wire   [0:0] select_ln74_68_fu_4293_p3;
wire   [0:0] vB_L1_3_next_1_fu_4309_p2;
wire   [0:0] select_ln74_70_fu_4315_p3;
wire   [0:0] select_ln74_71_fu_4322_p3;
wire   [0:0] vA_L1_3_next_2_fu_4337_p2;
wire   [0:0] select_ln74_73_fu_4343_p3;
wire   [0:0] select_ln74_74_fu_4350_p3;
wire   [0:0] icmp_ln74_11_fu_4365_p2;
wire   [0:0] and_ln74_12_fu_4370_p2;
wire   [0:0] and_ln74_13_fu_4376_p2;
wire   [0:0] select_ln74_76_fu_4382_p3;
wire   [6:0] p_Result_i13_fu_4407_p4;
wire   [6:0] p_Result_i12_fu_4397_p4;
wire   [0:0] icmp_ln83_3_fu_4417_p2;
wire   [0:0] xor_ln83_3_fu_4423_p2;
wire   [0:0] or_ln83_3_fu_4429_p2;
wire   [0:0] icmp_ln899_9_fu_4439_p2;
wire   [0:0] or_ln84_3_fu_4445_p2;
wire   [6:0] p_Result_i15_fu_4466_p4;
wire   [6:0] p_Result_i14_fu_4456_p4;
wire   [0:0] icmp_ln93_3_fu_4476_p2;
wire   [0:0] xor_ln93_10_fu_4482_p2;
wire   [0:0] or_ln93_3_fu_4488_p2;
wire   [0:0] icmp_ln899_10_fu_4499_p2;
wire   [0:0] or_ln94_3_fu_4505_p2;
wire   [0:0] icmp_ln103_3_fu_4515_p2;
wire   [0:0] xor_ln103_3_fu_4521_p2;
wire   [0:0] or_ln103_3_fu_4527_p2;
wire   [0:0] icmp_ln899_11_fu_4537_p2;
wire   [0:0] or_ln104_3_fu_4543_p2;
wire   [0:0] icmp_ln74_14_fu_4563_p2;
wire   [0:0] icmp_ln74_13_fu_4558_p2;
wire   [0:0] icmp_ln74_12_fu_4553_p2;
wire   [0:0] or_ln74_9_fu_4576_p2;
wire   [13:0] select_ln74_78_fu_4568_p3;
wire   [13:0] select_ln74_79_fu_4581_p3;
wire   [0:0] or_ln74_10_fu_4589_p2;
wire   [0:0] or_ln74_11_fu_4603_p2;
wire   [13:0] select_ln74_80_fu_4595_p3;
wire   [13:0] select_ln74_82_fu_4617_p3;
wire   [13:0] select_ln74_83_fu_4625_p3;
wire   [13:0] select_ln74_84_fu_4633_p3;
wire   [13:0] select_ln74_86_fu_4649_p3;
wire   [13:0] select_ln74_87_fu_4657_p3;
wire   [13:0] select_ln74_88_fu_4665_p3;
wire   [0:0] sB_L1_4_next_fu_4450_p2;
wire   [0:0] sB_L1_4_next_1_fu_4510_p2;
wire   [0:0] sB_L1_4_next_2_fu_4548_p2;
wire   [0:0] sB_L1_4_next_4_fu_4680_p2;
wire   [0:0] select_ln74_90_fu_4686_p3;
wire   [0:0] select_ln74_91_fu_4694_p3;
wire   [0:0] sA_L1_4_next_fu_4434_p2;
wire   [0:0] sA_L1_4_next_1_fu_4493_p2;
wire   [0:0] sA_L1_4_next_2_fu_4532_p2;
wire   [0:0] sA_L1_4_next_4_fu_4710_p2;
wire   [0:0] select_ln74_93_fu_4716_p3;
wire   [0:0] select_ln74_94_fu_4724_p3;
wire   [0:0] vB_L1_4_next_1_fu_4740_p2;
wire   [0:0] select_ln74_96_fu_4746_p3;
wire   [0:0] select_ln74_97_fu_4753_p3;
wire   [0:0] vA_L1_4_next_2_fu_4768_p2;
wire   [0:0] select_ln74_99_fu_4774_p3;
wire   [0:0] select_ln74_100_fu_4781_p3;
wire   [0:0] icmp_ln74_15_fu_4796_p2;
wire   [0:0] and_ln74_18_fu_4801_p2;
wire   [0:0] and_ln74_19_fu_4807_p2;
wire   [0:0] select_ln74_102_fu_4813_p3;
wire   [0:0] xor_ln50_8_fu_4828_p2;
wire   [0:0] or_ln50_8_fu_4834_p2;
wire   [0:0] and_ln50_8_fu_4840_p2;
wire   [0:0] xor_ln50_9_fu_4846_p2;
wire   [0:0] or_ln50_9_fu_4852_p2;
wire   [0:0] and_ln51_8_fu_4864_p2;
wire   [0:0] xor_ln51_4_fu_4870_p2;
wire   [0:0] or_ln51_4_fu_4876_p2;
wire   [0:0] xor_ln55_9_fu_4894_p2;
wire   [0:0] and_ln55_4_fu_4900_p2;
wire   [0:0] xor_ln55_8_fu_4888_p2;
wire   [0:0] xor_ln56_4_fu_4912_p2;
wire   [0:0] or_ln58_8_fu_4936_p2;
wire   [0:0] or_ln57_12_fu_4924_p2;
wire   [0:0] or_ln55_4_fu_4906_p2;
wire   [0:0] or_ln56_4_fu_4918_p2;
wire   [0:0] or_ln57_13_fu_4930_p2;
wire   [0:0] and_ln57_17_fu_4960_p2;
wire   [0:0] xor_ln57_4_fu_4948_p2;
wire   [0:0] and_ln57_18_fu_4966_p2;
wire   [0:0] and_ln57_16_fu_4954_p2;
wire   [0:0] and_ln57_19_fu_4972_p2;
wire   [0:0] or_ln58_9_fu_4942_p2;
wire   [0:0] or_ln57_14_fu_4986_p2;
wire   [2:0] select_ln57_8_fu_4978_p3;
wire   [0:0] and_ln56_4_fu_5000_p2;
wire   [0:0] or_ln56_10_fu_5014_p2;
wire   [2:0] select_ln56_8_fu_5006_p3;
wire   [2:0] select_ln57_9_fu_4992_p3;
wire   [6:0] p_Result_i17_fu_5038_p4;
wire   [6:0] p_Result_i16_fu_5028_p4;
wire   [0:0] icmp_ln83_4_fu_5048_p2;
wire   [0:0] xor_ln83_4_fu_5054_p2;
wire   [0:0] or_ln83_4_fu_5060_p2;
wire   [0:0] icmp_ln899_12_fu_5072_p2;
wire   [0:0] xor_ln84_4_fu_5078_p2;
wire   [0:0] or_ln84_4_fu_5084_p2;
wire   [6:0] p_Result_i19_fu_5106_p4;
wire   [6:0] p_Result_i18_fu_5096_p4;
wire   [0:0] icmp_ln93_4_fu_5116_p2;
wire   [0:0] xor_ln93_11_fu_5122_p2;
wire   [0:0] xor_ln93_4_fu_5128_p2;
wire   [0:0] or_ln93_4_fu_5134_p2;
wire   [0:0] icmp_ln899_13_fu_5146_p2;
wire   [0:0] or_ln94_4_fu_5152_p2;
wire   [0:0] icmp_ln103_4_fu_5164_p2;
wire   [0:0] xor_ln103_4_fu_5170_p2;
wire   [0:0] or_ln103_4_fu_5176_p2;
wire   [0:0] icmp_ln899_14_fu_5188_p2;
wire   [0:0] or_ln104_4_fu_5194_p2;
wire   [2:0] select_ln56_9_fu_5020_p3;
wire   [0:0] icmp_ln74_16_fu_5206_p2;
wire   [0:0] icmp_ln74_17_fu_5220_p2;
wire   [13:0] cm_L1_2_data_V_fu_5212_p3;
wire   [13:0] cm_L1_2_data_V_1_fu_5226_p3;
wire   [0:0] icmp_ln74_18_fu_5242_p2;
wire   [13:0] cm_L1_2_data_V_2_fu_5234_p3;
wire   [13:0] cm_L1_1_data_V_fu_5256_p3;
wire   [13:0] cm_L1_1_data_V_1_fu_5264_p3;
wire   [13:0] cm_L1_1_data_V_2_fu_5272_p3;
wire   [13:0] select_ln74_112_fu_5288_p3;
wire   [13:0] select_ln74_113_fu_5296_p3;
wire   [13:0] select_ln74_114_fu_5304_p3;
wire   [0:0] sB_L2_1_next_fu_5090_p2;
wire   [0:0] sB_L2_1_next_1_fu_5158_p2;
wire   [0:0] sB_L2_1_next_2_fu_5200_p2;
wire   [0:0] sB_L2_1_next_4_fu_5320_p2;
wire   [0:0] or_ln74_12_fu_5334_p2;
wire   [0:0] select_ln74_116_fu_5326_p3;
wire   [0:0] select_ln74_117_fu_5340_p3;
wire   [0:0] sA_L2_1_next_fu_5066_p2;
wire   [0:0] sA_L2_1_next_1_fu_5140_p2;
wire   [0:0] sA_L2_1_next_2_fu_5182_p2;
wire   [0:0] sA_L2_1_next_4_fu_5356_p2;
wire   [0:0] select_ln74_119_fu_5362_p3;
wire   [0:0] select_ln74_120_fu_5370_p3;
wire   [0:0] valid_L1_2_fu_5386_p2;
wire   [0:0] valid_L1_2_1_fu_5392_p3;
wire   [0:0] valid_L1_2_2_fu_5400_p3;
wire   [0:0] valid_L1_1_fu_5416_p2;
wire   [0:0] valid_L1_1_1_fu_5422_p3;
wire   [0:0] valid_L1_1_2_fu_5430_p3;
wire   [0:0] icmp_ln74_19_fu_5446_p2;
wire   [0:0] and_ln74_24_fu_5452_p2;
wire   [0:0] and_ln74_25_fu_5458_p2;
wire   [0:0] select_ln74_128_fu_5464_p3;
wire   [0:0] xor_ln50_10_fu_5480_p2;
wire   [0:0] or_ln50_10_fu_5486_p2;
wire   [0:0] and_ln50_10_fu_5492_p2;
wire   [0:0] xor_ln50_11_fu_5498_p2;
wire   [0:0] or_ln50_11_fu_5504_p2;
wire   [0:0] and_ln51_10_fu_5516_p2;
wire   [0:0] xor_ln51_5_fu_5522_p2;
wire   [0:0] or_ln51_5_fu_5528_p2;
wire   [0:0] xor_ln55_11_fu_5546_p2;
wire   [0:0] and_ln55_5_fu_5552_p2;
wire   [0:0] xor_ln55_10_fu_5540_p2;
wire   [0:0] xor_ln56_5_fu_5564_p2;
wire   [0:0] or_ln58_10_fu_5588_p2;
wire   [0:0] or_ln57_15_fu_5576_p2;
wire   [0:0] or_ln55_5_fu_5558_p2;
wire   [0:0] or_ln56_5_fu_5570_p2;
wire   [0:0] or_ln57_16_fu_5582_p2;
wire   [0:0] and_ln57_21_fu_5612_p2;
wire   [0:0] xor_ln57_5_fu_5600_p2;
wire   [0:0] and_ln57_22_fu_5618_p2;
wire   [0:0] and_ln57_20_fu_5606_p2;
wire   [0:0] and_ln57_23_fu_5624_p2;
wire   [0:0] or_ln58_11_fu_5594_p2;
wire   [0:0] or_ln57_17_fu_5638_p2;
wire   [2:0] select_ln57_10_fu_5630_p3;
wire   [0:0] and_ln56_5_fu_5652_p2;
wire   [0:0] or_ln56_11_fu_5666_p2;
wire   [2:0] select_ln56_10_fu_5658_p3;
wire   [2:0] select_ln57_11_fu_5644_p3;
wire   [6:0] p_Result_i21_fu_5690_p4;
wire   [6:0] p_Result_i20_fu_5680_p4;
wire   [0:0] icmp_ln83_5_fu_5700_p2;
wire   [0:0] xor_ln83_5_fu_5706_p2;
wire   [0:0] or_ln83_5_fu_5712_p2;
wire   [0:0] icmp_ln899_15_fu_5724_p2;
wire   [0:0] xor_ln84_5_fu_5730_p2;
wire   [0:0] or_ln84_5_fu_5736_p2;
wire   [6:0] p_Result_i23_fu_5758_p4;
wire   [6:0] p_Result_i22_fu_5748_p4;
wire   [0:0] icmp_ln93_5_fu_5768_p2;
wire   [0:0] xor_ln93_12_fu_5774_p2;
wire   [0:0] xor_ln93_5_fu_5780_p2;
wire   [0:0] or_ln93_5_fu_5786_p2;
wire   [0:0] icmp_ln899_16_fu_5798_p2;
wire   [0:0] or_ln94_5_fu_5804_p2;
wire   [0:0] icmp_ln103_5_fu_5816_p2;
wire   [0:0] xor_ln103_5_fu_5822_p2;
wire   [0:0] or_ln103_5_fu_5828_p2;
wire   [0:0] icmp_ln899_17_fu_5840_p2;
wire   [0:0] or_ln104_5_fu_5846_p2;
wire   [2:0] select_ln56_11_fu_5672_p3;
wire   [0:0] icmp_ln74_20_fu_5858_p2;
wire   [0:0] icmp_ln74_21_fu_5872_p2;
wire   [13:0] cm_L1_4_data_V_fu_5864_p3;
wire   [13:0] cm_L1_4_data_V_1_fu_5878_p3;
wire   [0:0] icmp_ln74_22_fu_5894_p2;
wire   [13:0] cm_L1_4_data_V_2_fu_5886_p3;
wire   [13:0] cm_L1_3_data_V_fu_5908_p3;
wire   [13:0] cm_L1_3_data_V_1_fu_5916_p3;
wire   [13:0] cm_L1_3_data_V_2_fu_5924_p3;
wire   [13:0] select_ln74_138_fu_5940_p3;
wire   [13:0] select_ln74_139_fu_5948_p3;
wire   [13:0] select_ln74_140_fu_5956_p3;
wire   [0:0] sB_L2_2_next_fu_5742_p2;
wire   [0:0] sB_L2_2_next_1_fu_5810_p2;
wire   [0:0] sB_L2_2_next_2_fu_5852_p2;
wire   [0:0] sB_L2_2_next_4_fu_5972_p2;
wire   [0:0] or_ln74_13_fu_5986_p2;
wire   [0:0] select_ln74_142_fu_5978_p3;
wire   [0:0] select_ln74_143_fu_5992_p3;
wire   [0:0] sA_L2_2_next_fu_5718_p2;
wire   [0:0] sA_L2_2_next_1_fu_5792_p2;
wire   [0:0] sA_L2_2_next_2_fu_5834_p2;
wire   [0:0] sA_L2_2_next_4_fu_6008_p2;
wire   [0:0] select_ln74_145_fu_6014_p3;
wire   [0:0] select_ln74_146_fu_6022_p3;
wire   [0:0] valid_L1_4_fu_6038_p2;
wire   [0:0] valid_L1_4_1_fu_6044_p3;
wire   [0:0] valid_L1_4_2_fu_6052_p3;
wire   [0:0] valid_L1_3_fu_6068_p2;
wire   [0:0] valid_L1_3_1_fu_6074_p3;
wire   [0:0] valid_L1_3_2_fu_6082_p3;
wire   [0:0] icmp_ln74_23_fu_6098_p2;
wire   [0:0] and_ln74_30_fu_6104_p2;
wire   [0:0] and_ln74_31_fu_6110_p2;
wire   [0:0] select_ln74_154_fu_6116_p3;
wire   [0:0] xor_ln50_12_fu_6155_p2;
wire   [0:0] or_ln50_12_fu_6161_p2;
wire   [0:0] xor_ln51_6_fu_6172_p2;
wire   [0:0] or_ln51_6_fu_6178_p2;
wire   [0:0] or_ln57_18_fu_6203_p2;
wire   [0:0] xor_ln57_6_fu_6207_p2;
wire   [0:0] or_ln55_6_fu_6189_p2;
wire   [0:0] or_ln57_19_fu_6213_p2;
wire   [0:0] xor_ln55_12_fu_6227_p2;
wire   [0:0] and_ln57_24_fu_6233_p2;
wire   [2:0] select_ln58_fu_6219_p3;
wire   [2:0] select_ln55_fu_6195_p3;
wire   [2:0] select_ln57_12_fu_6239_p3;
wire   [6:0] p_Result_i25_fu_6255_p4;
wire   [0:0] icmp_ln83_6_fu_6265_p2;
wire   [0:0] xor_ln83_6_fu_6270_p2;
wire   [0:0] or_ln83_6_fu_6276_p2;
wire   [0:0] icmp_ln899_18_fu_6287_p2;
wire   [0:0] xor_ln84_6_fu_6292_p2;
wire   [0:0] or_ln84_6_fu_6297_p2;
wire   [6:0] p_Result_i26_fu_6309_p4;
wire   [0:0] icmp_ln93_6_fu_6319_p2;
wire   [0:0] xor_ln93_13_fu_6324_p2;
wire   [0:0] xor_ln93_6_fu_6330_p2;
wire   [0:0] or_ln93_6_fu_6335_p2;
wire   [0:0] icmp_ln899_19_fu_6347_p2;
wire   [0:0] or_ln94_6_fu_6352_p2;
wire   [0:0] icmp_ln103_6_fu_6363_p2;
wire   [0:0] xor_ln103_6_fu_6367_p2;
wire   [0:0] or_ln103_6_fu_6373_p2;
wire   [0:0] icmp_ln899_20_fu_6384_p2;
wire   [0:0] or_ln104_6_fu_6388_p2;
wire   [2:0] select_ln55_1_fu_6247_p3;
wire   [0:0] icmp_ln74_24_fu_6399_p2;
wire   [0:0] icmp_ln74_25_fu_6413_p2;
wire   [13:0] cm_L2_2_data_V_fu_6405_p3;
wire   [0:0] icmp_ln74_26_fu_6426_p2;
wire   [13:0] cm_L2_2_data_V_1_fu_6419_p3;
wire   [13:0] cm_L2_2_data_V_2_fu_6432_p3;
wire   [13:0] cm_L2_1_data_V_fu_6447_p3;
wire   [13:0] cm_L2_1_data_V_1_fu_6455_p3;
wire   [13:0] cm_L2_1_data_V_2_fu_6462_p3;
wire   [13:0] select_ln74_164_fu_6477_p3;
wire   [13:0] select_ln74_165_fu_6485_p3;
wire   [13:0] select_ln74_166_fu_6493_p3;
wire   [0:0] sB_L3_next_fu_6303_p2;
wire   [0:0] sB_L3_next_1_fu_6358_p2;
wire   [0:0] sB_L3_next_2_fu_6394_p2;
wire   [0:0] sB_L3_next_4_fu_6509_p2;
wire   [0:0] or_ln74_14_fu_6523_p2;
wire   [0:0] select_ln74_168_fu_6515_p3;
wire   [0:0] select_ln74_169_fu_6529_p3;
wire   [0:0] sA_L3_next_fu_6282_p2;
wire   [0:0] sA_L3_next_1_fu_6341_p2;
wire   [0:0] sA_L3_next_2_fu_6379_p2;
wire   [0:0] sA_L3_next_4_fu_6545_p2;
wire   [0:0] select_ln74_171_fu_6551_p3;
wire   [0:0] select_ln74_172_fu_6559_p3;
wire   [0:0] valid_L2_2_fu_6575_p2;
wire   [0:0] valid_L2_2_1_fu_6581_p3;
wire   [0:0] valid_L2_2_2_fu_6588_p3;
wire   [0:0] valid_L2_1_fu_6603_p2;
wire   [0:0] valid_L2_1_1_fu_6609_p3;
wire   [0:0] valid_L2_1_2_fu_6616_p3;
wire   [0:0] icmp_ln74_27_fu_6631_p2;
wire   [0:0] and_ln74_36_fu_6637_p2;
wire   [0:0] and_ln74_37_fu_6643_p2;
wire   [0:0] select_ln74_180_fu_6649_p3;
wire   [9:0] tmp_2_fu_6679_p3;
wire   [9:0] tmp_10_fu_6692_p3;
wire   [9:0] proj_phid_V_fu_6766_p4;
wire  signed [9:0] ret_V_fu_6788_p0;
wire  signed [6:0] ret_V_fu_6788_p1;
wire  signed [8:0] proj_zd_V_fu_6776_p1;
wire   [16:0] ret_V_fu_6788_p2;
wire   [10:0] phi_corr_V_fu_6802_p4;
wire  signed [15:0] grp_fu_7116_p3;
wire   [16:0] proj_phi_V_fu_6756_p4;
wire  signed [16:0] sext_ln1503_fu_6812_p1;
wire   [16:0] stub_phi_V_fu_6736_p4;
wire   [16:0] add_ln1503_fu_6835_p2;
wire  signed [8:0] sext_ln1354_2_fu_6874_p1;
wire  signed [8:0] sext_ln1354_fu_6871_p1;
wire  signed [8:0] sext_ln68_fu_6877_p1;
wire   [8:0] add_ln1354_fu_6880_p2;
wire   [8:0] fm_z_V_fu_6886_p2;
wire   [12:0] shl_ln_fu_6892_p3;
wire   [0:0] tmp_13_fu_6900_p3;
wire   [12:0] sub_ln214_fu_6908_p2;
wire   [16:0] sub_ln214_1_fu_6922_p2;
wire   [13:0] tmp_1_fu_6936_p4;
wire   [11:0] fm_phi_V_fu_6933_p1;
wire   [0:0] newtracklet_fu_6867_p2;
wire   [16:0] zext_ln321_fu_6959_p1;
wire   [12:0] absval_V_fu_6914_p3;
wire   [12:0] zext_ln899_fu_6971_p1;
wire   [16:0] absval_V_1_fu_6927_p3;
wire   [16:0] best_delta_phi_V_fu_6963_p3;
wire   [0:0] icmp_ln899_21_fu_6975_p2;
wire   [0:0] icmp_ln899_22_fu_6981_p2;
wire   [0:0] or_ln857_fu_7009_p2;
wire   [0:0] xor_ln857_fu_7013_p2;
wire   [0:0] or_ln843_fu_6987_p2;
wire   [51:0] select_ln857_fu_6993_p3;
wire   [51:0] bestmatch_next_data_V_fu_6945_p7;
wire   [2:0] select_ln857_1_fu_7001_p3;
wire   [0:0] or_ln843_1_fu_7048_p2;
wire   [0:0] and_ln857_fu_7019_p2;
wire   [0:0] xor_ln843_fu_7054_p2;
wire   [0:0] icmp_ln865_fu_7066_p2;
wire   [0:0] and_ln865_1_fu_7072_p2;
wire   [7:0] tmp_14_fu_7094_p3;
wire   [10:0] grp_fu_7116_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_741;
reg    ap_condition_50;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

MatchCalculator_L5PHIB_LUT_matchcut_phi1 #(
    .DataWidth( 10 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_phi1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_phi1_address0),
    .ce0(LUT_matchcut_phi1_ce0),
    .q0(LUT_matchcut_phi1_q0)
);

MatchCalculator_L5PHIB_LUT_matchcut_z2 #(
    .DataWidth( 8 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_z2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_z2_address0),
    .ce0(LUT_matchcut_z2_ce0),
    .q0(LUT_matchcut_z2_q0)
);

MatchCalculator_L5PHIB_mac_muladd_9s_7s_11ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
MatchCalculator_L5PHIB_mac_muladd_9s_7s_11ns_16_1_1_U1(
    .din0(proj_zd_V_fu_6776_p1),
    .din1(stub_r_V_fu_6716_p4),
    .din2(grp_fu_7116_p2),
    .dout(grp_fu_7116_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        bestmatch_next_data_V_13_reg_1766 <= bestmatch_data_V_fu_7033_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        bestmatch_next_data_V_13_reg_1766 <= 52'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_50)) begin
        if ((ap_phi_mux_do_init_phi_fu_546_p6 == 1'd0)) begin
            bx_V92_phi_reg_836 <= ap_phi_mux_bx_V92_rewind_phi_fu_576_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_546_p6 == 1'd1)) begin
            bx_V92_phi_reg_836 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V92_phi_reg_836 <= ap_phi_reg_pp0_iter0_bx_V92_phi_reg_836;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V23_reg_1374 <= cm_L1_1_next_data_V_reg_7596;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V23_reg_1374 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_215_reg_1486 <= tmpB_L1_1_data_V_reg_7586;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V_215_reg_1486 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V22_reg_1388 <= cm_L1_2_next_data_V_reg_7636;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V22_reg_1388 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_214_reg_1500 <= tmpB_L1_2_data_V_reg_7626;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V_214_reg_1500 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V21_reg_1402 <= cm_L1_3_next_data_V_reg_7676;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V21_reg_1402 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_213_reg_1514 <= tmpB_L1_3_data_V_reg_7666;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V_213_reg_1514 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V20_reg_1416 <= cm_L1_4_next_data_V_reg_7716;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V20_reg_1416 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_212_reg_1528 <= tmpB_L1_4_data_V_reg_7706;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V_212_reg_1528 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V11_reg_1542 <= cm_L2_1_next_data_V_reg_7766;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V11_reg_1542 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V_27_reg_1598 <= tmpB_L2_1_data_V_reg_7756;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V_27_reg_1598 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V10_reg_1556 <= cm_L2_2_next_data_V_reg_7825;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V10_reg_1556 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V_26_reg_1612 <= tmpB_L2_2_data_V_reg_7815;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V_26_reg_1612 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V2_reg_1724 <= cm_L3_next_data_V_reg_7900;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V2_reg_1724 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V_24_reg_1710 <= tmpB_L3_data_V_reg_7890;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V_24_reg_1710 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_542 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_542 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        goodmatch_next85_reg_1738 <= goodmatch_fu_7060_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        goodmatch_next85_reg_1738 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign67_reg_850 <= read_L1_1_fu_4858_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign67_reg_850 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_166_reg_864 <= read_L1_2_fu_4882_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_166_reg_864 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_265_reg_878 <= read_L1_3_fu_5510_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_265_reg_878 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_364_reg_892 <= read_L1_4_fu_5534_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_364_reg_892 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_443_reg_1262 <= read_L2_1_fu_6167_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_443_reg_1262 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_542_reg_1276 <= read_L2_2_fu_6184_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_542_reg_1276 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_1417_reg_1458 <= tmpA_L1_3_data_V_reg_7671;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_1417_reg_1458 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2016_reg_1472 <= tmpA_L1_4_data_V_reg_7711;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2016_reg_1472 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_269_reg_1570 <= tmpA_L2_1_data_V_reg_7761;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_269_reg_1570 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_308_reg_1584 <= tmpA_L2_2_data_V_reg_7820;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_308_reg_1584 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_319_reg_1430 <= tmpA_L1_1_data_V_reg_7591;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_319_reg_1430 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_345_reg_1696 <= tmpA_L3_data_V_reg_7895;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_345_reg_1696 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_818_reg_1444 <= tmpA_L1_2_data_V_reg_7631;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_818_reg_1444 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_50)) begin
        if ((ap_phi_mux_do_init_phi_fu_546_p6 == 1'd0)) begin
            p_phi_reg_824 <= ap_phi_mux_p_rewind_phi_fu_562_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_546_p6 == 1'd1)) begin
            p_phi_reg_824 <= trunc_ln209_fu_1793_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_824 <= ap_phi_reg_pp0_iter0_p_phi_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read1_0_i75_reg_586 <= read1_next_fu_2254_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read1_0_i75_reg_586 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read2_0_i74_reg_600 <= read2_next_fu_2278_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read2_0_i74_reg_600 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read3_0_i73_reg_614 <= read3_next_fu_2474_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read3_0_i73_reg_614 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read4_0_i72_reg_628 <= read4_next_fu_2498_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read4_0_i72_reg_628 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read5_0_i71_reg_642 <= read5_next_fu_2694_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read5_0_i71_reg_642 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read6_0_i70_reg_656 <= read6_next_fu_2718_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read6_0_i70_reg_656 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read7_0_i69_reg_670 <= read7_next_fu_2914_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read7_0_i69_reg_670 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read8_0_i68_reg_684 <= read8_next_fu_2938_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read8_0_i68_reg_684 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_1_next_351_reg_1086 <= sA_L1_1_fu_3439_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_1_next_351_reg_1086 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_2_next_350_reg_1101 <= sA_L1_2_fu_3870_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_2_next_350_reg_1101 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_3_next_349_reg_1116 <= sA_L1_3_fu_4301_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_3_next_349_reg_1116 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_4_next_348_reg_1131 <= sA_L1_4_fu_4732_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_4_next_348_reg_1131 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_1_next_376_reg_1248 <= sA_L2_1_reg_7778;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_1_next_376_reg_1248 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_2_next_377_reg_1234 <= sA_L2_2_reg_7837;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_2_next_377_reg_1234 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sA_L3_next_383_reg_1640 <= sA_L3_reg_7910;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L3_next_383_reg_1640 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_1_next_347_reg_1146 <= sB_L1_1_fu_3409_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_1_next_347_reg_1146 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_2_next_346_reg_1161 <= sB_L1_2_fu_3840_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_2_next_346_reg_1161 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_3_next_345_reg_1176 <= sB_L1_3_fu_4271_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_3_next_345_reg_1176 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_4_next_344_reg_1191 <= sB_L1_4_fu_4702_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_4_next_344_reg_1191 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_1_next_378_reg_1220 <= sB_L2_1_reg_7773;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_1_next_378_reg_1220 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_2_next_379_reg_1206 <= sB_L2_2_reg_7832;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_2_next_379_reg_1206 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sB_L3_next_384_reg_1626 <= sB_L3_reg_7905;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L3_next_384_reg_1626 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V32_reg_712 <= t_V_9_reg_7178;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V32_reg_712 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_130_reg_740 <= t_V_10_reg_7168;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_130_reg_740 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_228_reg_768 <= t_V_11_reg_7158;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_228_reg_768 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_326_reg_796 <= t_V_12_reg_7148;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_326_reg_796 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_425_reg_810 <= t_V_13_reg_7143;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_425_reg_810 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_527_reg_782 <= t_V_14_reg_7153;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_527_reg_782 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_629_reg_754 <= t_V_15_reg_7163;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_629_reg_754 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_731_reg_726 <= t_V_16_reg_7173;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_731_reg_726 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        t_V_834_reg_1752 <= ap_phi_mux_t_V_phi_fu_1785_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_834_reg_1752 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_935_reg_698 <= t_V_17_reg_7325;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_935_reg_698 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_1_next_359_reg_966 <= vA_L1_1_fu_3495_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_1_next_359_reg_966 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_2_next_358_reg_981 <= vA_L1_2_fu_3926_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_2_next_358_reg_981 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_3_next_357_reg_996 <= vA_L1_3_fu_4357_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_3_next_357_reg_996 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_4_next_356_reg_1011 <= vA_L1_4_fu_4788_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_4_next_356_reg_1011 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_1_next_139_reg_1318 <= vA_L2_1_reg_7788;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_1_next_139_reg_1318 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_2_next_138_reg_1332 <= vA_L2_2_reg_7847;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_2_next_138_reg_1332 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vA_L3_next_181_reg_1668 <= vA_L3_reg_7920;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L3_next_181_reg_1668 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next63_reg_906 <= valid_L1_1_4_fu_3527_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next63_reg_906 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_155_reg_1026 <= vB_L1_1_fu_3467_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next_155_reg_1026 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next62_reg_921 <= valid_L1_2_4_fu_3958_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next62_reg_921 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_154_reg_1041 <= vB_L1_2_fu_3898_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next_154_reg_1041 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next61_reg_936 <= valid_L1_3_4_fu_4389_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next61_reg_936 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_153_reg_1056 <= vB_L1_3_fu_4329_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next_153_reg_1056 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next60_reg_951 <= valid_L1_4_4_fu_4820_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next60_reg_951 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_152_reg_1071 <= vB_L1_4_fu_4760_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next_152_reg_1071 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next41_reg_1290 <= valid_L2_1_4_reg_7793;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next41_reg_1290 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next_137_reg_1346 <= vB_L2_1_reg_7783;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next_137_reg_1346 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next40_reg_1304 <= valid_L2_2_4_reg_7852;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next40_reg_1304 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next_136_reg_1360 <= vB_L2_2_reg_7842;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next_136_reg_1360 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next80_reg_1682 <= valid_L3_reg_7925;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next80_reg_1682 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next_182_reg_1654 <= vB_L3_reg_7915;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next_182_reg_1654 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln56_1_reg_7465 <= and_ln56_1_fu_2616_p2;
        and_ln56_2_reg_7512 <= and_ln56_2_fu_2836_p2;
        and_ln56_3_reg_7559 <= and_ln56_3_fu_3056_p2;
        and_ln56_reg_7418 <= and_ln56_fu_2396_p2;
        bx_V92_phi_reg_836_pp0_iter1_reg <= bx_V92_phi_reg_836;
        icmp_ln467_reg_7330 <= icmp_ln467_fu_2186_p2;
        icmp_ln467_reg_7330_pp0_iter1_reg <= icmp_ln467_reg_7330;
        icmp_ln879_reg_7319 <= icmp_ln879_fu_2174_p2;
        icmp_ln879_reg_7319_pp0_iter1_reg <= icmp_ln879_reg_7319;
        icmp_ln887_1_reg_7235 <= icmp_ln887_1_fu_2090_p2;
        icmp_ln887_2_reg_7247 <= icmp_ln887_2_fu_2102_p2;
        icmp_ln887_3_reg_7259 <= icmp_ln887_3_fu_2114_p2;
        icmp_ln887_4_reg_7271 <= icmp_ln887_4_fu_2126_p2;
        icmp_ln887_5_reg_7283 <= icmp_ln887_5_fu_2138_p2;
        icmp_ln887_6_reg_7295 <= icmp_ln887_6_fu_2150_p2;
        icmp_ln887_7_reg_7307 <= icmp_ln887_7_fu_2162_p2;
        icmp_ln887_reg_7223 <= icmp_ln887_fu_2078_p2;
        icmp_ln895_1_reg_7241 <= icmp_ln895_1_fu_2096_p2;
        icmp_ln895_2_reg_7253 <= icmp_ln895_2_fu_2108_p2;
        icmp_ln895_3_reg_7265 <= icmp_ln895_3_fu_2120_p2;
        icmp_ln895_4_reg_7277 <= icmp_ln895_4_fu_2132_p2;
        icmp_ln895_5_reg_7289 <= icmp_ln895_5_fu_2144_p2;
        icmp_ln895_6_reg_7301 <= icmp_ln895_6_fu_2156_p2;
        icmp_ln895_7_reg_7313 <= icmp_ln895_7_fu_2168_p2;
        icmp_ln895_reg_7229 <= icmp_ln895_fu_2084_p2;
        p_phi_reg_824_pp0_iter1_reg <= p_phi_reg_824;
        select_ln56_1_reg_7425 <= select_ln56_1_fu_2416_p3;
        select_ln56_3_reg_7472 <= select_ln56_3_fu_2636_p3;
        select_ln56_5_reg_7519 <= select_ln56_5_fu_2856_p3;
        select_ln56_7_reg_7566 <= select_ln56_7_fu_3076_p3;
        valid1_reg_7334 <= valid1_fu_2192_p2;
        valid2_reg_7342 <= valid2_fu_2196_p2;
        valid3_reg_7350 <= valid3_fu_2200_p2;
        valid4_reg_7358 <= valid4_fu_2204_p2;
        valid5_reg_7366 <= valid5_fu_2208_p2;
        valid6_reg_7374 <= valid6_fu_2212_p2;
        valid7_reg_7382 <= valid7_fu_2216_p2;
        valid8_reg_7390 <= valid8_fu_2220_p2;
        xor_ln50_1_reg_7398 <= xor_ln50_1_fu_2242_p2;
        xor_ln50_3_reg_7445 <= xor_ln50_3_fu_2462_p2;
        xor_ln50_5_reg_7492 <= xor_ln50_5_fu_2682_p2;
        xor_ln50_7_reg_7539 <= xor_ln50_7_fu_2902_p2;
        xor_ln51_1_reg_7455 <= xor_ln51_1_fu_2486_p2;
        xor_ln51_2_reg_7502 <= xor_ln51_2_fu_2706_p2;
        xor_ln51_3_reg_7549 <= xor_ln51_3_fu_2926_p2;
        xor_ln51_reg_7408 <= xor_ln51_fu_2266_p2;
        xor_ln84_1_reg_7480 <= xor_ln84_1_fu_2648_p2;
        xor_ln84_2_reg_7527 <= xor_ln84_2_fu_2868_p2;
        xor_ln84_3_reg_7574 <= xor_ln84_3_fu_3088_p2;
        xor_ln84_reg_7433 <= xor_ln84_fu_2428_p2;
        xor_ln93_1_reg_7486 <= xor_ln93_1_fu_2658_p2;
        xor_ln93_2_reg_7533 <= xor_ln93_2_fu_2878_p2;
        xor_ln93_3_reg_7580 <= xor_ln93_3_fu_3098_p2;
        xor_ln93_reg_7439 <= xor_ln93_fu_2438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        best_delta_phi_V_1_fu_252 <= best_delta_phi_V_4_fu_7025_p3;
        projseed_V_1_fu_260 <= projseed_V_fu_7041_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bx_V92_phi_reg_836_pp0_iter2_reg <= bx_V92_phi_reg_836_pp0_iter1_reg;
        bx_V92_phi_reg_836_pp0_iter3_reg <= bx_V92_phi_reg_836_pp0_iter2_reg;
        bx_V92_phi_reg_836_pp0_iter4_reg <= bx_V92_phi_reg_836_pp0_iter3_reg;
        delta_phi_V_reg_7981 <= delta_phi_V_fu_6841_p2;
        icmp_ln467_reg_7330_pp0_iter2_reg <= icmp_ln467_reg_7330_pp0_iter1_reg;
        icmp_ln467_reg_7330_pp0_iter3_reg <= icmp_ln467_reg_7330_pp0_iter2_reg;
        icmp_ln467_reg_7330_pp0_iter4_reg <= icmp_ln467_reg_7330_pp0_iter3_reg;
        icmp_ln467_reg_7330_pp0_iter5_reg <= icmp_ln467_reg_7330_pp0_iter4_reg;
        icmp_ln879_reg_7319_pp0_iter2_reg <= icmp_ln879_reg_7319_pp0_iter1_reg;
        icmp_ln879_reg_7319_pp0_iter3_reg <= icmp_ln879_reg_7319_pp0_iter2_reg;
        icmp_ln879_reg_7319_pp0_iter4_reg <= icmp_ln879_reg_7319_pp0_iter3_reg;
        icmp_ln879_reg_7319_pp0_iter5_reg <= icmp_ln879_reg_7319_pp0_iter4_reg;
        icmp_ln883_reg_7945 <= icmp_ln883_fu_6705_p2;
        icmp_ln883_reg_7945_pp0_iter4_reg <= icmp_ln883_reg_7945;
        icmp_ln883_reg_7945_pp0_iter5_reg <= icmp_ln883_reg_7945_pp0_iter4_reg;
        p_Result_i24_reg_7864 <= {{cm_L2_1_next_data_V_fu_5312_p3[13:7]}};
        p_Result_i27_reg_7872 <= {{cm_L2_2_next_data_V_fu_5964_p3[13:7]}};
        p_phi_reg_824_pp0_iter2_reg <= p_phi_reg_824_pp0_iter1_reg;
        p_phi_reg_824_pp0_iter3_reg <= p_phi_reg_824_pp0_iter2_reg;
        p_phi_reg_824_pp0_iter4_reg <= p_phi_reg_824_pp0_iter3_reg;
        p_phi_reg_824_pp0_iter5_reg <= p_phi_reg_824_pp0_iter4_reg;
        proj_data_V_reg_7951 <= allproj_dataarray_data_V_q0;
        projseed_next_V_reg_7966 <= {{allproj_dataarray_data_V_q0[57:55]}};
        stub_r_V_reg_7956 <= {{allstub_dataarray_data_V_q0[35:29]}};
        stub_z_V_reg_7961 <= {{allstub_dataarray_data_V_q0[28:21]}};
        stubid_V_reg_7930 <= stubid_V_fu_6675_p1;
        stubid_V_reg_7930_pp0_iter4_reg <= stubid_V_reg_7930;
        stubid_V_reg_7930_pp0_iter5_reg <= stubid_V_reg_7930_pp0_iter4_reg;
        tmp_11_reg_7971 <= {{allproj_dataarray_data_V_q0[26:19]}};
        tmp_12_reg_7976 <= {{grp_fu_7116_p3[15:10]}};
        tmp_15_reg_7988 <= delta_phi_V_fu_6841_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V92_rewind_reg_572 <= bx_V92_phi_reg_836;
        p_rewind_reg_558 <= p_phi_reg_824;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V92_phi_reg_836_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cm_L1_1_next_data_V_reg_7596 <= cm_L1_1_next_data_V_fu_3379_p3;
        cm_L1_2_next_data_V_reg_7636 <= cm_L1_2_next_data_V_fu_3810_p3;
        cm_L1_3_next_data_V_reg_7676 <= cm_L1_3_next_data_V_fu_4241_p3;
        cm_L1_4_next_data_V_reg_7716 <= cm_L1_4_next_data_V_fu_4672_p3;
        cm_L2_1_next_data_V_reg_7766 <= cm_L2_1_next_data_V_fu_5312_p3;
        cm_L2_2_next_data_V_reg_7825 <= cm_L2_2_next_data_V_fu_5964_p3;
        sA_L2_1_reg_7778 <= sA_L2_1_fu_5378_p3;
        sA_L2_2_reg_7837 <= sA_L2_2_fu_6030_p3;
        sB_L2_1_reg_7773 <= sB_L2_1_fu_5348_p3;
        sB_L2_2_reg_7832 <= sB_L2_2_fu_6000_p3;
        tmpA_L1_1_data_V_reg_7591 <= tmpA_L1_1_data_V_fu_3348_p3;
        tmpA_L1_2_data_V_reg_7631 <= tmpA_L1_2_data_V_fu_3779_p3;
        tmpA_L1_3_data_V_reg_7671 <= tmpA_L1_3_data_V_fu_4210_p3;
        tmpA_L1_4_data_V_reg_7711 <= tmpA_L1_4_data_V_fu_4641_p3;
        tmpA_L2_1_data_V_reg_7761 <= tmpA_L2_1_data_V_fu_5280_p3;
        tmpA_L2_2_data_V_reg_7820 <= tmpA_L2_2_data_V_fu_5932_p3;
        tmpB_L1_1_data_V_reg_7586 <= tmpB_L1_1_data_V_fu_3316_p3;
        tmpB_L1_2_data_V_reg_7626 <= tmpB_L1_2_data_V_fu_3747_p3;
        tmpB_L1_3_data_V_reg_7666 <= tmpB_L1_3_data_V_fu_4178_p3;
        tmpB_L1_4_data_V_reg_7706 <= tmpB_L1_4_data_V_fu_4609_p3;
        tmpB_L2_1_data_V_reg_7756 <= tmpB_L2_1_data_V_fu_5248_p3;
        tmpB_L2_2_data_V_reg_7815 <= tmpB_L2_2_data_V_fu_5900_p3;
        vA_L2_1_reg_7788 <= vA_L2_1_fu_5438_p3;
        vA_L2_2_reg_7847 <= vA_L2_2_fu_6090_p3;
        vB_L2_1_reg_7783 <= vB_L2_1_fu_5408_p3;
        vB_L2_2_reg_7842 <= vB_L2_2_fu_6060_p3;
        valid_L2_1_4_reg_7793 <= valid_L2_1_4_fu_5472_p3;
        valid_L2_2_4_reg_7852 <= valid_L2_2_4_fu_6124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L3_next_data_V_reg_7900 <= cm_L3_next_data_V_fu_6501_p3;
        id_V_fu_256 <= {{cm_L3_next_data_V_fu_6501_p3[13:7]}};
        sA_L3_reg_7910 <= sA_L3_fu_6567_p3;
        sB_L3_reg_7905 <= sB_L3_fu_6537_p3;
        tmpA_L3_data_V_reg_7895 <= tmpA_L3_data_V_fu_6470_p3;
        tmpB_L3_data_V_reg_7890 <= tmpB_L3_data_V_fu_6439_p3;
        vA_L3_reg_7920 <= vA_L3_fu_6624_p3;
        vB_L3_reg_7915 <= vB_L3_fu_6595_p3;
        valid_L3_reg_7925 <= valid_L3_fu_6657_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_10_reg_7168 <= t_V_10_fu_1938_p3;
        t_V_11_reg_7158 <= t_V_11_fu_1910_p3;
        t_V_12_reg_7148 <= t_V_12_fu_1882_p3;
        t_V_13_reg_7143 <= t_V_13_fu_1868_p3;
        t_V_14_reg_7153 <= t_V_14_fu_1896_p3;
        t_V_15_reg_7163 <= t_V_15_fu_1924_p3;
        t_V_16_reg_7173 <= t_V_16_fu_1952_p3;
        t_V_17_reg_7325 <= t_V_17_fu_2180_p2;
        t_V_9_reg_7178 <= t_V_9_fu_1966_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_phi1_ce0 = 1'b1;
    end else begin
        LUT_matchcut_phi1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_z2_ce0 = 1'b1;
    end else begin
        LUT_matchcut_z2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allproj_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allproj_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allstub_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allstub_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V92_rewind_phi_fu_576_p6 = bx_V92_phi_reg_836;
    end else begin
        ap_phi_mux_bx_V92_rewind_phi_fu_576_p6 = bx_V92_rewind_reg_572;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1378_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1378_p6 = cm_L1_1_next_data_V_reg_7596;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1378_p6 = cm_L1_1_next_data_V23_reg_1374;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1378_p6 = cm_L1_1_next_data_V23_reg_1374;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6 = tmpB_L1_1_data_V_reg_7586;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6 = cm_L1_1_next_data_V_215_reg_1486;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6 = cm_L1_1_next_data_V_215_reg_1486;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1392_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1392_p6 = cm_L1_2_next_data_V_reg_7636;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1392_p6 = cm_L1_2_next_data_V22_reg_1388;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1392_p6 = cm_L1_2_next_data_V22_reg_1388;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6 = tmpB_L1_2_data_V_reg_7626;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6 = cm_L1_2_next_data_V_214_reg_1500;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6 = cm_L1_2_next_data_V_214_reg_1500;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1406_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1406_p6 = cm_L1_3_next_data_V_reg_7676;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1406_p6 = cm_L1_3_next_data_V21_reg_1402;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1406_p6 = cm_L1_3_next_data_V21_reg_1402;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6 = tmpB_L1_3_data_V_reg_7666;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6 = cm_L1_3_next_data_V_213_reg_1514;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6 = cm_L1_3_next_data_V_213_reg_1514;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1420_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1420_p6 = cm_L1_4_next_data_V_reg_7716;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1420_p6 = cm_L1_4_next_data_V20_reg_1416;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1420_p6 = cm_L1_4_next_data_V20_reg_1416;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6 = tmpB_L1_4_data_V_reg_7706;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6 = cm_L1_4_next_data_V_212_reg_1528;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6 = cm_L1_4_next_data_V_212_reg_1528;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1546_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1546_p6 = cm_L2_1_next_data_V_reg_7766;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1546_p6 = cm_L2_1_next_data_V11_reg_1542;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1546_p6 = cm_L2_1_next_data_V11_reg_1542;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 = tmpB_L2_1_data_V_reg_7756;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 = cm_L2_1_next_data_V_27_reg_1598;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 = cm_L2_1_next_data_V_27_reg_1598;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1560_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1560_p6 = cm_L2_2_next_data_V_reg_7825;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1560_p6 = cm_L2_2_next_data_V10_reg_1556;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1560_p6 = cm_L2_2_next_data_V10_reg_1556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 = tmpB_L2_2_data_V_reg_7815;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 = cm_L2_2_next_data_V_26_reg_1612;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 = cm_L2_2_next_data_V_26_reg_1612;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V2_phi_fu_1728_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V2_phi_fu_1728_p6 = cm_L3_next_data_V_reg_7900;
        end else begin
            ap_phi_mux_cm_L3_next_data_V2_phi_fu_1728_p6 = cm_L3_next_data_V2_reg_1724;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V2_phi_fu_1728_p6 = cm_L3_next_data_V2_reg_1724;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 = tmpB_L3_data_V_reg_7890;
        end else begin
            ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 = cm_L3_next_data_V_24_reg_1710;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 = cm_L3_next_data_V_24_reg_1710;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_546_p6 = 1'd1;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_546_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_546_p6 = do_init_reg_542;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_546_p6 = do_init_reg_542;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign67_phi_fu_854_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign67_phi_fu_854_p6 = read_L1_1_fu_4858_p2;
        end else begin
            ap_phi_mux_inread_assign67_phi_fu_854_p6 = inread_assign67_reg_850;
        end
    end else begin
        ap_phi_mux_inread_assign67_phi_fu_854_p6 = inread_assign67_reg_850;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_166_phi_fu_868_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_166_phi_fu_868_p6 = read_L1_2_fu_4882_p2;
        end else begin
            ap_phi_mux_inread_assign_166_phi_fu_868_p6 = inread_assign_166_reg_864;
        end
    end else begin
        ap_phi_mux_inread_assign_166_phi_fu_868_p6 = inread_assign_166_reg_864;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_265_phi_fu_882_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_265_phi_fu_882_p6 = read_L1_3_fu_5510_p2;
        end else begin
            ap_phi_mux_inread_assign_265_phi_fu_882_p6 = inread_assign_265_reg_878;
        end
    end else begin
        ap_phi_mux_inread_assign_265_phi_fu_882_p6 = inread_assign_265_reg_878;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_364_phi_fu_896_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_364_phi_fu_896_p6 = read_L1_4_fu_5534_p2;
        end else begin
            ap_phi_mux_inread_assign_364_phi_fu_896_p6 = inread_assign_364_reg_892;
        end
    end else begin
        ap_phi_mux_inread_assign_364_phi_fu_896_p6 = inread_assign_364_reg_892;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_443_phi_fu_1266_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_443_phi_fu_1266_p6 = read_L2_1_fu_6167_p2;
        end else begin
            ap_phi_mux_inread_assign_443_phi_fu_1266_p6 = inread_assign_443_reg_1262;
        end
    end else begin
        ap_phi_mux_inread_assign_443_phi_fu_1266_p6 = inread_assign_443_reg_1262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_542_phi_fu_1280_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_542_phi_fu_1280_p6 = read_L2_2_fu_6184_p2;
        end else begin
            ap_phi_mux_inread_assign_542_phi_fu_1280_p6 = inread_assign_542_reg_1276;
        end
    end else begin
        ap_phi_mux_inread_assign_542_phi_fu_1280_p6 = inread_assign_542_reg_1276;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_1417_phi_fu_1462_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_1417_phi_fu_1462_p6 = tmpA_L1_3_data_V_reg_7671;
        end else begin
            ap_phi_mux_p_Val2_1417_phi_fu_1462_p6 = p_Val2_1417_reg_1458;
        end
    end else begin
        ap_phi_mux_p_Val2_1417_phi_fu_1462_p6 = p_Val2_1417_reg_1458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_2016_phi_fu_1476_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_2016_phi_fu_1476_p6 = tmpA_L1_4_data_V_reg_7711;
        end else begin
            ap_phi_mux_p_Val2_2016_phi_fu_1476_p6 = p_Val2_2016_reg_1472;
        end
    end else begin
        ap_phi_mux_p_Val2_2016_phi_fu_1476_p6 = p_Val2_2016_reg_1472;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_269_phi_fu_1574_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_269_phi_fu_1574_p6 = tmpA_L2_1_data_V_reg_7761;
        end else begin
            ap_phi_mux_p_Val2_269_phi_fu_1574_p6 = p_Val2_269_reg_1570;
        end
    end else begin
        ap_phi_mux_p_Val2_269_phi_fu_1574_p6 = p_Val2_269_reg_1570;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_308_phi_fu_1588_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_308_phi_fu_1588_p6 = tmpA_L2_2_data_V_reg_7820;
        end else begin
            ap_phi_mux_p_Val2_308_phi_fu_1588_p6 = p_Val2_308_reg_1584;
        end
    end else begin
        ap_phi_mux_p_Val2_308_phi_fu_1588_p6 = p_Val2_308_reg_1584;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_319_phi_fu_1434_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_319_phi_fu_1434_p6 = tmpA_L1_1_data_V_reg_7591;
        end else begin
            ap_phi_mux_p_Val2_319_phi_fu_1434_p6 = p_Val2_319_reg_1430;
        end
    end else begin
        ap_phi_mux_p_Val2_319_phi_fu_1434_p6 = p_Val2_319_reg_1430;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_345_phi_fu_1700_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_345_phi_fu_1700_p6 = tmpA_L3_data_V_reg_7895;
        end else begin
            ap_phi_mux_p_Val2_345_phi_fu_1700_p6 = p_Val2_345_reg_1696;
        end
    end else begin
        ap_phi_mux_p_Val2_345_phi_fu_1700_p6 = p_Val2_345_reg_1696;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_818_phi_fu_1448_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_818_phi_fu_1448_p6 = tmpA_L1_2_data_V_reg_7631;
        end else begin
            ap_phi_mux_p_Val2_818_phi_fu_1448_p6 = p_Val2_818_reg_1444;
        end
    end else begin
        ap_phi_mux_p_Val2_818_phi_fu_1448_p6 = p_Val2_818_reg_1444;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_546_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_828_p4 = ap_phi_mux_p_rewind_phi_fu_562_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_546_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_828_p4 = trunc_ln209_fu_1793_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_828_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_824;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln467_reg_7330 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_562_p6 = p_phi_reg_824;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_562_p6 = p_rewind_reg_558;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read1_0_i75_phi_fu_590_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read1_0_i75_phi_fu_590_p6 = read1_next_fu_2254_p2;
        end else begin
            ap_phi_mux_read1_0_i75_phi_fu_590_p6 = read1_0_i75_reg_586;
        end
    end else begin
        ap_phi_mux_read1_0_i75_phi_fu_590_p6 = read1_0_i75_reg_586;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read2_0_i74_phi_fu_604_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read2_0_i74_phi_fu_604_p6 = read2_next_fu_2278_p2;
        end else begin
            ap_phi_mux_read2_0_i74_phi_fu_604_p6 = read2_0_i74_reg_600;
        end
    end else begin
        ap_phi_mux_read2_0_i74_phi_fu_604_p6 = read2_0_i74_reg_600;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read3_0_i73_phi_fu_618_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read3_0_i73_phi_fu_618_p6 = read3_next_fu_2474_p2;
        end else begin
            ap_phi_mux_read3_0_i73_phi_fu_618_p6 = read3_0_i73_reg_614;
        end
    end else begin
        ap_phi_mux_read3_0_i73_phi_fu_618_p6 = read3_0_i73_reg_614;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read4_0_i72_phi_fu_632_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read4_0_i72_phi_fu_632_p6 = read4_next_fu_2498_p2;
        end else begin
            ap_phi_mux_read4_0_i72_phi_fu_632_p6 = read4_0_i72_reg_628;
        end
    end else begin
        ap_phi_mux_read4_0_i72_phi_fu_632_p6 = read4_0_i72_reg_628;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read5_0_i71_phi_fu_646_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read5_0_i71_phi_fu_646_p6 = read5_next_fu_2694_p2;
        end else begin
            ap_phi_mux_read5_0_i71_phi_fu_646_p6 = read5_0_i71_reg_642;
        end
    end else begin
        ap_phi_mux_read5_0_i71_phi_fu_646_p6 = read5_0_i71_reg_642;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read6_0_i70_phi_fu_660_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read6_0_i70_phi_fu_660_p6 = read6_next_fu_2718_p2;
        end else begin
            ap_phi_mux_read6_0_i70_phi_fu_660_p6 = read6_0_i70_reg_656;
        end
    end else begin
        ap_phi_mux_read6_0_i70_phi_fu_660_p6 = read6_0_i70_reg_656;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read7_0_i69_phi_fu_674_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read7_0_i69_phi_fu_674_p6 = read7_next_fu_2914_p2;
        end else begin
            ap_phi_mux_read7_0_i69_phi_fu_674_p6 = read7_0_i69_reg_670;
        end
    end else begin
        ap_phi_mux_read7_0_i69_phi_fu_674_p6 = read7_0_i69_reg_670;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_read8_0_i68_phi_fu_688_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_read8_0_i68_phi_fu_688_p6 = read8_next_fu_2938_p2;
        end else begin
            ap_phi_mux_read8_0_i68_phi_fu_688_p6 = read8_0_i68_reg_684;
        end
    end else begin
        ap_phi_mux_read8_0_i68_phi_fu_688_p6 = read8_0_i68_reg_684;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6 = sA_L1_1_fu_3439_p3;
        end else begin
            ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6 = sA_L1_1_next_351_reg_1086;
        end
    end else begin
        ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6 = sA_L1_1_next_351_reg_1086;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6 = sA_L1_2_fu_3870_p3;
        end else begin
            ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6 = sA_L1_2_next_350_reg_1101;
        end
    end else begin
        ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6 = sA_L1_2_next_350_reg_1101;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6 = sA_L1_3_fu_4301_p3;
        end else begin
            ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6 = sA_L1_3_next_349_reg_1116;
        end
    end else begin
        ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6 = sA_L1_3_next_349_reg_1116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6 = sA_L1_4_fu_4732_p3;
        end else begin
            ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6 = sA_L1_4_next_348_reg_1131;
        end
    end else begin
        ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6 = sA_L1_4_next_348_reg_1131;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6 = sA_L2_1_reg_7778;
        end else begin
            ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6 = sA_L2_1_next_376_reg_1248;
        end
    end else begin
        ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6 = sA_L2_1_next_376_reg_1248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6 = sA_L2_2_reg_7837;
        end else begin
            ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6 = sA_L2_2_next_377_reg_1234;
        end
    end else begin
        ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6 = sA_L2_2_next_377_reg_1234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6 = sA_L3_reg_7910;
        end else begin
            ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6 = sA_L3_next_383_reg_1640;
        end
    end else begin
        ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6 = sA_L3_next_383_reg_1640;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6 = sB_L1_1_fu_3409_p3;
        end else begin
            ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6 = sB_L1_1_next_347_reg_1146;
        end
    end else begin
        ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6 = sB_L1_1_next_347_reg_1146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6 = sB_L1_2_fu_3840_p3;
        end else begin
            ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6 = sB_L1_2_next_346_reg_1161;
        end
    end else begin
        ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6 = sB_L1_2_next_346_reg_1161;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6 = sB_L1_3_fu_4271_p3;
        end else begin
            ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6 = sB_L1_3_next_345_reg_1176;
        end
    end else begin
        ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6 = sB_L1_3_next_345_reg_1176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6 = sB_L1_4_fu_4702_p3;
        end else begin
            ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6 = sB_L1_4_next_344_reg_1191;
        end
    end else begin
        ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6 = sB_L1_4_next_344_reg_1191;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6 = sB_L2_1_reg_7773;
        end else begin
            ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6 = sB_L2_1_next_378_reg_1220;
        end
    end else begin
        ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6 = sB_L2_1_next_378_reg_1220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6 = sB_L2_2_reg_7832;
        end else begin
            ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6 = sB_L2_2_next_379_reg_1206;
        end
    end else begin
        ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6 = sB_L2_2_next_379_reg_1206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6 = sB_L3_reg_7905;
        end else begin
            ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6 = sB_L3_next_384_reg_1626;
        end
    end else begin
        ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6 = sB_L3_next_384_reg_1626;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V32_phi_fu_716_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V32_phi_fu_716_p6 = t_V_9_reg_7178;
        end else begin
            ap_phi_mux_t_V32_phi_fu_716_p6 = t_V32_reg_712;
        end
    end else begin
        ap_phi_mux_t_V32_phi_fu_716_p6 = t_V32_reg_712;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_130_phi_fu_744_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_130_phi_fu_744_p6 = t_V_10_reg_7168;
        end else begin
            ap_phi_mux_t_V_130_phi_fu_744_p6 = t_V_130_reg_740;
        end
    end else begin
        ap_phi_mux_t_V_130_phi_fu_744_p6 = t_V_130_reg_740;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_228_phi_fu_772_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_228_phi_fu_772_p6 = t_V_11_reg_7158;
        end else begin
            ap_phi_mux_t_V_228_phi_fu_772_p6 = t_V_228_reg_768;
        end
    end else begin
        ap_phi_mux_t_V_228_phi_fu_772_p6 = t_V_228_reg_768;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_326_phi_fu_800_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_326_phi_fu_800_p6 = t_V_12_reg_7148;
        end else begin
            ap_phi_mux_t_V_326_phi_fu_800_p6 = t_V_326_reg_796;
        end
    end else begin
        ap_phi_mux_t_V_326_phi_fu_800_p6 = t_V_326_reg_796;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_425_phi_fu_814_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_425_phi_fu_814_p6 = t_V_13_reg_7143;
        end else begin
            ap_phi_mux_t_V_425_phi_fu_814_p6 = t_V_425_reg_810;
        end
    end else begin
        ap_phi_mux_t_V_425_phi_fu_814_p6 = t_V_425_reg_810;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_527_phi_fu_786_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_527_phi_fu_786_p6 = t_V_14_reg_7153;
        end else begin
            ap_phi_mux_t_V_527_phi_fu_786_p6 = t_V_527_reg_782;
        end
    end else begin
        ap_phi_mux_t_V_527_phi_fu_786_p6 = t_V_527_reg_782;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_629_phi_fu_758_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_629_phi_fu_758_p6 = t_V_15_reg_7163;
        end else begin
            ap_phi_mux_t_V_629_phi_fu_758_p6 = t_V_629_reg_754;
        end
    end else begin
        ap_phi_mux_t_V_629_phi_fu_758_p6 = t_V_629_reg_754;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_731_phi_fu_730_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_731_phi_fu_730_p6 = t_V_16_reg_7173;
        end else begin
            ap_phi_mux_t_V_731_phi_fu_730_p6 = t_V_731_reg_726;
        end
    end else begin
        ap_phi_mux_t_V_731_phi_fu_730_p6 = t_V_731_reg_726;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_741)) begin
        if ((icmp_ln467_reg_7330 == 1'd1)) begin
            ap_phi_mux_t_V_935_phi_fu_702_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7330 == 1'd0)) begin
            ap_phi_mux_t_V_935_phi_fu_702_p6 = t_V_17_reg_7325;
        end else begin
            ap_phi_mux_t_V_935_phi_fu_702_p6 = t_V_935_reg_698;
        end
    end else begin
        ap_phi_mux_t_V_935_phi_fu_702_p6 = t_V_935_reg_698;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln865_fu_7078_p2)) begin
        ap_phi_mux_t_V_phi_fu_1785_p4 = t_V_834_reg_1752;
    end else if ((1'd1 == and_ln865_fu_7078_p2)) begin
        ap_phi_mux_t_V_phi_fu_1785_p4 = nmcout1_V_fu_7107_p2;
    end else begin
        ap_phi_mux_t_V_phi_fu_1785_p4 = ap_phi_reg_pp0_iter6_t_V_reg_1781;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_1_next_359_phi_fu_970_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_1_next_359_phi_fu_970_p6 = vA_L1_1_fu_3495_p3;
        end else begin
            ap_phi_mux_vA_L1_1_next_359_phi_fu_970_p6 = vA_L1_1_next_359_reg_966;
        end
    end else begin
        ap_phi_mux_vA_L1_1_next_359_phi_fu_970_p6 = vA_L1_1_next_359_reg_966;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_2_next_358_phi_fu_985_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_2_next_358_phi_fu_985_p6 = vA_L1_2_fu_3926_p3;
        end else begin
            ap_phi_mux_vA_L1_2_next_358_phi_fu_985_p6 = vA_L1_2_next_358_reg_981;
        end
    end else begin
        ap_phi_mux_vA_L1_2_next_358_phi_fu_985_p6 = vA_L1_2_next_358_reg_981;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_3_next_357_phi_fu_1000_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_3_next_357_phi_fu_1000_p6 = vA_L1_3_fu_4357_p3;
        end else begin
            ap_phi_mux_vA_L1_3_next_357_phi_fu_1000_p6 = vA_L1_3_next_357_reg_996;
        end
    end else begin
        ap_phi_mux_vA_L1_3_next_357_phi_fu_1000_p6 = vA_L1_3_next_357_reg_996;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_4_next_356_phi_fu_1015_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_4_next_356_phi_fu_1015_p6 = vA_L1_4_fu_4788_p3;
        end else begin
            ap_phi_mux_vA_L1_4_next_356_phi_fu_1015_p6 = vA_L1_4_next_356_reg_1011;
        end
    end else begin
        ap_phi_mux_vA_L1_4_next_356_phi_fu_1015_p6 = vA_L1_4_next_356_reg_1011;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 = vA_L2_1_reg_7788;
        end else begin
            ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 = vA_L2_1_next_139_reg_1318;
        end
    end else begin
        ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 = vA_L2_1_next_139_reg_1318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 = vA_L2_2_reg_7847;
        end else begin
            ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 = vA_L2_2_next_138_reg_1332;
        end
    end else begin
        ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 = vA_L2_2_next_138_reg_1332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 = vA_L3_reg_7920;
        end else begin
            ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 = vA_L3_next_181_reg_1668;
        end
    end else begin
        ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 = vA_L3_next_181_reg_1668;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6 = valid_L1_1_4_fu_3527_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6 = valid_L1_1_next63_reg_906;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6 = valid_L1_1_next63_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next_155_phi_fu_1030_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next_155_phi_fu_1030_p6 = vB_L1_1_fu_3467_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next_155_phi_fu_1030_p6 = valid_L1_1_next_155_reg_1026;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next_155_phi_fu_1030_p6 = valid_L1_1_next_155_reg_1026;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6 = valid_L1_2_4_fu_3958_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6 = valid_L1_2_next62_reg_921;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6 = valid_L1_2_next62_reg_921;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next_154_phi_fu_1045_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next_154_phi_fu_1045_p6 = vB_L1_2_fu_3898_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next_154_phi_fu_1045_p6 = valid_L1_2_next_154_reg_1041;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next_154_phi_fu_1045_p6 = valid_L1_2_next_154_reg_1041;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6 = valid_L1_3_4_fu_4389_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6 = valid_L1_3_next61_reg_936;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6 = valid_L1_3_next61_reg_936;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next_153_phi_fu_1060_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next_153_phi_fu_1060_p6 = vB_L1_3_fu_4329_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next_153_phi_fu_1060_p6 = valid_L1_3_next_153_reg_1056;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next_153_phi_fu_1060_p6 = valid_L1_3_next_153_reg_1056;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6 = valid_L1_4_4_fu_4820_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6 = valid_L1_4_next60_reg_951;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6 = valid_L1_4_next60_reg_951;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next_152_phi_fu_1075_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next_152_phi_fu_1075_p6 = vB_L1_4_fu_4760_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next_152_phi_fu_1075_p6 = valid_L1_4_next_152_reg_1071;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next_152_phi_fu_1075_p6 = valid_L1_4_next_152_reg_1071;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6 = valid_L2_1_4_reg_7793;
        end else begin
            ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6 = valid_L2_1_next41_reg_1290;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6 = valid_L2_1_next41_reg_1290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 = vB_L2_1_reg_7783;
        end else begin
            ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 = valid_L2_1_next_137_reg_1346;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 = valid_L2_1_next_137_reg_1346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6 = valid_L2_2_4_reg_7852;
        end else begin
            ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6 = valid_L2_2_next40_reg_1304;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6 = valid_L2_2_next40_reg_1304;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 = vB_L2_2_reg_7842;
        end else begin
            ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 = valid_L2_2_next_136_reg_1360;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 = valid_L2_2_next_136_reg_1360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next80_phi_fu_1686_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next80_phi_fu_1686_p6 = valid_L3_reg_7925;
        end else begin
            ap_phi_mux_valid_L3_next80_phi_fu_1686_p6 = valid_L3_next80_reg_1682;
        end
    end else begin
        ap_phi_mux_valid_L3_next80_phi_fu_1686_p6 = valid_L3_next80_reg_1682;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7330_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 = vB_L3_reg_7915;
        end else begin
            ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 = valid_L3_next_182_reg_1654;
        end
    end else begin
        ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 = valid_L3_next_182_reg_1654;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_fu_2186_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7330_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln865_fu_7078_p2) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_matchcut_phi1_address0 = zext_ln544_fu_6855_p1;

assign LUT_matchcut_z2_address0 = zext_ln544_fu_6855_p1;

assign absval_V_1_fu_6927_p3 = ((tmp_15_reg_7988[0:0] === 1'b1) ? sub_ln214_1_fu_6922_p2 : delta_phi_V_reg_7981);

assign absval_V_fu_6914_p3 = ((tmp_13_fu_6900_p3[0:0] === 1'b1) ? sub_ln214_fu_6908_p2 : shl_ln_fu_6892_p3);

assign add_ln1354_fu_6880_p2 = ($signed(sext_ln1354_2_fu_6874_p1) + $signed(sext_ln1354_fu_6871_p1));

assign add_ln1503_fu_6835_p2 = ($signed(proj_phi_V_fu_6756_p4) + $signed(sext_ln1503_fu_6812_p1));

assign addr1_V_fu_1862_p2 = (7'd1 + ap_phi_mux_t_V_425_phi_fu_814_p6);

assign addr2_V_fu_1876_p2 = (7'd1 + ap_phi_mux_t_V_326_phi_fu_800_p6);

assign addr3_V_fu_1890_p2 = (7'd1 + ap_phi_mux_t_V_527_phi_fu_786_p6);

assign addr4_V_fu_1904_p2 = (7'd1 + ap_phi_mux_t_V_228_phi_fu_772_p6);

assign addr5_V_fu_1918_p2 = (7'd1 + ap_phi_mux_t_V_629_phi_fu_758_p6);

assign addr6_V_fu_1932_p2 = (7'd1 + ap_phi_mux_t_V_130_phi_fu_744_p6);

assign addr7_V_fu_1946_p2 = (7'd1 + ap_phi_mux_t_V_731_phi_fu_730_p6);

assign addr8_V_fu_1960_p2 = (7'd1 + ap_phi_mux_t_V32_phi_fu_716_p6);

assign allproj_dataarray_data_V_address0 = zext_ln42_8_fu_6687_p1;

assign allstub_dataarray_data_V_address0 = zext_ln42_9_fu_6700_p1;

assign and_ln50_10_fu_5492_p2 = (or_ln50_10_fu_5486_p2 & ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6);

assign and_ln50_2_fu_2456_p2 = (or_ln50_2_fu_2450_p2 & ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6);

assign and_ln50_4_fu_2676_p2 = (or_ln50_4_fu_2670_p2 & ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6);

assign and_ln50_6_fu_2896_p2 = (or_ln50_6_fu_2890_p2 & ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6);

assign and_ln50_8_fu_4840_p2 = (or_ln50_8_fu_4834_p2 & ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6);

assign and_ln50_fu_2236_p2 = (or_ln50_fu_2230_p2 & ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6);

assign and_ln51_10_fu_5516_p2 = (or_ln50_10_fu_5486_p2 & ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6);

assign and_ln51_2_fu_2480_p2 = (or_ln50_2_fu_2450_p2 & ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6);

assign and_ln51_4_fu_2700_p2 = (or_ln50_4_fu_2670_p2 & ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6);

assign and_ln51_6_fu_2920_p2 = (or_ln50_6_fu_2890_p2 & ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6);

assign and_ln51_8_fu_4864_p2 = (or_ln50_8_fu_4834_p2 & ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6);

assign and_ln51_fu_2260_p2 = (or_ln50_fu_2230_p2 & ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6);

assign and_ln55_1_fu_2516_p2 = (xor_ln55_3_fu_2510_p2 & ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6);

assign and_ln55_2_fu_2736_p2 = (xor_ln55_5_fu_2730_p2 & ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6);

assign and_ln55_3_fu_2956_p2 = (xor_ln55_7_fu_2950_p2 & ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6);

assign and_ln55_4_fu_4900_p2 = (xor_ln55_9_fu_4894_p2 & ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6);

assign and_ln55_5_fu_5552_p2 = (xor_ln55_11_fu_5546_p2 & ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6);

assign and_ln55_fu_2296_p2 = (xor_ln55_1_fu_2290_p2 & ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6);

assign and_ln56_1_fu_2616_p2 = (or_ln55_1_fu_2522_p2 & and_ln51_2_fu_2480_p2);

assign and_ln56_2_fu_2836_p2 = (or_ln55_2_fu_2742_p2 & and_ln51_4_fu_2700_p2);

assign and_ln56_3_fu_3056_p2 = (or_ln55_3_fu_2962_p2 & and_ln51_6_fu_2920_p2);

assign and_ln56_4_fu_5000_p2 = (or_ln55_4_fu_4906_p2 & and_ln51_8_fu_4864_p2);

assign and_ln56_5_fu_5652_p2 = (or_ln55_5_fu_5558_p2 & and_ln51_10_fu_5516_p2);

assign and_ln56_fu_2396_p2 = (or_ln55_fu_2302_p2 & and_ln51_fu_2260_p2);

assign and_ln57_10_fu_2802_p2 = (xor_ln57_2_fu_2784_p2 & and_ln57_9_fu_2796_p2);

assign and_ln57_11_fu_2808_p2 = (and_ln57_8_fu_2790_p2 & and_ln57_10_fu_2802_p2);

assign and_ln57_12_fu_3010_p2 = (or_ln56_3_fu_2974_p2 & or_ln55_3_fu_2962_p2);

assign and_ln57_13_fu_3016_p2 = (xor_ln50_6_fu_2884_p2 & or_ln57_10_fu_2986_p2);

assign and_ln57_14_fu_3022_p2 = (xor_ln57_3_fu_3004_p2 & and_ln57_13_fu_3016_p2);

assign and_ln57_15_fu_3028_p2 = (and_ln57_14_fu_3022_p2 & and_ln57_12_fu_3010_p2);

assign and_ln57_16_fu_4954_p2 = (or_ln56_4_fu_4918_p2 & or_ln55_4_fu_4906_p2);

assign and_ln57_17_fu_4960_p2 = (xor_ln50_8_fu_4828_p2 & or_ln57_13_fu_4930_p2);

assign and_ln57_18_fu_4966_p2 = (xor_ln57_4_fu_4948_p2 & and_ln57_17_fu_4960_p2);

assign and_ln57_19_fu_4972_p2 = (and_ln57_18_fu_4966_p2 & and_ln57_16_fu_4954_p2);

assign and_ln57_1_fu_2356_p2 = (xor_ln50_fu_2224_p2 & or_ln57_1_fu_2326_p2);

assign and_ln57_20_fu_5606_p2 = (or_ln56_5_fu_5570_p2 & or_ln55_5_fu_5558_p2);

assign and_ln57_21_fu_5612_p2 = (xor_ln50_10_fu_5480_p2 & or_ln57_16_fu_5582_p2);

assign and_ln57_22_fu_5618_p2 = (xor_ln57_5_fu_5600_p2 & and_ln57_21_fu_5612_p2);

assign and_ln57_23_fu_5624_p2 = (and_ln57_22_fu_5618_p2 & and_ln57_20_fu_5606_p2);

assign and_ln57_24_fu_6233_p2 = (xor_ln55_12_fu_6227_p2 & or_ln57_19_fu_6213_p2);

assign and_ln57_2_fu_2362_p2 = (xor_ln57_fu_2344_p2 & and_ln57_1_fu_2356_p2);

assign and_ln57_3_fu_2368_p2 = (and_ln57_fu_2350_p2 & and_ln57_2_fu_2362_p2);

assign and_ln57_4_fu_2570_p2 = (or_ln56_1_fu_2534_p2 & or_ln55_1_fu_2522_p2);

assign and_ln57_5_fu_2576_p2 = (xor_ln50_2_fu_2444_p2 & or_ln57_4_fu_2546_p2);

assign and_ln57_6_fu_2582_p2 = (xor_ln57_1_fu_2564_p2 & and_ln57_5_fu_2576_p2);

assign and_ln57_7_fu_2588_p2 = (and_ln57_6_fu_2582_p2 & and_ln57_4_fu_2570_p2);

assign and_ln57_8_fu_2790_p2 = (or_ln56_2_fu_2754_p2 & or_ln55_2_fu_2742_p2);

assign and_ln57_9_fu_2796_p2 = (xor_ln50_4_fu_2664_p2 & or_ln57_7_fu_2766_p2);

assign and_ln57_fu_2350_p2 = (or_ln56_fu_2314_p2 & or_ln55_fu_2302_p2);

assign and_ln74_12_fu_4370_p2 = (valid_L1_3_next61_reg_936 & icmp_ln74_11_fu_4365_p2);

assign and_ln74_13_fu_4376_p2 = (icmp_ln74_8_fu_4122_p2 & and_ln74_12_fu_4370_p2);

assign and_ln74_18_fu_4801_p2 = (valid_L1_4_next60_reg_951 & icmp_ln74_15_fu_4796_p2);

assign and_ln74_19_fu_4807_p2 = (icmp_ln74_12_fu_4553_p2 & and_ln74_18_fu_4801_p2);

assign and_ln74_1_fu_3514_p2 = (icmp_ln74_fu_3260_p2 & and_ln74_fu_3508_p2);

assign and_ln74_24_fu_5452_p2 = (icmp_ln74_19_fu_5446_p2 & ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6);

assign and_ln74_25_fu_5458_p2 = (icmp_ln74_16_fu_5206_p2 & and_ln74_24_fu_5452_p2);

assign and_ln74_30_fu_6104_p2 = (icmp_ln74_23_fu_6098_p2 & ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6);

assign and_ln74_31_fu_6110_p2 = (icmp_ln74_20_fu_5858_p2 & and_ln74_30_fu_6104_p2);

assign and_ln74_36_fu_6637_p2 = (icmp_ln74_27_fu_6631_p2 & ap_phi_mux_valid_L3_next80_phi_fu_1686_p6);

assign and_ln74_37_fu_6643_p2 = (icmp_ln74_24_fu_6399_p2 & and_ln74_36_fu_6637_p2);

assign and_ln74_6_fu_3939_p2 = (valid_L1_2_next62_reg_921 & icmp_ln74_7_fu_3934_p2);

assign and_ln74_7_fu_3945_p2 = (icmp_ln74_4_fu_3691_p2 & and_ln74_6_fu_3939_p2);

assign and_ln74_fu_3508_p2 = (valid_L1_1_next63_reg_906 & icmp_ln74_3_fu_3503_p2);

assign and_ln84_2_fu_2644_p2 = (icmp_ln895_2_reg_7253 & icmp_ln887_2_reg_7247);

assign and_ln84_4_fu_2864_p2 = (icmp_ln895_4_reg_7277 & icmp_ln887_4_reg_7271);

assign and_ln84_6_fu_3084_p2 = (icmp_ln895_6_reg_7301 & icmp_ln887_6_reg_7295);

assign and_ln84_fu_2424_p2 = (icmp_ln895_reg_7229 & icmp_ln887_reg_7223);

assign and_ln857_fu_7019_p2 = (xor_ln857_fu_7013_p2 & goodmatch_next85_reg_1738);

assign and_ln865_1_fu_7072_p2 = (icmp_ln865_fu_7066_p2 & goodmatch_next85_reg_1738);

assign and_ln865_fu_7078_p2 = (newtracklet_fu_6867_p2 & and_ln865_1_fu_7072_p2);

assign and_ln93_2_fu_2654_p2 = (icmp_ln895_3_reg_7265 & icmp_ln887_3_reg_7259);

assign and_ln93_4_fu_2874_p2 = (icmp_ln895_5_reg_7289 & icmp_ln887_5_reg_7283);

assign and_ln93_6_fu_3094_p2 = (icmp_ln895_7_reg_7313 & icmp_ln887_7_reg_7307);

assign and_ln93_fu_2434_p2 = (icmp_ln895_1_reg_7241 & icmp_ln887_1_reg_7235);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter6 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_50 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_741 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V92_phi_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter6_t_V_reg_1781 = 'bx;

assign best_delta_phi_V_4_fu_7025_p3 = ((or_ln843_fu_6987_p2[0:0] === 1'b1) ? best_delta_phi_V_fu_6963_p3 : absval_V_1_fu_6927_p3);

assign best_delta_phi_V_fu_6963_p3 = ((newtracklet_fu_6867_p2[0:0] === 1'b1) ? zext_ln321_fu_6959_p1 : best_delta_phi_V_1_fu_252);

assign bestmatch_data_V_fu_7033_p3 = ((or_ln843_fu_6987_p2[0:0] === 1'b1) ? select_ln857_fu_6993_p3 : bestmatch_next_data_V_fu_6945_p7);

assign bestmatch_next_data_V_fu_6945_p7 = {{{{{{tmp_1_fu_6936_p4}, {3'd1}}, {stubid_V_reg_7930_pp0_iter5_reg}}, {stub_r_V_reg_7956}}, {fm_phi_V_fu_6933_p1}}, {fm_z_V_fu_6886_p2}};

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign cm_L1_1_data_V_1_fu_5264_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_fu_3379_p3 : cm_L1_1_data_V_fu_5256_p3);

assign cm_L1_1_data_V_2_fu_5272_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_269_phi_fu_1574_p6 : cm_L1_1_data_V_1_fu_5264_p3);

assign cm_L1_1_data_V_fu_5256_p3 = ((icmp_ln74_16_fu_5206_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_269_phi_fu_1574_p6 : 14'd0);

assign cm_L1_1_next_data_V_fu_3379_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_319_phi_fu_1434_p6 : select_ln74_10_fu_3372_p3);

assign cm_L1_2_data_V_1_fu_5226_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_fu_3810_p3 : cm_L1_2_data_V_fu_5212_p3);

assign cm_L1_2_data_V_2_fu_5234_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_fu_3810_p3 : cm_L1_2_data_V_1_fu_5226_p3);

assign cm_L1_2_data_V_fu_5212_p3 = ((icmp_ln74_16_fu_5206_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 : 14'd0);

assign cm_L1_2_next_data_V_fu_3810_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_818_phi_fu_1448_p6 : select_ln74_36_fu_3803_p3);

assign cm_L1_3_data_V_1_fu_5916_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_fu_4241_p3 : cm_L1_3_data_V_fu_5908_p3);

assign cm_L1_3_data_V_2_fu_5924_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_308_phi_fu_1588_p6 : cm_L1_3_data_V_1_fu_5916_p3);

assign cm_L1_3_data_V_fu_5908_p3 = ((icmp_ln74_20_fu_5858_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_308_phi_fu_1588_p6 : 14'd0);

assign cm_L1_3_next_data_V_fu_4241_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_1417_phi_fu_1462_p6 : select_ln74_62_fu_4234_p3);

assign cm_L1_4_data_V_1_fu_5878_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_fu_4672_p3 : cm_L1_4_data_V_fu_5864_p3);

assign cm_L1_4_data_V_2_fu_5886_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_fu_4672_p3 : cm_L1_4_data_V_1_fu_5878_p3);

assign cm_L1_4_data_V_fu_5864_p3 = ((icmp_ln74_20_fu_5858_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 : 14'd0);

assign cm_L1_4_next_data_V_fu_4672_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2016_phi_fu_1476_p6 : select_ln74_88_fu_4665_p3);

assign cm_L2_1_data_V_1_fu_6455_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7766 : cm_L2_1_data_V_fu_6447_p3);

assign cm_L2_1_data_V_2_fu_6462_p3 = ((icmp_ln74_26_fu_6426_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_345_phi_fu_1700_p6 : cm_L2_1_data_V_1_fu_6455_p3);

assign cm_L2_1_data_V_fu_6447_p3 = ((icmp_ln74_24_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_345_phi_fu_1700_p6 : 14'd0);

assign cm_L2_1_next_data_V_fu_5312_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_269_phi_fu_1574_p6 : select_ln74_114_fu_5304_p3);

assign cm_L2_2_data_V_1_fu_6419_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7825 : cm_L2_2_data_V_fu_6405_p3);

assign cm_L2_2_data_V_2_fu_6432_p3 = ((icmp_ln74_26_fu_6426_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7825 : cm_L2_2_data_V_1_fu_6419_p3);

assign cm_L2_2_data_V_fu_6405_p3 = ((icmp_ln74_24_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 : 14'd0);

assign cm_L2_2_next_data_V_fu_5964_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_308_phi_fu_1588_p6 : select_ln74_140_fu_5956_p3);

assign cm_L3_next_data_V_fu_6501_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? ap_phi_mux_p_Val2_345_phi_fu_1700_p6 : select_ln74_166_fu_6493_p3);

assign delta_phi_V_fu_6841_p2 = (stub_phi_V_fu_6736_p4 - add_ln1503_fu_6835_p2);

assign fm_phi_V_fu_6933_p1 = delta_phi_V_reg_7981[11:0];

assign fm_z_V_fu_6886_p2 = ($signed(sext_ln68_fu_6877_p1) - $signed(add_ln1354_fu_6880_p2));

assign fullmatch_0_dataarray_data_V_address0 = zext_ln321_1_fu_7102_p1;

assign fullmatch_0_dataarray_data_V_d0 = bestmatch_next_data_V_13_reg_1766;

assign goodmatch_fu_7060_p2 = (xor_ln843_fu_7054_p2 | and_ln857_fu_7019_p2);

assign grp_fu_7116_p2 = 16'd512;

assign icmp_ln103_1_fu_3653_p2 = ((p_Result_i9_fu_3604_p4 < p_Result_i6_fu_3535_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_2_fu_4084_p2 = ((p_Result_i11_fu_4035_p4 < p_Result_i4_fu_3966_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_3_fu_4515_p2 = ((p_Result_i15_fu_4466_p4 < p_Result_i12_fu_4397_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_4_fu_5164_p2 = ((p_Result_i19_fu_5106_p4 < p_Result_i16_fu_5028_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_5_fu_5816_p2 = ((p_Result_i23_fu_5758_p4 < p_Result_i20_fu_5680_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_6_fu_6363_p2 = ((p_Result_i27_reg_7872 < p_Result_i24_reg_7864) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_3222_p2 = ((p_Result_i3_fu_3173_p4 < p_Result_i_fu_3104_p4) ? 1'b1 : 1'b0);

assign icmp_ln467_fu_2186_p2 = ((ap_phi_mux_t_V_935_phi_fu_702_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln74_10_fu_4132_p2 = ((select_ln56_5_reg_7519 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_11_fu_4365_p2 = ((select_ln56_5_reg_7519 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_12_fu_4553_p2 = ((select_ln56_7_reg_7566 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_13_fu_4558_p2 = ((select_ln56_7_reg_7566 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_14_fu_4563_p2 = ((select_ln56_7_reg_7566 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_15_fu_4796_p2 = ((select_ln56_7_reg_7566 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_16_fu_5206_p2 = ((select_ln56_9_fu_5020_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_17_fu_5220_p2 = ((select_ln56_9_fu_5020_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_18_fu_5242_p2 = ((select_ln56_9_fu_5020_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_19_fu_5446_p2 = ((select_ln56_9_fu_5020_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_3265_p2 = ((select_ln56_1_reg_7425 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_20_fu_5858_p2 = ((select_ln56_11_fu_5672_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_21_fu_5872_p2 = ((select_ln56_11_fu_5672_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_22_fu_5894_p2 = ((select_ln56_11_fu_5672_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_23_fu_6098_p2 = ((select_ln56_11_fu_5672_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_24_fu_6399_p2 = ((select_ln55_1_fu_6247_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_25_fu_6413_p2 = ((select_ln55_1_fu_6247_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_26_fu_6426_p2 = ((select_ln55_1_fu_6247_p3 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln74_27_fu_6631_p2 = ((select_ln55_1_fu_6247_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_2_fu_3270_p2 = ((select_ln56_1_reg_7425 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_3_fu_3503_p2 = ((select_ln56_1_reg_7425 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_4_fu_3691_p2 = ((select_ln56_3_reg_7472 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_5_fu_3696_p2 = ((select_ln56_3_reg_7472 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_6_fu_3701_p2 = ((select_ln56_3_reg_7472 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_7_fu_3934_p2 = ((select_ln56_3_reg_7472 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_8_fu_4122_p2 = ((select_ln56_5_reg_7519 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_9_fu_4127_p2 = ((select_ln56_5_reg_7519 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_3260_p2 = ((select_ln56_1_reg_7425 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_3555_p2 = ((p_Result_i7_fu_3545_p4 < p_Result_i6_fu_3535_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_2_fu_3986_p2 = ((p_Result_i5_fu_3976_p4 < p_Result_i4_fu_3966_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_3_fu_4417_p2 = ((p_Result_i13_fu_4407_p4 < p_Result_i12_fu_4397_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_4_fu_5048_p2 = ((p_Result_i17_fu_5038_p4 < p_Result_i16_fu_5028_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_5_fu_5700_p2 = ((p_Result_i21_fu_5690_p4 < p_Result_i20_fu_5680_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_6_fu_6265_p2 = ((p_Result_i25_fu_6255_p4 < p_Result_i24_reg_7864) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_3124_p2 = ((p_Result_i1_fu_3114_p4 < p_Result_i_fu_3104_p4) ? 1'b1 : 1'b0);

assign icmp_ln865_fu_7066_p2 = ((projseed_V_1_fu_260 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2174_p2 = ((ap_phi_mux_t_V_935_phi_fu_702_p6 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_6705_p2 = ((projid_V_fu_6665_p4 != id_V_fu_256) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2090_p2 = ((t_V_12_fu_1882_p3 < ncm2_V_fu_1806_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2102_p2 = ((t_V_14_fu_1896_p3 < ncm3_V_fu_1814_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2114_p2 = ((t_V_11_fu_1910_p3 < ncm4_V_fu_1822_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2126_p2 = ((t_V_15_fu_1924_p3 < ncm5_V_fu_1830_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2138_p2 = ((t_V_10_fu_1938_p3 < ncm6_V_fu_1838_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2150_p2 = ((t_V_16_fu_1952_p3 < ncm7_V_fu_1846_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2162_p2 = ((t_V_9_fu_1966_p3 < ncm8_V_fu_1854_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2078_p2 = ((t_V_13_fu_1868_p3 < ncm1_V_fu_1798_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2096_p2 = ((ncm2_V_fu_1806_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2108_p2 = ((ncm3_V_fu_1814_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2120_p2 = ((ncm4_V_fu_1822_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2132_p2 = ((ncm5_V_fu_1830_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_2144_p2 = ((ncm6_V_fu_1838_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2156_p2 = ((ncm7_V_fu_1846_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2168_p2 = ((ncm8_V_fu_1854_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2084_p2 = ((ncm1_V_fu_1798_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_4499_p2 = ((p_Result_i14_fu_4456_p4 > p_Result_i15_fu_4466_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_4537_p2 = ((p_Result_i12_fu_4397_p4 > p_Result_i15_fu_4466_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_5072_p2 = ((p_Result_i16_fu_5028_p4 > p_Result_i17_fu_5038_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_5146_p2 = ((p_Result_i18_fu_5096_p4 > p_Result_i19_fu_5106_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_5188_p2 = ((p_Result_i16_fu_5028_p4 > p_Result_i19_fu_5106_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_5724_p2 = ((p_Result_i20_fu_5680_p4 > p_Result_i21_fu_5690_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_5798_p2 = ((p_Result_i22_fu_5748_p4 > p_Result_i23_fu_5758_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_5840_p2 = ((p_Result_i20_fu_5680_p4 > p_Result_i23_fu_5758_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_6287_p2 = ((p_Result_i24_reg_7864 > p_Result_i25_fu_6255_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_6347_p2 = ((p_Result_i26_fu_6309_p4 > p_Result_i27_reg_7872) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_3206_p2 = ((p_Result_i2_fu_3163_p4 > p_Result_i3_fu_3173_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_6384_p2 = ((p_Result_i24_reg_7864 > p_Result_i27_reg_7872) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_6975_p2 = ((absval_V_fu_6914_p3 > zext_ln899_fu_6971_p1) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_6981_p2 = ((absval_V_1_fu_6927_p3 > best_delta_phi_V_fu_6963_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_3244_p2 = ((p_Result_i_fu_3104_p4 > p_Result_i3_fu_3173_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3577_p2 = ((p_Result_i6_fu_3535_p4 > p_Result_i7_fu_3545_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3637_p2 = ((p_Result_i8_fu_3594_p4 > p_Result_i9_fu_3604_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3675_p2 = ((p_Result_i6_fu_3535_p4 > p_Result_i9_fu_3604_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_4008_p2 = ((p_Result_i4_fu_3966_p4 > p_Result_i5_fu_3976_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_4068_p2 = ((p_Result_i10_fu_4025_p4 > p_Result_i11_fu_4035_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_4106_p2 = ((p_Result_i4_fu_3966_p4 > p_Result_i11_fu_4035_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_4439_p2 = ((p_Result_i12_fu_4397_p4 > p_Result_i13_fu_4407_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_3146_p2 = ((p_Result_i_fu_3104_p4 > p_Result_i1_fu_3114_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_1_fu_3614_p2 = ((p_Result_i9_fu_3604_p4 < p_Result_i8_fu_3594_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_2_fu_4045_p2 = ((p_Result_i11_fu_4035_p4 < p_Result_i10_fu_4025_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_3_fu_4476_p2 = ((p_Result_i15_fu_4466_p4 < p_Result_i14_fu_4456_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_4_fu_5116_p2 = ((p_Result_i19_fu_5106_p4 < p_Result_i18_fu_5096_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_5_fu_5768_p2 = ((p_Result_i23_fu_5758_p4 < p_Result_i22_fu_5748_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_6_fu_6319_p2 = ((p_Result_i27_reg_7872 < p_Result_i26_fu_6309_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_3183_p2 = ((p_Result_i3_fu_3173_p4 < p_Result_i2_fu_3163_p4) ? 1'b1 : 1'b0);

assign match_0_dataarray_data_V_address0 = zext_ln42_fu_1982_p1;

assign match_1_dataarray_data_V_address0 = zext_ln42_1_fu_1995_p1;

assign match_2_dataarray_data_V_address0 = zext_ln42_2_fu_2008_p1;

assign match_3_dataarray_data_V_address0 = zext_ln42_3_fu_2021_p1;

assign match_4_dataarray_data_V_address0 = zext_ln42_4_fu_2034_p1;

assign match_5_dataarray_data_V_address0 = zext_ln42_5_fu_2047_p1;

assign match_6_dataarray_data_V_address0 = zext_ln42_6_fu_2060_p1;

assign match_7_dataarray_data_V_address0 = zext_ln42_7_fu_2073_p1;

assign ncm1_V_fu_1798_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_0_nentries_1_V : match_0_nentries_0_V);

assign ncm2_V_fu_1806_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_1_nentries_1_V : match_1_nentries_0_V);

assign ncm3_V_fu_1814_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_2_nentries_1_V : match_2_nentries_0_V);

assign ncm4_V_fu_1822_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_3_nentries_1_V : match_3_nentries_0_V);

assign ncm5_V_fu_1830_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_4_nentries_1_V : match_4_nentries_0_V);

assign ncm6_V_fu_1838_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_5_nentries_1_V : match_5_nentries_0_V);

assign ncm7_V_fu_1846_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_6_nentries_1_V : match_6_nentries_0_V);

assign ncm8_V_fu_1854_p3 = ((ap_phi_mux_p_phi_phi_fu_828_p4[0:0] === 1'b1) ? match_7_nentries_1_V : match_7_nentries_0_V);

assign newtracklet_fu_6867_p2 = (icmp_ln883_reg_7945_pp0_iter5_reg | icmp_ln879_reg_7319_pp0_iter5_reg);

assign nmcout1_V_fu_7107_p2 = (t_V_834_reg_1752 + 7'd1);

assign or_ln103_1_fu_3665_p2 = (xor_ln93_1_reg_7486 | xor_ln103_1_fu_3659_p2);

assign or_ln103_2_fu_4096_p2 = (xor_ln93_2_reg_7533 | xor_ln103_2_fu_4090_p2);

assign or_ln103_3_fu_4527_p2 = (xor_ln93_3_reg_7580 | xor_ln103_3_fu_4521_p2);

assign or_ln103_4_fu_5176_p2 = (xor_ln93_4_fu_5128_p2 | xor_ln103_4_fu_5170_p2);

assign or_ln103_5_fu_5828_p2 = (xor_ln93_5_fu_5780_p2 | xor_ln103_5_fu_5822_p2);

assign or_ln103_6_fu_6373_p2 = (xor_ln93_6_fu_6330_p2 | xor_ln103_6_fu_6367_p2);

assign or_ln103_fu_3234_p2 = (xor_ln93_reg_7439 | xor_ln103_fu_3228_p2);

assign or_ln104_1_fu_3681_p2 = (xor_ln84_1_reg_7480 | icmp_ln899_5_fu_3675_p2);

assign or_ln104_2_fu_4112_p2 = (xor_ln84_2_reg_7527 | icmp_ln899_8_fu_4106_p2);

assign or_ln104_3_fu_4543_p2 = (xor_ln84_3_reg_7574 | icmp_ln899_11_fu_4537_p2);

assign or_ln104_4_fu_5194_p2 = (xor_ln84_4_fu_5078_p2 | icmp_ln899_14_fu_5188_p2);

assign or_ln104_5_fu_5846_p2 = (xor_ln84_5_fu_5730_p2 | icmp_ln899_17_fu_5840_p2);

assign or_ln104_6_fu_6388_p2 = (xor_ln84_6_fu_6292_p2 | icmp_ln899_20_fu_6384_p2);

assign or_ln104_fu_3250_p2 = (xor_ln84_reg_7433 | icmp_ln899_2_fu_3244_p2);

assign or_ln50_10_fu_5486_p2 = (xor_ln50_10_fu_5480_p2 | ap_phi_mux_inread_assign_542_phi_fu_1280_p6);

assign or_ln50_11_fu_5504_p2 = (xor_ln50_11_fu_5498_p2 | and_ln50_10_fu_5492_p2);

assign or_ln50_12_fu_6161_p2 = (xor_ln50_12_fu_6155_p2 | ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6);

assign or_ln50_1_fu_2248_p2 = (xor_ln50_1_fu_2242_p2 | and_ln50_fu_2236_p2);

assign or_ln50_2_fu_2450_p2 = (xor_ln50_2_fu_2444_p2 | ap_phi_mux_inread_assign_166_phi_fu_868_p6);

assign or_ln50_3_fu_2468_p2 = (xor_ln50_3_fu_2462_p2 | and_ln50_2_fu_2456_p2);

assign or_ln50_4_fu_2670_p2 = (xor_ln50_4_fu_2664_p2 | ap_phi_mux_inread_assign_265_phi_fu_882_p6);

assign or_ln50_5_fu_2688_p2 = (xor_ln50_5_fu_2682_p2 | and_ln50_4_fu_2676_p2);

assign or_ln50_6_fu_2890_p2 = (xor_ln50_6_fu_2884_p2 | ap_phi_mux_inread_assign_364_phi_fu_896_p6);

assign or_ln50_7_fu_2908_p2 = (xor_ln50_7_fu_2902_p2 | and_ln50_6_fu_2896_p2);

assign or_ln50_8_fu_4834_p2 = (xor_ln50_8_fu_4828_p2 | ap_phi_mux_inread_assign_443_phi_fu_1266_p6);

assign or_ln50_9_fu_4852_p2 = (xor_ln50_9_fu_4846_p2 | and_ln50_8_fu_4840_p2);

assign or_ln50_fu_2230_p2 = (xor_ln50_fu_2224_p2 | ap_phi_mux_inread_assign67_phi_fu_854_p6);

assign or_ln51_1_fu_2492_p2 = (xor_ln51_1_fu_2486_p2 | and_ln51_2_fu_2480_p2);

assign or_ln51_2_fu_2712_p2 = (xor_ln51_2_fu_2706_p2 | and_ln51_4_fu_2700_p2);

assign or_ln51_3_fu_2932_p2 = (xor_ln51_3_fu_2926_p2 | and_ln51_6_fu_2920_p2);

assign or_ln51_4_fu_4876_p2 = (xor_ln51_4_fu_4870_p2 | and_ln51_8_fu_4864_p2);

assign or_ln51_5_fu_5528_p2 = (xor_ln51_5_fu_5522_p2 | and_ln51_10_fu_5516_p2);

assign or_ln51_6_fu_6178_p2 = (xor_ln51_6_fu_6172_p2 | ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6);

assign or_ln51_fu_2272_p2 = (xor_ln51_fu_2266_p2 | and_ln51_fu_2260_p2);

assign or_ln55_1_fu_2522_p2 = (xor_ln55_2_fu_2504_p2 | and_ln55_1_fu_2516_p2);

assign or_ln55_2_fu_2742_p2 = (xor_ln55_4_fu_2724_p2 | and_ln55_2_fu_2736_p2);

assign or_ln55_3_fu_2962_p2 = (xor_ln55_6_fu_2944_p2 | and_ln55_3_fu_2956_p2);

assign or_ln55_4_fu_4906_p2 = (xor_ln55_8_fu_4888_p2 | and_ln55_4_fu_4900_p2);

assign or_ln55_5_fu_5558_p2 = (xor_ln55_10_fu_5540_p2 | and_ln55_5_fu_5552_p2);

assign or_ln55_6_fu_6189_p2 = (ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6 | ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6);

assign or_ln55_fu_2302_p2 = (xor_ln55_fu_2284_p2 | and_ln55_fu_2296_p2);

assign or_ln56_10_fu_5014_p2 = (and_ln56_4_fu_5000_p2 | and_ln50_8_fu_4840_p2);

assign or_ln56_11_fu_5666_p2 = (and_ln56_5_fu_5652_p2 | and_ln50_10_fu_5492_p2);

assign or_ln56_1_fu_2534_p2 = (xor_ln56_1_fu_2528_p2 | and_ln55_1_fu_2516_p2);

assign or_ln56_2_fu_2754_p2 = (xor_ln56_2_fu_2748_p2 | and_ln55_2_fu_2736_p2);

assign or_ln56_3_fu_2974_p2 = (xor_ln56_3_fu_2968_p2 | and_ln55_3_fu_2956_p2);

assign or_ln56_4_fu_4918_p2 = (xor_ln56_4_fu_4912_p2 | and_ln55_4_fu_4900_p2);

assign or_ln56_5_fu_5570_p2 = (xor_ln56_5_fu_5564_p2 | and_ln55_5_fu_5552_p2);

assign or_ln56_6_fu_2410_p2 = (and_ln56_fu_2396_p2 | and_ln50_fu_2236_p2);

assign or_ln56_7_fu_2630_p2 = (and_ln56_1_fu_2616_p2 | and_ln50_2_fu_2456_p2);

assign or_ln56_8_fu_2850_p2 = (and_ln56_2_fu_2836_p2 | and_ln50_4_fu_2676_p2);

assign or_ln56_9_fu_3070_p2 = (and_ln56_3_fu_3056_p2 | and_ln50_6_fu_2896_p2);

assign or_ln56_fu_2314_p2 = (xor_ln56_fu_2308_p2 | and_ln55_fu_2296_p2);

assign or_ln57_10_fu_2986_p2 = (valid8_fu_2220_p2 | valid7_fu_2216_p2);

assign or_ln57_11_fu_3042_p2 = (or_ln58_7_fu_2998_p2 | and_ln57_15_fu_3028_p2);

assign or_ln57_12_fu_4924_p2 = (ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6 | ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6);

assign or_ln57_13_fu_4930_p2 = (valid_L1_2_4_fu_3958_p3 | valid_L1_1_4_fu_3527_p3);

assign or_ln57_14_fu_4986_p2 = (or_ln58_9_fu_4942_p2 | and_ln57_19_fu_4972_p2);

assign or_ln57_15_fu_5576_p2 = (ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6 | ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6);

assign or_ln57_16_fu_5582_p2 = (valid_L1_4_4_fu_4820_p3 | valid_L1_3_4_fu_4389_p3);

assign or_ln57_17_fu_5638_p2 = (or_ln58_11_fu_5594_p2 | and_ln57_23_fu_5624_p2);

assign or_ln57_18_fu_6203_p2 = (valid_L2_2_4_reg_7852 | valid_L2_1_4_reg_7793);

assign or_ln57_19_fu_6213_p2 = (xor_ln57_6_fu_6207_p2 | ap_phi_mux_valid_L3_next80_phi_fu_1686_p6);

assign or_ln57_1_fu_2326_p2 = (valid2_fu_2196_p2 | valid1_fu_2192_p2);

assign or_ln57_2_fu_2382_p2 = (or_ln58_1_fu_2338_p2 | and_ln57_3_fu_2368_p2);

assign or_ln57_3_fu_2540_p2 = (ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6 | ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6);

assign or_ln57_4_fu_2546_p2 = (valid4_fu_2204_p2 | valid3_fu_2200_p2);

assign or_ln57_5_fu_2602_p2 = (or_ln58_3_fu_2558_p2 | and_ln57_7_fu_2588_p2);

assign or_ln57_6_fu_2760_p2 = (ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6 | ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6);

assign or_ln57_7_fu_2766_p2 = (valid6_fu_2212_p2 | valid5_fu_2208_p2);

assign or_ln57_8_fu_2822_p2 = (or_ln58_5_fu_2778_p2 | and_ln57_11_fu_2808_p2);

assign or_ln57_9_fu_2980_p2 = (ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6 | ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6);

assign or_ln57_fu_2320_p2 = (ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6 | ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6);

assign or_ln58_10_fu_5588_p2 = (xor_ln55_11_fu_5546_p2 | xor_ln50_10_fu_5480_p2);

assign or_ln58_11_fu_5594_p2 = (or_ln58_10_fu_5588_p2 | or_ln57_15_fu_5576_p2);

assign or_ln58_1_fu_2338_p2 = (or_ln58_fu_2332_p2 | or_ln57_fu_2320_p2);

assign or_ln58_2_fu_2552_p2 = (xor_ln55_3_fu_2510_p2 | xor_ln50_2_fu_2444_p2);

assign or_ln58_3_fu_2558_p2 = (or_ln58_2_fu_2552_p2 | or_ln57_3_fu_2540_p2);

assign or_ln58_4_fu_2772_p2 = (xor_ln55_5_fu_2730_p2 | xor_ln50_4_fu_2664_p2);

assign or_ln58_5_fu_2778_p2 = (or_ln58_4_fu_2772_p2 | or_ln57_6_fu_2760_p2);

assign or_ln58_6_fu_2992_p2 = (xor_ln55_7_fu_2950_p2 | xor_ln50_6_fu_2884_p2);

assign or_ln58_7_fu_2998_p2 = (or_ln58_6_fu_2992_p2 | or_ln57_9_fu_2980_p2);

assign or_ln58_8_fu_4936_p2 = (xor_ln55_9_fu_4894_p2 | xor_ln50_8_fu_4828_p2);

assign or_ln58_9_fu_4942_p2 = (or_ln58_8_fu_4936_p2 | or_ln57_12_fu_4924_p2);

assign or_ln58_fu_2332_p2 = (xor_ln55_1_fu_2290_p2 | xor_ln50_fu_2224_p2);

assign or_ln74_10_fu_4589_p2 = (icmp_ln74_13_fu_4558_p2 | icmp_ln74_12_fu_4553_p2);

assign or_ln74_11_fu_4603_p2 = (or_ln74_9_fu_4576_p2 | or_ln74_10_fu_4589_p2);

assign or_ln74_12_fu_5334_p2 = (icmp_ln74_18_fu_5242_p2 | and_ln56_4_fu_5000_p2);

assign or_ln74_13_fu_5986_p2 = (icmp_ln74_22_fu_5894_p2 | and_ln56_5_fu_5652_p2);

assign or_ln74_14_fu_6523_p2 = (icmp_ln74_26_fu_6426_p2 | ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6);

assign or_ln74_1_fu_3296_p2 = (icmp_ln74_fu_3260_p2 | icmp_ln74_1_fu_3265_p2);

assign or_ln74_2_fu_3310_p2 = (or_ln74_fu_3283_p2 | or_ln74_1_fu_3296_p2);

assign or_ln74_3_fu_3714_p2 = (icmp_ln74_6_fu_3701_p2 | and_ln56_1_reg_7465);

assign or_ln74_4_fu_3727_p2 = (icmp_ln74_5_fu_3696_p2 | icmp_ln74_4_fu_3691_p2);

assign or_ln74_5_fu_3741_p2 = (or_ln74_4_fu_3727_p2 | or_ln74_3_fu_3714_p2);

assign or_ln74_6_fu_4145_p2 = (icmp_ln74_10_fu_4132_p2 | and_ln56_2_reg_7512);

assign or_ln74_7_fu_4158_p2 = (icmp_ln74_9_fu_4127_p2 | icmp_ln74_8_fu_4122_p2);

assign or_ln74_8_fu_4172_p2 = (or_ln74_7_fu_4158_p2 | or_ln74_6_fu_4145_p2);

assign or_ln74_9_fu_4576_p2 = (icmp_ln74_14_fu_4563_p2 | and_ln56_3_reg_7559);

assign or_ln74_fu_3283_p2 = (icmp_ln74_2_fu_3270_p2 | and_ln56_reg_7418);

assign or_ln83_1_fu_3567_p2 = (xor_ln83_1_fu_3561_p2 | xor_ln51_1_reg_7455);

assign or_ln83_2_fu_3998_p2 = (xor_ln83_2_fu_3992_p2 | xor_ln51_2_reg_7502);

assign or_ln83_3_fu_4429_p2 = (xor_ln83_3_fu_4423_p2 | xor_ln51_3_reg_7549);

assign or_ln83_4_fu_5060_p2 = (xor_ln83_4_fu_5054_p2 | xor_ln51_4_fu_4870_p2);

assign or_ln83_5_fu_5712_p2 = (xor_ln83_5_fu_5706_p2 | xor_ln51_5_fu_5522_p2);

assign or_ln83_6_fu_6276_p2 = (xor_ln83_6_fu_6270_p2 | xor_ln51_6_fu_6172_p2);

assign or_ln83_fu_3136_p2 = (xor_ln83_fu_3130_p2 | xor_ln51_reg_7408);

assign or_ln843_1_fu_7048_p2 = (icmp_ln899_22_fu_6981_p2 | icmp_ln899_21_fu_6975_p2);

assign or_ln843_fu_6987_p2 = (icmp_ln899_22_fu_6981_p2 | icmp_ln899_21_fu_6975_p2);

assign or_ln84_1_fu_3583_p2 = (xor_ln84_1_reg_7480 | icmp_ln899_3_fu_3577_p2);

assign or_ln84_2_fu_4014_p2 = (xor_ln84_2_reg_7527 | icmp_ln899_6_fu_4008_p2);

assign or_ln84_3_fu_4445_p2 = (xor_ln84_3_reg_7574 | icmp_ln899_9_fu_4439_p2);

assign or_ln84_4_fu_5084_p2 = (xor_ln84_4_fu_5078_p2 | icmp_ln899_12_fu_5072_p2);

assign or_ln84_5_fu_5736_p2 = (xor_ln84_5_fu_5730_p2 | icmp_ln899_15_fu_5724_p2);

assign or_ln84_6_fu_6297_p2 = (xor_ln84_6_fu_6292_p2 | icmp_ln899_18_fu_6287_p2);

assign or_ln84_fu_3152_p2 = (xor_ln84_reg_7433 | icmp_ln899_fu_3146_p2);

assign or_ln857_fu_7009_p2 = (icmp_ln883_reg_7945_pp0_iter5_reg | icmp_ln879_reg_7319_pp0_iter5_reg);

assign or_ln93_1_fu_3626_p2 = (xor_ln93_8_fu_3620_p2 | xor_ln93_1_reg_7486);

assign or_ln93_2_fu_4057_p2 = (xor_ln93_9_fu_4051_p2 | xor_ln93_2_reg_7533);

assign or_ln93_3_fu_4488_p2 = (xor_ln93_3_reg_7580 | xor_ln93_10_fu_4482_p2);

assign or_ln93_4_fu_5134_p2 = (xor_ln93_4_fu_5128_p2 | xor_ln93_11_fu_5122_p2);

assign or_ln93_5_fu_5786_p2 = (xor_ln93_5_fu_5780_p2 | xor_ln93_12_fu_5774_p2);

assign or_ln93_6_fu_6335_p2 = (xor_ln93_6_fu_6330_p2 | xor_ln93_13_fu_6324_p2);

assign or_ln93_fu_3195_p2 = (xor_ln93_reg_7439 | xor_ln93_7_fu_3189_p2);

assign or_ln94_1_fu_3643_p2 = (xor_ln50_3_reg_7445 | icmp_ln899_4_fu_3637_p2);

assign or_ln94_2_fu_4074_p2 = (xor_ln50_5_reg_7492 | icmp_ln899_7_fu_4068_p2);

assign or_ln94_3_fu_4505_p2 = (xor_ln50_7_reg_7539 | icmp_ln899_10_fu_4499_p2);

assign or_ln94_4_fu_5152_p2 = (xor_ln50_9_fu_4846_p2 | icmp_ln899_13_fu_5146_p2);

assign or_ln94_5_fu_5804_p2 = (xor_ln50_11_fu_5498_p2 | icmp_ln899_16_fu_5798_p2);

assign or_ln94_6_fu_6352_p2 = (xor_ln50_12_fu_6155_p2 | icmp_ln899_19_fu_6347_p2);

assign or_ln94_fu_3212_p2 = (xor_ln50_1_reg_7398 | icmp_ln899_1_fu_3206_p2);

assign p_Result_i10_fu_4025_p4 = {{ap_phi_mux_p_Val2_1417_phi_fu_1462_p6[13:7]}};

assign p_Result_i11_fu_4035_p4 = {{match_5_dataarray_data_V_q0[13:7]}};

assign p_Result_i12_fu_4397_p4 = {{match_6_dataarray_data_V_q0[13:7]}};

assign p_Result_i13_fu_4407_p4 = {{ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6[13:7]}};

assign p_Result_i14_fu_4456_p4 = {{ap_phi_mux_p_Val2_2016_phi_fu_1476_p6[13:7]}};

assign p_Result_i15_fu_4466_p4 = {{match_7_dataarray_data_V_q0[13:7]}};

assign p_Result_i16_fu_5028_p4 = {{cm_L1_1_next_data_V_fu_3379_p3[13:7]}};

assign p_Result_i17_fu_5038_p4 = {{ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6[13:7]}};

assign p_Result_i18_fu_5096_p4 = {{ap_phi_mux_p_Val2_269_phi_fu_1574_p6[13:7]}};

assign p_Result_i19_fu_5106_p4 = {{cm_L1_2_next_data_V_fu_3810_p3[13:7]}};

assign p_Result_i1_fu_3114_p4 = {{ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6[13:7]}};

assign p_Result_i20_fu_5680_p4 = {{cm_L1_3_next_data_V_fu_4241_p3[13:7]}};

assign p_Result_i21_fu_5690_p4 = {{ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6[13:7]}};

assign p_Result_i22_fu_5748_p4 = {{ap_phi_mux_p_Val2_308_phi_fu_1588_p6[13:7]}};

assign p_Result_i23_fu_5758_p4 = {{cm_L1_4_next_data_V_fu_4672_p3[13:7]}};

assign p_Result_i25_fu_6255_p4 = {{ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6[13:7]}};

assign p_Result_i26_fu_6309_p4 = {{ap_phi_mux_p_Val2_345_phi_fu_1700_p6[13:7]}};

assign p_Result_i2_fu_3163_p4 = {{ap_phi_mux_p_Val2_319_phi_fu_1434_p6[13:7]}};

assign p_Result_i3_fu_3173_p4 = {{match_1_dataarray_data_V_q0[13:7]}};

assign p_Result_i4_fu_3966_p4 = {{match_4_dataarray_data_V_q0[13:7]}};

assign p_Result_i5_fu_3976_p4 = {{ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6[13:7]}};

assign p_Result_i6_fu_3535_p4 = {{match_2_dataarray_data_V_q0[13:7]}};

assign p_Result_i7_fu_3545_p4 = {{ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6[13:7]}};

assign p_Result_i8_fu_3594_p4 = {{ap_phi_mux_p_Val2_818_phi_fu_1448_p6[13:7]}};

assign p_Result_i9_fu_3604_p4 = {{match_3_dataarray_data_V_q0[13:7]}};

assign p_Result_i_fu_3104_p4 = {{match_0_dataarray_data_V_q0[13:7]}};

assign phi_corr_V_fu_6802_p4 = {{ret_V_fu_6788_p2[14:4]}};

assign proj_phi_V_fu_6756_p4 = {{allproj_dataarray_data_V_q0[43:27]}};

assign proj_phid_V_fu_6766_p4 = {{allproj_dataarray_data_V_q0[18:9]}};

assign proj_zd_V_fu_6776_p1 = allproj_dataarray_data_V_q0[8:0];

assign projid_V_fu_6665_p4 = {{cm_L3_next_data_V_fu_6501_p3[13:7]}};

assign projseed_V_fu_7041_p3 = ((or_ln843_fu_6987_p2[0:0] === 1'b1) ? select_ln857_1_fu_7001_p3 : projseed_next_V_reg_7966);

assign projseed_next_V_fu_6746_p4 = {{allproj_dataarray_data_V_q0[57:55]}};

assign read1_next_fu_2254_p2 = (valid1_fu_2192_p2 & or_ln50_1_fu_2248_p2);

assign read2_next_fu_2278_p2 = (valid2_fu_2196_p2 & or_ln51_fu_2272_p2);

assign read3_next_fu_2474_p2 = (valid3_fu_2200_p2 & or_ln50_3_fu_2468_p2);

assign read4_next_fu_2498_p2 = (valid4_fu_2204_p2 & or_ln51_1_fu_2492_p2);

assign read5_next_fu_2694_p2 = (valid5_fu_2208_p2 & or_ln50_5_fu_2688_p2);

assign read6_next_fu_2718_p2 = (valid6_fu_2212_p2 & or_ln51_2_fu_2712_p2);

assign read7_next_fu_2914_p2 = (valid7_fu_2216_p2 & or_ln50_7_fu_2908_p2);

assign read8_next_fu_2938_p2 = (valid8_fu_2220_p2 & or_ln51_3_fu_2932_p2);

assign read_L1_1_fu_4858_p2 = (valid_L1_1_4_fu_3527_p3 & or_ln50_9_fu_4852_p2);

assign read_L1_2_fu_4882_p2 = (valid_L1_2_4_fu_3958_p3 & or_ln51_4_fu_4876_p2);

assign read_L1_3_fu_5510_p2 = (valid_L1_3_4_fu_4389_p3 & or_ln50_11_fu_5504_p2);

assign read_L1_4_fu_5534_p2 = (valid_L1_4_4_fu_4820_p3 & or_ln51_5_fu_5528_p2);

assign read_L2_1_fu_6167_p2 = (valid_L2_1_4_reg_7793 & or_ln50_12_fu_6161_p2);

assign read_L2_2_fu_6184_p2 = (valid_L2_2_4_reg_7852 & or_ln51_6_fu_6178_p2);

assign ret_V_fu_6788_p0 = proj_phid_V_fu_6766_p4;

assign ret_V_fu_6788_p1 = stub_r_V_fu_6716_p4;

assign ret_V_fu_6788_p2 = ($signed(ret_V_fu_6788_p0) * $signed(ret_V_fu_6788_p1));

assign sA_L1_1_fu_3439_p3 = ((or_ln74_fu_3283_p2[0:0] === 1'b1) ? select_ln74_15_fu_3423_p3 : select_ln74_16_fu_3431_p3);

assign sA_L1_1_next_1_fu_3200_p2 = (vA_L1_1_next_359_reg_966 & or_ln93_fu_3195_p2);

assign sA_L1_1_next_2_fu_3239_p2 = (valid1_reg_7334 & or_ln103_fu_3234_p2);

assign sA_L1_1_next_4_fu_3417_p2 = (sA_L1_1_next_351_reg_1086 & icmp_ln74_fu_3260_p2);

assign sA_L1_1_next_fu_3141_p2 = (valid1_reg_7334 & or_ln83_fu_3136_p2);

assign sA_L1_2_fu_3870_p3 = ((or_ln74_3_fu_3714_p2[0:0] === 1'b1) ? select_ln74_41_fu_3854_p3 : select_ln74_42_fu_3862_p3);

assign sA_L1_2_next_1_fu_3631_p2 = (vA_L1_2_next_358_reg_981 & or_ln93_1_fu_3626_p2);

assign sA_L1_2_next_2_fu_3670_p2 = (valid3_reg_7350 & or_ln103_1_fu_3665_p2);

assign sA_L1_2_next_4_fu_3848_p2 = (sA_L1_2_next_350_reg_1101 & icmp_ln74_4_fu_3691_p2);

assign sA_L1_2_next_fu_3572_p2 = (valid3_reg_7350 & or_ln83_1_fu_3567_p2);

assign sA_L1_3_fu_4301_p3 = ((or_ln74_6_fu_4145_p2[0:0] === 1'b1) ? select_ln74_67_fu_4285_p3 : select_ln74_68_fu_4293_p3);

assign sA_L1_3_next_1_fu_4062_p2 = (vA_L1_3_next_357_reg_996 & or_ln93_2_fu_4057_p2);

assign sA_L1_3_next_2_fu_4101_p2 = (valid5_reg_7366 & or_ln103_2_fu_4096_p2);

assign sA_L1_3_next_4_fu_4279_p2 = (sA_L1_3_next_349_reg_1116 & icmp_ln74_8_fu_4122_p2);

assign sA_L1_3_next_fu_4003_p2 = (valid5_reg_7366 & or_ln83_2_fu_3998_p2);

assign sA_L1_4_fu_4732_p3 = ((or_ln74_9_fu_4576_p2[0:0] === 1'b1) ? select_ln74_93_fu_4716_p3 : select_ln74_94_fu_4724_p3);

assign sA_L1_4_next_1_fu_4493_p2 = (vA_L1_4_next_356_reg_1011 & or_ln93_3_fu_4488_p2);

assign sA_L1_4_next_2_fu_4532_p2 = (valid7_reg_7382 & or_ln103_3_fu_4527_p2);

assign sA_L1_4_next_4_fu_4710_p2 = (sA_L1_4_next_348_reg_1131 & icmp_ln74_12_fu_4553_p2);

assign sA_L1_4_next_fu_4434_p2 = (valid7_reg_7382 & or_ln83_3_fu_4429_p2);

assign sA_L2_1_fu_5378_p3 = ((or_ln74_12_fu_5334_p2[0:0] === 1'b1) ? select_ln74_119_fu_5362_p3 : select_ln74_120_fu_5370_p3);

assign sA_L2_1_next_1_fu_5140_p2 = (or_ln93_4_fu_5134_p2 & ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6);

assign sA_L2_1_next_2_fu_5182_p2 = (valid_L1_1_4_fu_3527_p3 & or_ln103_4_fu_5176_p2);

assign sA_L2_1_next_4_fu_5356_p2 = (icmp_ln74_16_fu_5206_p2 & ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6);

assign sA_L2_1_next_fu_5066_p2 = (valid_L1_1_4_fu_3527_p3 & or_ln83_4_fu_5060_p2);

assign sA_L2_2_fu_6030_p3 = ((or_ln74_13_fu_5986_p2[0:0] === 1'b1) ? select_ln74_145_fu_6014_p3 : select_ln74_146_fu_6022_p3);

assign sA_L2_2_next_1_fu_5792_p2 = (or_ln93_5_fu_5786_p2 & ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6);

assign sA_L2_2_next_2_fu_5834_p2 = (valid_L1_3_4_fu_4389_p3 & or_ln103_5_fu_5828_p2);

assign sA_L2_2_next_4_fu_6008_p2 = (icmp_ln74_20_fu_5858_p2 & ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6);

assign sA_L2_2_next_fu_5718_p2 = (valid_L1_3_4_fu_4389_p3 & or_ln83_5_fu_5712_p2);

assign sA_L3_fu_6567_p3 = ((or_ln74_14_fu_6523_p2[0:0] === 1'b1) ? select_ln74_171_fu_6551_p3 : select_ln74_172_fu_6559_p3);

assign sA_L3_next_1_fu_6341_p2 = (or_ln93_6_fu_6335_p2 & ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6);

assign sA_L3_next_2_fu_6379_p2 = (valid_L2_1_4_reg_7793 & or_ln103_6_fu_6373_p2);

assign sA_L3_next_4_fu_6545_p2 = (icmp_ln74_24_fu_6399_p2 & ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6);

assign sA_L3_next_fu_6282_p2 = (valid_L2_1_4_reg_7793 & or_ln83_6_fu_6276_p2);

assign sB_L1_1_fu_3409_p3 = ((or_ln74_fu_3283_p2[0:0] === 1'b1) ? select_ln74_12_fu_3393_p3 : select_ln74_13_fu_3401_p3);

assign sB_L1_1_next_1_fu_3217_p2 = (valid2_reg_7342 & or_ln94_fu_3212_p2);

assign sB_L1_1_next_2_fu_3255_p2 = (valid2_reg_7342 & or_ln104_fu_3250_p2);

assign sB_L1_1_next_4_fu_3387_p2 = (sB_L1_1_next_347_reg_1146 & icmp_ln74_fu_3260_p2);

assign sB_L1_1_next_fu_3157_p2 = (valid_L1_1_next_155_reg_1026 & or_ln84_fu_3152_p2);

assign sB_L1_2_fu_3840_p3 = ((or_ln74_3_fu_3714_p2[0:0] === 1'b1) ? select_ln74_38_fu_3824_p3 : select_ln74_39_fu_3832_p3);

assign sB_L1_2_next_1_fu_3648_p2 = (valid4_reg_7358 & or_ln94_1_fu_3643_p2);

assign sB_L1_2_next_2_fu_3686_p2 = (valid4_reg_7358 & or_ln104_1_fu_3681_p2);

assign sB_L1_2_next_4_fu_3818_p2 = (sB_L1_2_next_346_reg_1161 & icmp_ln74_4_fu_3691_p2);

assign sB_L1_2_next_fu_3588_p2 = (valid_L1_2_next_154_reg_1041 & or_ln84_1_fu_3583_p2);

assign sB_L1_3_fu_4271_p3 = ((or_ln74_6_fu_4145_p2[0:0] === 1'b1) ? select_ln74_64_fu_4255_p3 : select_ln74_65_fu_4263_p3);

assign sB_L1_3_next_1_fu_4079_p2 = (valid6_reg_7374 & or_ln94_2_fu_4074_p2);

assign sB_L1_3_next_2_fu_4117_p2 = (valid6_reg_7374 & or_ln104_2_fu_4112_p2);

assign sB_L1_3_next_4_fu_4249_p2 = (sB_L1_3_next_345_reg_1176 & icmp_ln74_8_fu_4122_p2);

assign sB_L1_3_next_fu_4019_p2 = (valid_L1_3_next_153_reg_1056 & or_ln84_2_fu_4014_p2);

assign sB_L1_4_fu_4702_p3 = ((or_ln74_9_fu_4576_p2[0:0] === 1'b1) ? select_ln74_90_fu_4686_p3 : select_ln74_91_fu_4694_p3);

assign sB_L1_4_next_1_fu_4510_p2 = (valid8_reg_7390 & or_ln94_3_fu_4505_p2);

assign sB_L1_4_next_2_fu_4548_p2 = (valid8_reg_7390 & or_ln104_3_fu_4543_p2);

assign sB_L1_4_next_4_fu_4680_p2 = (sB_L1_4_next_344_reg_1191 & icmp_ln74_12_fu_4553_p2);

assign sB_L1_4_next_fu_4450_p2 = (valid_L1_4_next_152_reg_1071 & or_ln84_3_fu_4445_p2);

assign sB_L2_1_fu_5348_p3 = ((or_ln74_12_fu_5334_p2[0:0] === 1'b1) ? select_ln74_116_fu_5326_p3 : select_ln74_117_fu_5340_p3);

assign sB_L2_1_next_1_fu_5158_p2 = (valid_L1_2_4_fu_3958_p3 & or_ln94_4_fu_5152_p2);

assign sB_L2_1_next_2_fu_5200_p2 = (valid_L1_2_4_fu_3958_p3 & or_ln104_4_fu_5194_p2);

assign sB_L2_1_next_4_fu_5320_p2 = (icmp_ln74_16_fu_5206_p2 & ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6);

assign sB_L2_1_next_fu_5090_p2 = (or_ln84_4_fu_5084_p2 & ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6);

assign sB_L2_2_fu_6000_p3 = ((or_ln74_13_fu_5986_p2[0:0] === 1'b1) ? select_ln74_142_fu_5978_p3 : select_ln74_143_fu_5992_p3);

assign sB_L2_2_next_1_fu_5810_p2 = (valid_L1_4_4_fu_4820_p3 & or_ln94_5_fu_5804_p2);

assign sB_L2_2_next_2_fu_5852_p2 = (valid_L1_4_4_fu_4820_p3 & or_ln104_5_fu_5846_p2);

assign sB_L2_2_next_4_fu_5972_p2 = (icmp_ln74_20_fu_5858_p2 & ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6);

assign sB_L2_2_next_fu_5742_p2 = (or_ln84_5_fu_5736_p2 & ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6);

assign sB_L3_fu_6537_p3 = ((or_ln74_14_fu_6523_p2[0:0] === 1'b1) ? select_ln74_168_fu_6515_p3 : select_ln74_169_fu_6529_p3);

assign sB_L3_next_1_fu_6358_p2 = (valid_L2_2_4_reg_7852 & or_ln94_6_fu_6352_p2);

assign sB_L3_next_2_fu_6394_p2 = (valid_L2_2_4_reg_7852 & or_ln104_6_fu_6388_p2);

assign sB_L3_next_4_fu_6509_p2 = (icmp_ln74_24_fu_6399_p2 & ap_phi_mux_sB_L3_next_384_phi_fu_1630_p6);

assign sB_L3_next_fu_6303_p2 = (or_ln84_6_fu_6297_p2 & ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6);

assign select_ln55_1_fu_6247_p3 = ((or_ln55_6_fu_6189_p2[0:0] === 1'b1) ? select_ln55_fu_6195_p3 : select_ln57_12_fu_6239_p3);

assign select_ln55_fu_6195_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln56_10_fu_5658_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_11_fu_5672_p3 = ((or_ln56_11_fu_5666_p2[0:0] === 1'b1) ? select_ln56_10_fu_5658_p3 : select_ln57_11_fu_5644_p3);

assign select_ln56_1_fu_2416_p3 = ((or_ln56_6_fu_2410_p2[0:0] === 1'b1) ? select_ln56_fu_2402_p3 : select_ln57_1_fu_2388_p3);

assign select_ln56_2_fu_2622_p3 = ((and_ln56_1_fu_2616_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_3_fu_2636_p3 = ((or_ln56_7_fu_2630_p2[0:0] === 1'b1) ? select_ln56_2_fu_2622_p3 : select_ln57_3_fu_2608_p3);

assign select_ln56_4_fu_2842_p3 = ((and_ln56_2_fu_2836_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_5_fu_2856_p3 = ((or_ln56_8_fu_2850_p2[0:0] === 1'b1) ? select_ln56_4_fu_2842_p3 : select_ln57_5_fu_2828_p3);

assign select_ln56_6_fu_3062_p3 = ((and_ln56_3_fu_3056_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_7_fu_3076_p3 = ((or_ln56_9_fu_3070_p2[0:0] === 1'b1) ? select_ln56_6_fu_3062_p3 : select_ln57_7_fu_3048_p3);

assign select_ln56_8_fu_5006_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_9_fu_5020_p3 = ((or_ln56_10_fu_5014_p2[0:0] === 1'b1) ? select_ln56_8_fu_5006_p3 : select_ln57_9_fu_4992_p3);

assign select_ln56_fu_2402_p3 = ((and_ln56_fu_2396_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln57_10_fu_5630_p3 = ((and_ln57_23_fu_5624_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_11_fu_5644_p3 = ((or_ln57_17_fu_5638_p2[0:0] === 1'b1) ? select_ln57_10_fu_5630_p3 : 3'd4);

assign select_ln57_12_fu_6239_p3 = ((and_ln57_24_fu_6233_p2[0:0] === 1'b1) ? select_ln58_fu_6219_p3 : 3'd3);

assign select_ln57_1_fu_2388_p3 = ((or_ln57_2_fu_2382_p2[0:0] === 1'b1) ? select_ln57_fu_2374_p3 : 3'd4);

assign select_ln57_2_fu_2594_p3 = ((and_ln57_7_fu_2588_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_3_fu_2608_p3 = ((or_ln57_5_fu_2602_p2[0:0] === 1'b1) ? select_ln57_2_fu_2594_p3 : 3'd4);

assign select_ln57_4_fu_2814_p3 = ((and_ln57_11_fu_2808_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_5_fu_2828_p3 = ((or_ln57_8_fu_2822_p2[0:0] === 1'b1) ? select_ln57_4_fu_2814_p3 : 3'd4);

assign select_ln57_6_fu_3034_p3 = ((and_ln57_15_fu_3028_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_7_fu_3048_p3 = ((or_ln57_11_fu_3042_p2[0:0] === 1'b1) ? select_ln57_6_fu_3034_p3 : 3'd4);

assign select_ln57_8_fu_4978_p3 = ((and_ln57_19_fu_4972_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_9_fu_4992_p3 = ((or_ln57_14_fu_4986_p2[0:0] === 1'b1) ? select_ln57_8_fu_4978_p3 : 3'd4);

assign select_ln57_fu_2374_p3 = ((and_ln57_3_fu_2368_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln58_fu_6219_p3 = ((ap_phi_mux_valid_L3_next80_phi_fu_1686_p6[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign select_ln74_100_fu_4781_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? valid7_reg_7382 : vA_L1_4_next_2_fu_4768_p2);

assign select_ln74_102_fu_4813_p3 = ((and_ln56_3_reg_7559[0:0] === 1'b1) ? valid_L1_4_next_152_reg_1071 : and_ln74_19_fu_4807_p2);

assign select_ln74_10_fu_3372_p3 = ((and_ln56_reg_7418[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6 : select_ln74_9_fu_3364_p3);

assign select_ln74_112_fu_5288_p3 = ((icmp_ln74_16_fu_5206_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1546_p6 : 14'd0);

assign select_ln74_113_fu_5296_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_112_fu_5288_p3);

assign select_ln74_114_fu_5304_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 : select_ln74_113_fu_5296_p3);

assign select_ln74_116_fu_5326_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? sB_L2_1_next_fu_5090_p2 : sB_L2_1_next_1_fu_5158_p2);

assign select_ln74_117_fu_5340_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? sB_L2_1_next_2_fu_5200_p2 : sB_L2_1_next_4_fu_5320_p2);

assign select_ln74_119_fu_5362_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? sA_L2_1_next_fu_5066_p2 : sA_L2_1_next_1_fu_5140_p2);

assign select_ln74_120_fu_5370_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? sA_L2_1_next_2_fu_5182_p2 : sA_L2_1_next_4_fu_5356_p2);

assign select_ln74_128_fu_5464_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 : and_ln74_25_fu_5458_p2);

assign select_ln74_12_fu_3393_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? sB_L1_1_next_fu_3157_p2 : sB_L1_1_next_1_fu_3217_p2);

assign select_ln74_138_fu_5940_p3 = ((icmp_ln74_20_fu_5858_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1560_p6 : 14'd0);

assign select_ln74_139_fu_5948_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_138_fu_5940_p3);

assign select_ln74_13_fu_3401_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? sB_L1_1_next_2_fu_3255_p2 : sB_L1_1_next_4_fu_3387_p2);

assign select_ln74_140_fu_5956_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 : select_ln74_139_fu_5948_p3);

assign select_ln74_142_fu_5978_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? sB_L2_2_next_fu_5742_p2 : sB_L2_2_next_1_fu_5810_p2);

assign select_ln74_143_fu_5992_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? sB_L2_2_next_2_fu_5852_p2 : sB_L2_2_next_4_fu_5972_p2);

assign select_ln74_145_fu_6014_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? sA_L2_2_next_fu_5718_p2 : sA_L2_2_next_1_fu_5792_p2);

assign select_ln74_146_fu_6022_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? sA_L2_2_next_2_fu_5834_p2 : sA_L2_2_next_4_fu_6008_p2);

assign select_ln74_154_fu_6116_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 : and_ln74_31_fu_6110_p2);

assign select_ln74_15_fu_3423_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? sA_L1_1_next_fu_3141_p2 : sA_L1_1_next_1_fu_3200_p2);

assign select_ln74_164_fu_6477_p3 = ((icmp_ln74_24_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V2_phi_fu_1728_p6 : 14'd0);

assign select_ln74_165_fu_6485_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_164_fu_6477_p3);

assign select_ln74_166_fu_6493_p3 = ((icmp_ln74_26_fu_6426_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 : select_ln74_165_fu_6485_p3);

assign select_ln74_168_fu_6515_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? sB_L3_next_fu_6303_p2 : sB_L3_next_1_fu_6358_p2);

assign select_ln74_169_fu_6529_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? sB_L3_next_2_fu_6394_p2 : sB_L3_next_4_fu_6509_p2);

assign select_ln74_16_fu_3431_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? sA_L1_1_next_2_fu_3239_p2 : sA_L1_1_next_4_fu_3417_p2);

assign select_ln74_171_fu_6551_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? sA_L3_next_fu_6282_p2 : sA_L3_next_1_fu_6341_p2);

assign select_ln74_172_fu_6559_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? sA_L3_next_2_fu_6379_p2 : sA_L3_next_4_fu_6545_p2);

assign select_ln74_180_fu_6649_p3 = ((icmp_ln74_26_fu_6426_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 : and_ln74_37_fu_6643_p2);

assign select_ln74_18_fu_3453_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? valid_L1_1_next_155_reg_1026 : valid2_reg_7342);

assign select_ln74_19_fu_3460_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? valid2_reg_7342 : vB_L1_1_next_1_fu_3447_p2);

assign select_ln74_1_fu_3288_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? match_1_dataarray_data_V_q0 : ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6);

assign select_ln74_21_fu_3481_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? valid1_reg_7334 : vA_L1_1_next_359_reg_966);

assign select_ln74_22_fu_3488_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? valid1_reg_7334 : vA_L1_1_next_2_fu_3475_p2);

assign select_ln74_24_fu_3520_p3 = ((and_ln56_reg_7418[0:0] === 1'b1) ? valid_L1_1_next_155_reg_1026 : and_ln74_1_fu_3514_p2);

assign select_ln74_26_fu_3706_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6 : match_3_dataarray_data_V_q0);

assign select_ln74_27_fu_3719_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? match_3_dataarray_data_V_q0 : ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6);

assign select_ln74_28_fu_3733_p3 = ((or_ln74_3_fu_3714_p2[0:0] === 1'b1) ? select_ln74_26_fu_3706_p3 : select_ln74_27_fu_3719_p3);

assign select_ln74_2_fu_3302_p3 = ((or_ln74_fu_3283_p2[0:0] === 1'b1) ? select_ln74_fu_3275_p3 : select_ln74_1_fu_3288_p3);

assign select_ln74_30_fu_3755_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_818_phi_fu_1448_p6);

assign select_ln74_31_fu_3763_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_818_phi_fu_1448_p6);

assign select_ln74_32_fu_3771_p3 = ((or_ln74_3_fu_3714_p2[0:0] === 1'b1) ? select_ln74_30_fu_3755_p3 : select_ln74_31_fu_3763_p3);

assign select_ln74_34_fu_3787_p3 = ((icmp_ln74_4_fu_3691_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1392_p6 : 14'd0);

assign select_ln74_35_fu_3795_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_34_fu_3787_p3);

assign select_ln74_36_fu_3803_p3 = ((and_ln56_1_reg_7465[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1504_p6 : select_ln74_35_fu_3795_p3);

assign select_ln74_38_fu_3824_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? sB_L1_2_next_fu_3588_p2 : sB_L1_2_next_1_fu_3648_p2);

assign select_ln74_39_fu_3832_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? sB_L1_2_next_2_fu_3686_p2 : sB_L1_2_next_4_fu_3818_p2);

assign select_ln74_41_fu_3854_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? sA_L1_2_next_fu_3572_p2 : sA_L1_2_next_1_fu_3631_p2);

assign select_ln74_42_fu_3862_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? sA_L1_2_next_2_fu_3670_p2 : sA_L1_2_next_4_fu_3848_p2);

assign select_ln74_44_fu_3884_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? valid_L1_2_next_154_reg_1041 : valid4_reg_7358);

assign select_ln74_45_fu_3891_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? valid4_reg_7358 : vB_L1_2_next_1_fu_3878_p2);

assign select_ln74_47_fu_3912_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? valid3_reg_7350 : vA_L1_2_next_358_reg_981);

assign select_ln74_48_fu_3919_p3 = ((icmp_ln74_5_fu_3696_p2[0:0] === 1'b1) ? valid3_reg_7350 : vA_L1_2_next_2_fu_3906_p2);

assign select_ln74_4_fu_3324_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_319_phi_fu_1434_p6);

assign select_ln74_50_fu_3951_p3 = ((and_ln56_1_reg_7465[0:0] === 1'b1) ? valid_L1_2_next_154_reg_1041 : and_ln74_7_fu_3945_p2);

assign select_ln74_52_fu_4137_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6 : match_5_dataarray_data_V_q0);

assign select_ln74_53_fu_4150_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? match_5_dataarray_data_V_q0 : ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6);

assign select_ln74_54_fu_4164_p3 = ((or_ln74_6_fu_4145_p2[0:0] === 1'b1) ? select_ln74_52_fu_4137_p3 : select_ln74_53_fu_4150_p3);

assign select_ln74_56_fu_4186_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1417_phi_fu_1462_p6);

assign select_ln74_57_fu_4194_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1417_phi_fu_1462_p6);

assign select_ln74_58_fu_4202_p3 = ((or_ln74_6_fu_4145_p2[0:0] === 1'b1) ? select_ln74_56_fu_4186_p3 : select_ln74_57_fu_4194_p3);

assign select_ln74_5_fu_3332_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_319_phi_fu_1434_p6);

assign select_ln74_60_fu_4218_p3 = ((icmp_ln74_8_fu_4122_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1406_p6 : 14'd0);

assign select_ln74_61_fu_4226_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_60_fu_4218_p3);

assign select_ln74_62_fu_4234_p3 = ((and_ln56_2_reg_7512[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1518_p6 : select_ln74_61_fu_4226_p3);

assign select_ln74_64_fu_4255_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? sB_L1_3_next_fu_4019_p2 : sB_L1_3_next_1_fu_4079_p2);

assign select_ln74_65_fu_4263_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? sB_L1_3_next_2_fu_4117_p2 : sB_L1_3_next_4_fu_4249_p2);

assign select_ln74_67_fu_4285_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? sA_L1_3_next_fu_4003_p2 : sA_L1_3_next_1_fu_4062_p2);

assign select_ln74_68_fu_4293_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? sA_L1_3_next_2_fu_4101_p2 : sA_L1_3_next_4_fu_4279_p2);

assign select_ln74_6_fu_3340_p3 = ((or_ln74_fu_3283_p2[0:0] === 1'b1) ? select_ln74_4_fu_3324_p3 : select_ln74_5_fu_3332_p3);

assign select_ln74_70_fu_4315_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? valid_L1_3_next_153_reg_1056 : valid6_reg_7374);

assign select_ln74_71_fu_4322_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? valid6_reg_7374 : vB_L1_3_next_1_fu_4309_p2);

assign select_ln74_73_fu_4343_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? valid5_reg_7366 : vA_L1_3_next_357_reg_996);

assign select_ln74_74_fu_4350_p3 = ((icmp_ln74_9_fu_4127_p2[0:0] === 1'b1) ? valid5_reg_7366 : vA_L1_3_next_2_fu_4337_p2);

assign select_ln74_76_fu_4382_p3 = ((and_ln56_2_reg_7512[0:0] === 1'b1) ? valid_L1_3_next_153_reg_1056 : and_ln74_13_fu_4376_p2);

assign select_ln74_78_fu_4568_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6 : match_7_dataarray_data_V_q0);

assign select_ln74_79_fu_4581_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? match_7_dataarray_data_V_q0 : ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6);

assign select_ln74_80_fu_4595_p3 = ((or_ln74_9_fu_4576_p2[0:0] === 1'b1) ? select_ln74_78_fu_4568_p3 : select_ln74_79_fu_4581_p3);

assign select_ln74_82_fu_4617_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2016_phi_fu_1476_p6);

assign select_ln74_83_fu_4625_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2016_phi_fu_1476_p6);

assign select_ln74_84_fu_4633_p3 = ((or_ln74_9_fu_4576_p2[0:0] === 1'b1) ? select_ln74_82_fu_4617_p3 : select_ln74_83_fu_4625_p3);

assign select_ln74_86_fu_4649_p3 = ((icmp_ln74_12_fu_4553_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1420_p6 : 14'd0);

assign select_ln74_87_fu_4657_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_86_fu_4649_p3);

assign select_ln74_88_fu_4665_p3 = ((and_ln56_3_reg_7559[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1532_p6 : select_ln74_87_fu_4657_p3);

assign select_ln74_8_fu_3356_p3 = ((icmp_ln74_fu_3260_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1378_p6 : 14'd0);

assign select_ln74_90_fu_4686_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? sB_L1_4_next_fu_4450_p2 : sB_L1_4_next_1_fu_4510_p2);

assign select_ln74_91_fu_4694_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? sB_L1_4_next_2_fu_4548_p2 : sB_L1_4_next_4_fu_4680_p2);

assign select_ln74_93_fu_4716_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? sA_L1_4_next_fu_4434_p2 : sA_L1_4_next_1_fu_4493_p2);

assign select_ln74_94_fu_4724_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? sA_L1_4_next_2_fu_4532_p2 : sA_L1_4_next_4_fu_4710_p2);

assign select_ln74_96_fu_4746_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? valid_L1_4_next_152_reg_1071 : valid8_reg_7390);

assign select_ln74_97_fu_4753_p3 = ((icmp_ln74_13_fu_4558_p2[0:0] === 1'b1) ? valid8_reg_7390 : vB_L1_4_next_1_fu_4740_p2);

assign select_ln74_99_fu_4774_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? valid7_reg_7382 : vA_L1_4_next_356_reg_1011);

assign select_ln74_9_fu_3364_p3 = ((icmp_ln74_1_fu_3265_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_8_fu_3356_p3);

assign select_ln74_fu_3275_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1490_p6 : match_1_dataarray_data_V_q0);

assign select_ln857_1_fu_7001_p3 = ((newtracklet_fu_6867_p2[0:0] === 1'b1) ? 3'd7 : projseed_V_1_fu_260);

assign select_ln857_fu_6993_p3 = ((newtracklet_fu_6867_p2[0:0] === 1'b1) ? 52'd0 : bestmatch_next_data_V_13_reg_1766);

assign sext_ln1354_2_fu_6874_p1 = $signed(tmp_12_reg_7976);

assign sext_ln1354_fu_6871_p1 = $signed(tmp_11_reg_7971);

assign sext_ln1503_fu_6812_p1 = $signed(phi_corr_V_fu_6802_p4);

assign sext_ln68_fu_6877_p1 = $signed(stub_z_V_reg_7961);

assign shl_ln_fu_6892_p3 = {{fm_z_V_fu_6886_p2}, {4'd0}};

assign stub_phi_V_fu_6736_p4 = {{allstub_dataarray_data_V_q0[20:4]}};

assign stub_r_V_fu_6716_p4 = {{allstub_dataarray_data_V_q0[35:29]}};

assign stubid_V_fu_6675_p1 = cm_L3_next_data_V_fu_6501_p3[6:0];

assign sub_ln214_1_fu_6922_p2 = (17'd0 - delta_phi_V_reg_7981);

assign sub_ln214_fu_6908_p2 = (13'd0 - shl_ln_fu_6892_p3);

assign t_V_10_fu_1938_p3 = ((ap_phi_mux_read6_0_i70_phi_fu_660_p6[0:0] === 1'b1) ? addr6_V_fu_1932_p2 : ap_phi_mux_t_V_130_phi_fu_744_p6);

assign t_V_11_fu_1910_p3 = ((ap_phi_mux_read4_0_i72_phi_fu_632_p6[0:0] === 1'b1) ? addr4_V_fu_1904_p2 : ap_phi_mux_t_V_228_phi_fu_772_p6);

assign t_V_12_fu_1882_p3 = ((ap_phi_mux_read2_0_i74_phi_fu_604_p6[0:0] === 1'b1) ? addr2_V_fu_1876_p2 : ap_phi_mux_t_V_326_phi_fu_800_p6);

assign t_V_13_fu_1868_p3 = ((ap_phi_mux_read1_0_i75_phi_fu_590_p6[0:0] === 1'b1) ? addr1_V_fu_1862_p2 : ap_phi_mux_t_V_425_phi_fu_814_p6);

assign t_V_14_fu_1896_p3 = ((ap_phi_mux_read3_0_i73_phi_fu_618_p6[0:0] === 1'b1) ? addr3_V_fu_1890_p2 : ap_phi_mux_t_V_527_phi_fu_786_p6);

assign t_V_15_fu_1924_p3 = ((ap_phi_mux_read5_0_i71_phi_fu_646_p6[0:0] === 1'b1) ? addr5_V_fu_1918_p2 : ap_phi_mux_t_V_629_phi_fu_758_p6);

assign t_V_16_fu_1952_p3 = ((ap_phi_mux_read7_0_i69_phi_fu_674_p6[0:0] === 1'b1) ? addr7_V_fu_1946_p2 : ap_phi_mux_t_V_731_phi_fu_730_p6);

assign t_V_17_fu_2180_p2 = (7'd1 + ap_phi_mux_t_V_935_phi_fu_702_p6);

assign t_V_9_fu_1966_p3 = ((ap_phi_mux_read8_0_i68_phi_fu_688_p6[0:0] === 1'b1) ? addr8_V_fu_1960_p2 : ap_phi_mux_t_V32_phi_fu_716_p6);

assign tmpA_L1_1_data_V_fu_3348_p3 = ((or_ln74_2_fu_3310_p2[0:0] === 1'b1) ? select_ln74_6_fu_3340_p3 : 14'd0);

assign tmpA_L1_2_data_V_fu_3779_p3 = ((or_ln74_5_fu_3741_p2[0:0] === 1'b1) ? select_ln74_32_fu_3771_p3 : 14'd0);

assign tmpA_L1_3_data_V_fu_4210_p3 = ((or_ln74_8_fu_4172_p2[0:0] === 1'b1) ? select_ln74_58_fu_4202_p3 : 14'd0);

assign tmpA_L1_4_data_V_fu_4641_p3 = ((or_ln74_11_fu_4603_p2[0:0] === 1'b1) ? select_ln74_84_fu_4633_p3 : 14'd0);

assign tmpA_L2_1_data_V_fu_5280_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_fu_3379_p3 : cm_L1_1_data_V_2_fu_5272_p3);

assign tmpA_L2_2_data_V_fu_5932_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_fu_4241_p3 : cm_L1_3_data_V_2_fu_5924_p3);

assign tmpA_L3_data_V_fu_6470_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7766 : cm_L2_1_data_V_2_fu_6462_p3);

assign tmpB_L1_1_data_V_fu_3316_p3 = ((or_ln74_2_fu_3310_p2[0:0] === 1'b1) ? select_ln74_2_fu_3302_p3 : 14'd0);

assign tmpB_L1_2_data_V_fu_3747_p3 = ((or_ln74_5_fu_3741_p2[0:0] === 1'b1) ? select_ln74_28_fu_3733_p3 : 14'd0);

assign tmpB_L1_3_data_V_fu_4178_p3 = ((or_ln74_8_fu_4172_p2[0:0] === 1'b1) ? select_ln74_54_fu_4164_p3 : 14'd0);

assign tmpB_L1_4_data_V_fu_4609_p3 = ((or_ln74_11_fu_4603_p2[0:0] === 1'b1) ? select_ln74_80_fu_4595_p3 : 14'd0);

assign tmpB_L2_1_data_V_fu_5248_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1602_p6 : cm_L1_2_data_V_2_fu_5234_p3);

assign tmpB_L2_2_data_V_fu_5900_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1616_p6 : cm_L1_4_data_V_2_fu_5886_p3);

assign tmpB_L3_data_V_fu_6439_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1714_p6 : cm_L2_2_data_V_2_fu_6432_p3);

assign tmp_10_fu_6692_p3 = {{bx_V92_phi_reg_836_pp0_iter2_reg}, {stubid_V_fu_6675_p1}};

assign tmp_13_fu_6900_p3 = fm_z_V_fu_6886_p2[32'd8];

assign tmp_14_fu_7094_p3 = {{p_phi_reg_824_pp0_iter5_reg}, {t_V_834_reg_1752}};

assign tmp_1_fu_6936_p4 = {{proj_data_V_reg_7951[57:44]}};

assign tmp_2_fu_6679_p3 = {{bx_V92_phi_reg_836_pp0_iter2_reg}, {projid_V_fu_6665_p4}};

assign tmp_3_fu_1974_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_13_fu_1868_p3}};

assign tmp_4_fu_1987_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_12_fu_1882_p3}};

assign tmp_5_fu_2000_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_14_fu_1896_p3}};

assign tmp_6_fu_2013_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_11_fu_1910_p3}};

assign tmp_7_fu_2026_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_15_fu_1924_p3}};

assign tmp_8_fu_2039_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_10_fu_1938_p3}};

assign tmp_9_fu_2052_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_16_fu_1952_p3}};

assign tmp_s_fu_2065_p3 = {{ap_phi_mux_p_phi_phi_fu_828_p4}, {t_V_9_fu_1966_p3}};

assign trunc_ln209_fu_1793_p1 = bx_V[0:0];

assign vA_L1_1_fu_3495_p3 = ((or_ln74_fu_3283_p2[0:0] === 1'b1) ? select_ln74_21_fu_3481_p3 : select_ln74_22_fu_3488_p3);

assign vA_L1_1_next_2_fu_3475_p2 = (vA_L1_1_next_359_reg_966 & icmp_ln74_fu_3260_p2);

assign vA_L1_2_fu_3926_p3 = ((or_ln74_3_fu_3714_p2[0:0] === 1'b1) ? select_ln74_47_fu_3912_p3 : select_ln74_48_fu_3919_p3);

assign vA_L1_2_next_2_fu_3906_p2 = (vA_L1_2_next_358_reg_981 & icmp_ln74_4_fu_3691_p2);

assign vA_L1_3_fu_4357_p3 = ((or_ln74_6_fu_4145_p2[0:0] === 1'b1) ? select_ln74_73_fu_4343_p3 : select_ln74_74_fu_4350_p3);

assign vA_L1_3_next_2_fu_4337_p2 = (vA_L1_3_next_357_reg_996 & icmp_ln74_8_fu_4122_p2);

assign vA_L1_4_fu_4788_p3 = ((or_ln74_9_fu_4576_p2[0:0] === 1'b1) ? select_ln74_99_fu_4774_p3 : select_ln74_100_fu_4781_p3);

assign vA_L1_4_next_2_fu_4768_p2 = (vA_L1_4_next_356_reg_1011 & icmp_ln74_12_fu_4553_p2);

assign vA_L2_1_fu_5438_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? valid_L1_1_4_fu_3527_p3 : valid_L1_1_2_fu_5430_p3);

assign vA_L2_2_fu_6090_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? valid_L1_3_4_fu_4389_p3 : valid_L1_3_2_fu_6082_p3);

assign vA_L3_fu_6624_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? valid_L2_1_4_reg_7793 : valid_L2_1_2_fu_6616_p3);

assign vB_L1_1_fu_3467_p3 = ((or_ln74_fu_3283_p2[0:0] === 1'b1) ? select_ln74_18_fu_3453_p3 : select_ln74_19_fu_3460_p3);

assign vB_L1_1_next_1_fu_3447_p2 = (valid_L1_1_next_155_reg_1026 & icmp_ln74_fu_3260_p2);

assign vB_L1_2_fu_3898_p3 = ((or_ln74_3_fu_3714_p2[0:0] === 1'b1) ? select_ln74_44_fu_3884_p3 : select_ln74_45_fu_3891_p3);

assign vB_L1_2_next_1_fu_3878_p2 = (valid_L1_2_next_154_reg_1041 & icmp_ln74_4_fu_3691_p2);

assign vB_L1_3_fu_4329_p3 = ((or_ln74_6_fu_4145_p2[0:0] === 1'b1) ? select_ln74_70_fu_4315_p3 : select_ln74_71_fu_4322_p3);

assign vB_L1_3_next_1_fu_4309_p2 = (valid_L1_3_next_153_reg_1056 & icmp_ln74_8_fu_4122_p2);

assign vB_L1_4_fu_4760_p3 = ((or_ln74_9_fu_4576_p2[0:0] === 1'b1) ? select_ln74_96_fu_4746_p3 : select_ln74_97_fu_4753_p3);

assign vB_L1_4_next_1_fu_4740_p2 = (valid_L1_4_next_152_reg_1071 & icmp_ln74_12_fu_4553_p2);

assign vB_L2_1_fu_5408_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 : valid_L1_2_2_fu_5400_p3);

assign vB_L2_2_fu_6060_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 : valid_L1_4_2_fu_6052_p3);

assign vB_L3_fu_6595_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 : valid_L2_2_2_fu_6588_p3);

assign valid1_fu_2192_p2 = (icmp_ln895_reg_7229 & icmp_ln887_reg_7223);

assign valid2_fu_2196_p2 = (icmp_ln895_1_reg_7241 & icmp_ln887_1_reg_7235);

assign valid3_fu_2200_p2 = (icmp_ln895_2_reg_7253 & icmp_ln887_2_reg_7247);

assign valid4_fu_2204_p2 = (icmp_ln895_3_reg_7265 & icmp_ln887_3_reg_7259);

assign valid5_fu_2208_p2 = (icmp_ln895_4_reg_7277 & icmp_ln887_4_reg_7271);

assign valid6_fu_2212_p2 = (icmp_ln895_5_reg_7289 & icmp_ln887_5_reg_7283);

assign valid7_fu_2216_p2 = (icmp_ln895_6_reg_7301 & icmp_ln887_6_reg_7295);

assign valid8_fu_2220_p2 = (icmp_ln895_7_reg_7313 & icmp_ln887_7_reg_7307);

assign valid_L1_1_1_fu_5422_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? valid_L1_1_4_fu_3527_p3 : valid_L1_1_fu_5416_p2);

assign valid_L1_1_2_fu_5430_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 : valid_L1_1_1_fu_5422_p3);

assign valid_L1_1_4_fu_3527_p3 = ((icmp_ln74_2_fu_3270_p2[0:0] === 1'b1) ? vA_L1_1_next_359_reg_966 : select_ln74_24_fu_3520_p3);

assign valid_L1_1_fu_5416_p2 = (icmp_ln74_16_fu_5206_p2 & ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6);

assign valid_L1_2_1_fu_5392_p3 = ((icmp_ln74_17_fu_5220_p2[0:0] === 1'b1) ? valid_L1_2_4_fu_3958_p3 : valid_L1_2_fu_5386_p2);

assign valid_L1_2_2_fu_5400_p3 = ((and_ln56_4_fu_5000_p2[0:0] === 1'b1) ? valid_L1_2_4_fu_3958_p3 : valid_L1_2_1_fu_5392_p3);

assign valid_L1_2_4_fu_3958_p3 = ((icmp_ln74_6_fu_3701_p2[0:0] === 1'b1) ? vA_L1_2_next_358_reg_981 : select_ln74_50_fu_3951_p3);

assign valid_L1_2_fu_5386_p2 = (icmp_ln74_16_fu_5206_p2 & ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6);

assign valid_L1_3_1_fu_6074_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? valid_L1_3_4_fu_4389_p3 : valid_L1_3_fu_6068_p2);

assign valid_L1_3_2_fu_6082_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 : valid_L1_3_1_fu_6074_p3);

assign valid_L1_3_4_fu_4389_p3 = ((icmp_ln74_10_fu_4132_p2[0:0] === 1'b1) ? vA_L1_3_next_357_reg_996 : select_ln74_76_fu_4382_p3);

assign valid_L1_3_fu_6068_p2 = (icmp_ln74_20_fu_5858_p2 & ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6);

assign valid_L1_4_1_fu_6044_p3 = ((icmp_ln74_21_fu_5872_p2[0:0] === 1'b1) ? valid_L1_4_4_fu_4820_p3 : valid_L1_4_fu_6038_p2);

assign valid_L1_4_2_fu_6052_p3 = ((and_ln56_5_fu_5652_p2[0:0] === 1'b1) ? valid_L1_4_4_fu_4820_p3 : valid_L1_4_1_fu_6044_p3);

assign valid_L1_4_4_fu_4820_p3 = ((icmp_ln74_14_fu_4563_p2[0:0] === 1'b1) ? vA_L1_4_next_356_reg_1011 : select_ln74_102_fu_4813_p3);

assign valid_L1_4_fu_6038_p2 = (icmp_ln74_20_fu_5858_p2 & ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6);

assign valid_L2_1_1_fu_6609_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? valid_L2_1_4_reg_7793 : valid_L2_1_fu_6603_p2);

assign valid_L2_1_2_fu_6616_p3 = ((icmp_ln74_26_fu_6426_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 : valid_L2_1_1_fu_6609_p3);

assign valid_L2_1_4_fu_5472_p3 = ((icmp_ln74_18_fu_5242_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 : select_ln74_128_fu_5464_p3);

assign valid_L2_1_fu_6603_p2 = (icmp_ln74_24_fu_6399_p2 & ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6);

assign valid_L2_2_1_fu_6581_p3 = ((icmp_ln74_25_fu_6413_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7852 : valid_L2_2_fu_6575_p2);

assign valid_L2_2_2_fu_6588_p3 = ((icmp_ln74_26_fu_6426_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7852 : valid_L2_2_1_fu_6581_p3);

assign valid_L2_2_4_fu_6124_p3 = ((icmp_ln74_22_fu_5894_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 : select_ln74_154_fu_6116_p3);

assign valid_L2_2_fu_6575_p2 = (icmp_ln74_24_fu_6399_p2 & ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6);

assign valid_L3_fu_6657_p3 = ((ap_phi_mux_sA_L3_next_383_phi_fu_1644_p6[0:0] === 1'b1) ? ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 : select_ln74_180_fu_6649_p3);

assign xor_ln103_1_fu_3659_p2 = (icmp_ln103_1_fu_3653_p2 ^ 1'd1);

assign xor_ln103_2_fu_4090_p2 = (icmp_ln103_2_fu_4084_p2 ^ 1'd1);

assign xor_ln103_3_fu_4521_p2 = (icmp_ln103_3_fu_4515_p2 ^ 1'd1);

assign xor_ln103_4_fu_5170_p2 = (icmp_ln103_4_fu_5164_p2 ^ 1'd1);

assign xor_ln103_5_fu_5822_p2 = (icmp_ln103_5_fu_5816_p2 ^ 1'd1);

assign xor_ln103_6_fu_6367_p2 = (icmp_ln103_6_fu_6363_p2 ^ 1'd1);

assign xor_ln103_fu_3228_p2 = (icmp_ln103_fu_3222_p2 ^ 1'd1);

assign xor_ln50_10_fu_5480_p2 = (ap_phi_mux_valid_L2_2_next40_phi_fu_1308_p6 ^ 1'd1);

assign xor_ln50_11_fu_5498_p2 = (ap_phi_mux_vA_L2_2_next_138_phi_fu_1336_p6 ^ 1'd1);

assign xor_ln50_12_fu_6155_p2 = (ap_phi_mux_vA_L3_next_181_phi_fu_1672_p6 ^ 1'd1);

assign xor_ln50_1_fu_2242_p2 = (ap_phi_mux_vA_L1_1_next_359_phi_fu_970_p6 ^ 1'd1);

assign xor_ln50_2_fu_2444_p2 = (ap_phi_mux_valid_L1_2_next62_phi_fu_925_p6 ^ 1'd1);

assign xor_ln50_3_fu_2462_p2 = (ap_phi_mux_vA_L1_2_next_358_phi_fu_985_p6 ^ 1'd1);

assign xor_ln50_4_fu_2664_p2 = (ap_phi_mux_valid_L1_3_next61_phi_fu_940_p6 ^ 1'd1);

assign xor_ln50_5_fu_2682_p2 = (ap_phi_mux_vA_L1_3_next_357_phi_fu_1000_p6 ^ 1'd1);

assign xor_ln50_6_fu_2884_p2 = (ap_phi_mux_valid_L1_4_next60_phi_fu_955_p6 ^ 1'd1);

assign xor_ln50_7_fu_2902_p2 = (ap_phi_mux_vA_L1_4_next_356_phi_fu_1015_p6 ^ 1'd1);

assign xor_ln50_8_fu_4828_p2 = (ap_phi_mux_valid_L2_1_next41_phi_fu_1294_p6 ^ 1'd1);

assign xor_ln50_9_fu_4846_p2 = (ap_phi_mux_vA_L2_1_next_139_phi_fu_1322_p6 ^ 1'd1);

assign xor_ln50_fu_2224_p2 = (ap_phi_mux_valid_L1_1_next63_phi_fu_910_p6 ^ 1'd1);

assign xor_ln51_1_fu_2486_p2 = (ap_phi_mux_valid_L1_2_next_154_phi_fu_1045_p6 ^ 1'd1);

assign xor_ln51_2_fu_2706_p2 = (ap_phi_mux_valid_L1_3_next_153_phi_fu_1060_p6 ^ 1'd1);

assign xor_ln51_3_fu_2926_p2 = (ap_phi_mux_valid_L1_4_next_152_phi_fu_1075_p6 ^ 1'd1);

assign xor_ln51_4_fu_4870_p2 = (ap_phi_mux_valid_L2_1_next_137_phi_fu_1350_p6 ^ 1'd1);

assign xor_ln51_5_fu_5522_p2 = (ap_phi_mux_valid_L2_2_next_136_phi_fu_1364_p6 ^ 1'd1);

assign xor_ln51_6_fu_6172_p2 = (ap_phi_mux_valid_L3_next_182_phi_fu_1658_p6 ^ 1'd1);

assign xor_ln51_fu_2266_p2 = (ap_phi_mux_valid_L1_1_next_155_phi_fu_1030_p6 ^ 1'd1);

assign xor_ln55_10_fu_5540_p2 = (ap_phi_mux_sA_L2_2_next_377_phi_fu_1238_p6 ^ 1'd1);

assign xor_ln55_11_fu_5546_p2 = (ap_phi_mux_inread_assign_542_phi_fu_1280_p6 ^ 1'd1);

assign xor_ln55_12_fu_6227_p2 = (or_ln55_6_fu_6189_p2 ^ 1'd1);

assign xor_ln55_1_fu_2290_p2 = (ap_phi_mux_inread_assign67_phi_fu_854_p6 ^ 1'd1);

assign xor_ln55_2_fu_2504_p2 = (ap_phi_mux_sA_L1_2_next_350_phi_fu_1105_p6 ^ 1'd1);

assign xor_ln55_3_fu_2510_p2 = (ap_phi_mux_inread_assign_166_phi_fu_868_p6 ^ 1'd1);

assign xor_ln55_4_fu_2724_p2 = (ap_phi_mux_sA_L1_3_next_349_phi_fu_1120_p6 ^ 1'd1);

assign xor_ln55_5_fu_2730_p2 = (ap_phi_mux_inread_assign_265_phi_fu_882_p6 ^ 1'd1);

assign xor_ln55_6_fu_2944_p2 = (ap_phi_mux_sA_L1_4_next_348_phi_fu_1135_p6 ^ 1'd1);

assign xor_ln55_7_fu_2950_p2 = (ap_phi_mux_inread_assign_364_phi_fu_896_p6 ^ 1'd1);

assign xor_ln55_8_fu_4888_p2 = (ap_phi_mux_sA_L2_1_next_376_phi_fu_1252_p6 ^ 1'd1);

assign xor_ln55_9_fu_4894_p2 = (ap_phi_mux_inread_assign_443_phi_fu_1266_p6 ^ 1'd1);

assign xor_ln55_fu_2284_p2 = (ap_phi_mux_sA_L1_1_next_351_phi_fu_1090_p6 ^ 1'd1);

assign xor_ln56_1_fu_2528_p2 = (ap_phi_mux_sB_L1_2_next_346_phi_fu_1165_p6 ^ 1'd1);

assign xor_ln56_2_fu_2748_p2 = (ap_phi_mux_sB_L1_3_next_345_phi_fu_1180_p6 ^ 1'd1);

assign xor_ln56_3_fu_2968_p2 = (ap_phi_mux_sB_L1_4_next_344_phi_fu_1195_p6 ^ 1'd1);

assign xor_ln56_4_fu_4912_p2 = (ap_phi_mux_sB_L2_1_next_378_phi_fu_1224_p6 ^ 1'd1);

assign xor_ln56_5_fu_5564_p2 = (ap_phi_mux_sB_L2_2_next_379_phi_fu_1210_p6 ^ 1'd1);

assign xor_ln56_fu_2308_p2 = (ap_phi_mux_sB_L1_1_next_347_phi_fu_1150_p6 ^ 1'd1);

assign xor_ln57_1_fu_2564_p2 = (or_ln57_3_fu_2540_p2 ^ 1'd1);

assign xor_ln57_2_fu_2784_p2 = (or_ln57_6_fu_2760_p2 ^ 1'd1);

assign xor_ln57_3_fu_3004_p2 = (or_ln57_9_fu_2980_p2 ^ 1'd1);

assign xor_ln57_4_fu_4948_p2 = (or_ln57_12_fu_4924_p2 ^ 1'd1);

assign xor_ln57_5_fu_5600_p2 = (or_ln57_15_fu_5576_p2 ^ 1'd1);

assign xor_ln57_6_fu_6207_p2 = (or_ln57_18_fu_6203_p2 ^ 1'd1);

assign xor_ln57_fu_2344_p2 = (or_ln57_fu_2320_p2 ^ 1'd1);

assign xor_ln83_1_fu_3561_p2 = (icmp_ln83_1_fu_3555_p2 ^ 1'd1);

assign xor_ln83_2_fu_3992_p2 = (icmp_ln83_2_fu_3986_p2 ^ 1'd1);

assign xor_ln83_3_fu_4423_p2 = (icmp_ln83_3_fu_4417_p2 ^ 1'd1);

assign xor_ln83_4_fu_5054_p2 = (icmp_ln83_4_fu_5048_p2 ^ 1'd1);

assign xor_ln83_5_fu_5706_p2 = (icmp_ln83_5_fu_5700_p2 ^ 1'd1);

assign xor_ln83_6_fu_6270_p2 = (icmp_ln83_6_fu_6265_p2 ^ 1'd1);

assign xor_ln83_fu_3130_p2 = (icmp_ln83_fu_3124_p2 ^ 1'd1);

assign xor_ln843_fu_7054_p2 = (or_ln843_1_fu_7048_p2 ^ 1'd1);

assign xor_ln84_1_fu_2648_p2 = (1'd1 ^ and_ln84_2_fu_2644_p2);

assign xor_ln84_2_fu_2868_p2 = (1'd1 ^ and_ln84_4_fu_2864_p2);

assign xor_ln84_3_fu_3088_p2 = (1'd1 ^ and_ln84_6_fu_3084_p2);

assign xor_ln84_4_fu_5078_p2 = (valid_L1_1_4_fu_3527_p3 ^ 1'd1);

assign xor_ln84_5_fu_5730_p2 = (valid_L1_3_4_fu_4389_p3 ^ 1'd1);

assign xor_ln84_6_fu_6292_p2 = (valid_L2_1_4_reg_7793 ^ 1'd1);

assign xor_ln84_fu_2428_p2 = (1'd1 ^ and_ln84_fu_2424_p2);

assign xor_ln857_fu_7013_p2 = (or_ln857_fu_7009_p2 ^ 1'd1);

assign xor_ln93_10_fu_4482_p2 = (icmp_ln93_3_fu_4476_p2 ^ 1'd1);

assign xor_ln93_11_fu_5122_p2 = (icmp_ln93_4_fu_5116_p2 ^ 1'd1);

assign xor_ln93_12_fu_5774_p2 = (icmp_ln93_5_fu_5768_p2 ^ 1'd1);

assign xor_ln93_13_fu_6324_p2 = (icmp_ln93_6_fu_6319_p2 ^ 1'd1);

assign xor_ln93_1_fu_2658_p2 = (1'd1 ^ and_ln93_2_fu_2654_p2);

assign xor_ln93_2_fu_2878_p2 = (1'd1 ^ and_ln93_4_fu_2874_p2);

assign xor_ln93_3_fu_3098_p2 = (1'd1 ^ and_ln93_6_fu_3094_p2);

assign xor_ln93_4_fu_5128_p2 = (valid_L1_2_4_fu_3958_p3 ^ 1'd1);

assign xor_ln93_5_fu_5780_p2 = (valid_L1_4_4_fu_4820_p3 ^ 1'd1);

assign xor_ln93_6_fu_6330_p2 = (valid_L2_2_4_reg_7852 ^ 1'd1);

assign xor_ln93_7_fu_3189_p2 = (icmp_ln93_fu_3183_p2 ^ 1'd1);

assign xor_ln93_8_fu_3620_p2 = (icmp_ln93_1_fu_3614_p2 ^ 1'd1);

assign xor_ln93_9_fu_4051_p2 = (icmp_ln93_2_fu_4045_p2 ^ 1'd1);

assign xor_ln93_fu_2438_p2 = (1'd1 ^ and_ln93_fu_2434_p2);

assign zext_ln321_1_fu_7102_p1 = tmp_14_fu_7094_p3;

assign zext_ln321_fu_6959_p1 = LUT_matchcut_phi1_q0;

assign zext_ln42_1_fu_1995_p1 = tmp_4_fu_1987_p3;

assign zext_ln42_2_fu_2008_p1 = tmp_5_fu_2000_p3;

assign zext_ln42_3_fu_2021_p1 = tmp_6_fu_2013_p3;

assign zext_ln42_4_fu_2034_p1 = tmp_7_fu_2026_p3;

assign zext_ln42_5_fu_2047_p1 = tmp_8_fu_2039_p3;

assign zext_ln42_6_fu_2060_p1 = tmp_9_fu_2052_p3;

assign zext_ln42_7_fu_2073_p1 = tmp_s_fu_2065_p3;

assign zext_ln42_8_fu_6687_p1 = tmp_2_fu_6679_p3;

assign zext_ln42_9_fu_6700_p1 = tmp_10_fu_6692_p3;

assign zext_ln42_fu_1982_p1 = tmp_3_fu_1974_p3;

assign zext_ln544_fu_6855_p1 = projseed_next_V_fu_6746_p4;

assign zext_ln899_fu_6971_p1 = LUT_matchcut_z2_q0;

endmodule //MatchCalculator_L5PHIB
