-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (59 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    p_0_3_0_0_0_5159_lcssa185 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0_5138_lcssa176 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
    bytePlanes1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_full_n : IN STD_LOGIC;
    bytePlanes1_write : OUT STD_LOGIC;
    cmp169_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp169_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub166_cast44 : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp169 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_3_0_0_0_5158_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_3_0_0_0_5158_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0_5137_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0_5137_out_ap_vld : OUT STD_LOGIC;
    out_pix_V_7_out_i : IN STD_LOGIC_VECTOR (127 downto 0);
    out_pix_V_7_out_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_pix_V_7_out_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln966_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_reg_623 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op45_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal or_ln971_4_reg_659 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op78_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal bytePlanes1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal img_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_ln971_1_reg_642 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln971_2_reg_651 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln971_3_reg_655 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_ln971_5_reg_663 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_reg_187 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_reg_197 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_3_reg_207 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_reg_218 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_5_reg_229 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_4_reg_240 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_reg_251 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_6_reg_262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op64_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_predicate_op53_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op71_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op85_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln966_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp167_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp167_reg_614 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_fu_398_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln971_1_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_1_fu_406_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln971_2_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_3_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_4_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln971_5_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_2_fu_426_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln145_4_fu_430_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln145_6_fu_434_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_r_V_1_reg_187 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_reg_197 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_3_reg_207 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_2_reg_218 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_5_reg_229 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_4_reg_240 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_7_reg_251 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_6_reg_262 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_9_reg_273 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_r_V_9_reg_273 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_r_V_8_reg_283 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_r_V_8_reg_283 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_r_V_11_phi_fu_296_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_r_V_11_reg_293 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_r_V_10_phi_fu_306_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln145_9_fu_438_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_r_V_10_reg_303 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_3_fu_523_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal x_fu_102 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_2_fu_365_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_12_fu_106 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_13_fu_110 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln966_fu_371_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub166_cast44_cast_fu_337_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_447_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_s_fu_457_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_1_fu_469_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_1_fu_479_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_2_fu_491_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_2_fu_501_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_3_fu_513_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_588 : BOOLEAN;
    signal ap_condition_593 : BOOLEAN;
    signal ap_condition_597 : BOOLEAN;
    signal ap_condition_601 : BOOLEAN;
    signal ap_condition_227 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_r_V_1_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_588)) then
                if ((or_ln971_reg_623 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_1_reg_187 <= r_V_13_fu_110;
                elsif ((or_ln971_reg_623 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_1_reg_187 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_2_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((or_ln971_1_reg_642 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_2_reg_218 <= ap_phi_reg_pp0_iter0_r_V_reg_197;
                elsif ((or_ln971_1_reg_642 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_2_reg_218 <= trunc_ln145_1_fu_406_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_3_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_593)) then
                if ((or_ln971_1_reg_642 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_3_reg_207 <= ap_phi_reg_pp0_iter0_r_V_1_reg_187;
                elsif ((or_ln971_1_reg_642 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_3_reg_207 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_4_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_597)) then
                if ((or_ln971_2_reg_651 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_4_reg_240 <= ap_phi_reg_pp0_iter0_r_V_2_reg_218;
                elsif ((or_ln971_2_reg_651 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_4_reg_240 <= trunc_ln145_2_fu_426_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_5_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_597)) then
                if ((or_ln971_2_reg_651 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_5_reg_229 <= ap_phi_reg_pp0_iter0_r_V_3_reg_207;
                elsif ((or_ln971_2_reg_651 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_5_reg_229 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_6_reg_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_601)) then
                if ((or_ln971_3_reg_655 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_6_reg_262 <= ap_phi_reg_pp0_iter0_r_V_4_reg_240;
                elsif ((or_ln971_3_reg_655 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_6_reg_262 <= trunc_ln145_4_fu_430_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_7_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_601)) then
                if ((or_ln971_3_reg_655 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_7_reg_251 <= ap_phi_reg_pp0_iter0_r_V_5_reg_229;
                elsif ((or_ln971_3_reg_655 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_7_reg_251 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_r_V_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_588)) then
                if ((or_ln971_reg_623 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_r_V_reg_197 <= r_V_12_fu_106;
                elsif ((or_ln971_reg_623 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_r_V_reg_197 <= trunc_ln145_fu_398_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_r_V_8_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_227)) then
                if (((or_ln971_4_reg_659 = ap_const_lv1_0) and (icmp_ln966_reg_610 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_r_V_8_reg_283 <= ap_phi_reg_pp0_iter0_r_V_6_reg_262;
                elsif (((or_ln971_4_reg_659 = ap_const_lv1_1) and (icmp_ln966_reg_610 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_r_V_8_reg_283 <= trunc_ln145_6_fu_434_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_r_V_8_reg_283 <= ap_phi_reg_pp0_iter0_r_V_8_reg_283;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_r_V_9_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_227)) then
                if (((or_ln971_4_reg_659 = ap_const_lv1_0) and (icmp_ln966_reg_610 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_r_V_9_reg_273 <= ap_phi_reg_pp0_iter0_r_V_7_reg_251;
                elsif (((or_ln971_4_reg_659 = ap_const_lv1_1) and (icmp_ln966_reg_610 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_r_V_9_reg_273 <= img_dout(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_r_V_9_reg_273 <= ap_phi_reg_pp0_iter0_r_V_9_reg_273;
                end if;
            end if; 
        end if;
    end process;

    r_V_12_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    r_V_12_fu_106 <= p_0_0_0_0_0_5138_lcssa176;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    r_V_12_fu_106 <= ap_phi_mux_r_V_10_phi_fu_306_p4;
                end if;
            end if; 
        end if;
    end process;

    r_V_13_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    r_V_13_fu_110 <= p_0_3_0_0_0_5159_lcssa185;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    r_V_13_fu_110 <= ap_phi_mux_r_V_11_phi_fu_296_p4;
                end if;
            end if; 
        end if;
    end process;

    x_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln966_fu_359_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_102 <= x_2_fu_365_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_102 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln966_fu_359_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp167_reg_614 <= cmp167_fu_375_p2;
                or_ln971_reg_623 <= or_ln971_fu_381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln966_reg_610 <= icmp_ln966_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln971_1_reg_642 <= or_ln971_1_fu_402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln971_2_reg_651 <= or_ln971_2_fu_410_p2;
                or_ln971_3_reg_655 <= or_ln971_3_fu_414_p2;
                or_ln971_4_reg_659 <= or_ln971_4_fu_418_p2;
                or_ln971_5_reg_663 <= or_ln971_5_fu_422_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                r_V_1_reg_187 <= ap_phi_reg_pp0_iter0_r_V_1_reg_187;
                r_V_reg_197 <= ap_phi_reg_pp0_iter0_r_V_reg_197;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                r_V_2_reg_218 <= ap_phi_reg_pp0_iter0_r_V_2_reg_218;
                r_V_3_reg_207 <= ap_phi_reg_pp0_iter0_r_V_3_reg_207;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                r_V_4_reg_240 <= ap_phi_reg_pp0_iter0_r_V_4_reg_240;
                r_V_5_reg_229 <= ap_phi_reg_pp0_iter0_r_V_5_reg_229;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                r_V_6_reg_262 <= ap_phi_reg_pp0_iter0_r_V_6_reg_262;
                r_V_7_reg_251 <= ap_phi_reg_pp0_iter0_r_V_7_reg_251;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op85_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op85_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op85_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state7 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op45_read_state2)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_predicate_op45_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op45_read_state2)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_predicate_op45_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op53_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op53_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op53_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op53_read_state3 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op64_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op64_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op64_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op64_read_state4 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op71_read_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op71_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op71_read_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op71_read_state5 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op78_read_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_predicate_op78_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op78_read_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_predicate_op78_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op45_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((ap_predicate_op45_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op53_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op64_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op64_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(img_empty_n, ap_predicate_op71_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op71_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(img_empty_n, ap_predicate_op78_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((ap_predicate_op78_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter1_assign_proc : process(img_empty_n, bytePlanes1_full_n, ap_predicate_op85_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter1 <= ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op85_read_state7 = ap_const_boolean_1)));
    end process;


    ap_condition_227_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_227 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_588_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln966_reg_610, ap_block_pp0_stage1_11001)
    begin
                ap_condition_588 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_593_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln966_reg_610, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_593 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_597_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln966_reg_610, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_597 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_601_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln966_reg_610, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_601 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln966_reg_610, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln966_reg_610 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_phi_mux_r_V_10_phi_fu_306_p4_assign_proc : process(icmp_ln966_reg_610, or_ln971_5_reg_663, ap_phi_reg_pp0_iter1_r_V_8_reg_283, trunc_ln145_9_fu_438_p1, ap_phi_reg_pp0_iter1_r_V_10_reg_303)
    begin
        if ((icmp_ln966_reg_610 = ap_const_lv1_0)) then
            if ((or_ln971_5_reg_663 = ap_const_lv1_0)) then 
                ap_phi_mux_r_V_10_phi_fu_306_p4 <= ap_phi_reg_pp0_iter1_r_V_8_reg_283;
            elsif ((or_ln971_5_reg_663 = ap_const_lv1_1)) then 
                ap_phi_mux_r_V_10_phi_fu_306_p4 <= trunc_ln145_9_fu_438_p1;
            else 
                ap_phi_mux_r_V_10_phi_fu_306_p4 <= ap_phi_reg_pp0_iter1_r_V_10_reg_303;
            end if;
        else 
            ap_phi_mux_r_V_10_phi_fu_306_p4 <= ap_phi_reg_pp0_iter1_r_V_10_reg_303;
        end if; 
    end process;


    ap_phi_mux_r_V_11_phi_fu_296_p4_assign_proc : process(img_dout, icmp_ln966_reg_610, or_ln971_5_reg_663, ap_phi_reg_pp0_iter1_r_V_9_reg_273, ap_phi_reg_pp0_iter1_r_V_11_reg_293)
    begin
        if ((icmp_ln966_reg_610 = ap_const_lv1_0)) then
            if ((or_ln971_5_reg_663 = ap_const_lv1_0)) then 
                ap_phi_mux_r_V_11_phi_fu_296_p4 <= ap_phi_reg_pp0_iter1_r_V_9_reg_273;
            elsif ((or_ln971_5_reg_663 = ap_const_lv1_1)) then 
                ap_phi_mux_r_V_11_phi_fu_296_p4 <= img_dout(39 downto 30);
            else 
                ap_phi_mux_r_V_11_phi_fu_296_p4 <= ap_phi_reg_pp0_iter1_r_V_11_reg_293;
            end if;
        else 
            ap_phi_mux_r_V_11_phi_fu_296_p4 <= ap_phi_reg_pp0_iter1_r_V_11_reg_293;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_r_V_8_reg_283 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_V_9_reg_273 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_r_V_10_reg_303 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_r_V_11_reg_293 <= "XXXXXXXXXX";

    ap_predicate_op45_read_state2_assign_proc : process(icmp_ln966_reg_610, or_ln971_reg_623)
    begin
                ap_predicate_op45_read_state2 <= ((or_ln971_reg_623 = ap_const_lv1_1) and (icmp_ln966_reg_610 = ap_const_lv1_0));
    end process;


    ap_predicate_op53_read_state3_assign_proc : process(icmp_ln966_reg_610, or_ln971_1_reg_642)
    begin
                ap_predicate_op53_read_state3 <= ((icmp_ln966_reg_610 = ap_const_lv1_0) and (or_ln971_1_reg_642 = ap_const_lv1_1));
    end process;


    ap_predicate_op64_read_state4_assign_proc : process(icmp_ln966_reg_610, or_ln971_2_reg_651)
    begin
                ap_predicate_op64_read_state4 <= ((icmp_ln966_reg_610 = ap_const_lv1_0) and (or_ln971_2_reg_651 = ap_const_lv1_1));
    end process;


    ap_predicate_op71_read_state5_assign_proc : process(icmp_ln966_reg_610, or_ln971_3_reg_655)
    begin
                ap_predicate_op71_read_state5 <= ((icmp_ln966_reg_610 = ap_const_lv1_0) and (or_ln971_3_reg_655 = ap_const_lv1_1));
    end process;


    ap_predicate_op78_read_state6_assign_proc : process(icmp_ln966_reg_610, or_ln971_4_reg_659)
    begin
                ap_predicate_op78_read_state6 <= ((or_ln971_4_reg_659 = ap_const_lv1_1) and (icmp_ln966_reg_610 = ap_const_lv1_0));
    end process;


    ap_predicate_op85_read_state7_assign_proc : process(icmp_ln966_reg_610, or_ln971_5_reg_663)
    begin
                ap_predicate_op85_read_state7 <= ((icmp_ln966_reg_610 = ap_const_lv1_0) and (or_ln971_5_reg_663 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_102, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_1 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_x_1 <= x_fu_102;
        end if; 
    end process;


    bytePlanes1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, bytePlanes1_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes1_blk_n <= bytePlanes1_full_n;
        else 
            bytePlanes1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes1_din <= (p_Result_2_fu_501_p5(127 downto 126) & tmp_3_fu_513_p4 & p_Result_2_fu_501_p5(95 downto 0));

    bytePlanes1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes1_write <= ap_const_logic_1;
        else 
            bytePlanes1_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp167_fu_375_p2 <= "1" when (signed(zext_ln966_fu_371_p1) < signed(sub166_cast44_cast_fu_337_p1)) else "0";
    icmp_ln966_fu_359_p2 <= "1" when (ap_sig_allocacmp_x_1 = trunc_ln) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, img_empty_n, icmp_ln966_reg_610, ap_predicate_op45_read_state2, ap_CS_fsm_pp0_stage5, ap_predicate_op78_read_state6, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln971_1_reg_642, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln971_2_reg_651, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln971_3_reg_655, ap_block_pp0_stage5, or_ln971_5_reg_663)
    begin
        if ((((ap_predicate_op78_read_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln971_3_reg_655 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln971_2_reg_651 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln971_1_reg_642 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op45_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln966_reg_610 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln971_5_reg_663 = ap_const_lv1_1)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_predicate_op45_read_state2, ap_CS_fsm_pp0_stage5, ap_predicate_op78_read_state6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_predicate_op64_read_state4, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_predicate_op53_read_state3, ap_block_pp0_stage2_11001, ap_predicate_op71_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op85_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op78_read_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op85_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op71_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op53_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op64_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op45_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln971_1_fu_402_p2 <= (cmp169_1 or cmp167_reg_614);
    or_ln971_2_fu_410_p2 <= (cmp169_2 or cmp167_reg_614);
    or_ln971_3_fu_414_p2 <= (cmp169_3 or cmp167_reg_614);
    or_ln971_4_fu_418_p2 <= (cmp169_4 or cmp167_reg_614);
    or_ln971_5_fu_422_p2 <= (cmp169_5 or cmp167_reg_614);
    or_ln971_fu_381_p2 <= (cmp169 or cmp167_fu_375_p2);

    out_pix_V_7_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, out_pix_V_7_out_i, ap_block_pp0_stage0, p_Result_3_fu_523_p5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_pix_V_7_out_o <= p_Result_3_fu_523_p5;
        else 
            out_pix_V_7_out_o <= out_pix_V_7_out_i;
        end if; 
    end process;


    out_pix_V_7_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_pix_V_7_out_o_ap_vld <= ap_const_logic_1;
        else 
            out_pix_V_7_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_0_5137_out <= r_V_12_fu_106;

    p_0_0_0_0_0_5137_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln966_reg_610, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln966_reg_610 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_0_0_0_0_0_5137_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0_5137_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_3_0_0_0_5158_out <= r_V_13_fu_110;

    p_0_3_0_0_0_5158_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln966_reg_610, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln966_reg_610 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_0_3_0_0_0_5158_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_3_0_0_0_5158_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_479_p5 <= (p_Result_s_fu_457_p5(127 downto 62) & tmp_1_fu_469_p4 & p_Result_s_fu_457_p5(31 downto 0));
    p_Result_2_fu_501_p5 <= (p_Result_1_fu_479_p5(127 downto 94) & tmp_2_fu_491_p4 & p_Result_1_fu_479_p5(63 downto 0));
    p_Result_3_fu_523_p5 <= (p_Result_2_fu_501_p5(127 downto 126) & tmp_3_fu_513_p4 & p_Result_2_fu_501_p5(95 downto 0));
    p_Result_s_fu_457_p5 <= (out_pix_V_7_out_i(127 downto 30) & tmp_s_fu_447_p4);
        sub166_cast44_cast_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub166_cast44),13));

    tmp_1_fu_469_p4 <= ((r_V_5_reg_229 & r_V_4_reg_240) & r_V_3_reg_207);
    tmp_2_fu_491_p4 <= ((ap_phi_reg_pp0_iter1_r_V_8_reg_283 & r_V_7_reg_251) & r_V_6_reg_262);
    tmp_3_fu_513_p4 <= ((ap_phi_mux_r_V_11_phi_fu_296_p4 & ap_phi_mux_r_V_10_phi_fu_306_p4) & ap_phi_reg_pp0_iter1_r_V_9_reg_273);
    tmp_s_fu_447_p4 <= ((r_V_2_reg_218 & r_V_1_reg_187) & r_V_reg_197);
    trunc_ln145_1_fu_406_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_2_fu_426_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_4_fu_430_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_6_fu_434_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_9_fu_438_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_fu_398_p1 <= img_dout(10 - 1 downto 0);
    x_2_fu_365_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_1) + unsigned(ap_const_lv12_1));
    zext_ln966_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_1),13));
end behav;
