

================================================================
== Vitis HLS Report for 'interleave_manual_rnd'
================================================================
* Date:           Fri Jun  7 02:24:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2047372|  2866572|  20.474 ms|  28.666 ms|  2047373|  2866573|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                           |                                                                                |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                          Instance                                         |                                     Module                                     |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76   |interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_interleave_manual_rnd_Pipeline_WRITE_fu_84                                             |interleave_manual_rnd_Pipeline_WRITE                                            |   409602|   409602|   4.096 ms|   4.096 ms|   409602|   409602|       no|
        |grp_interleave_manual_rnd_Pipeline_LOAD_fu_95                                              |interleave_manual_rnd_Pipeline_LOAD                                             |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106  |interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |   408964|   408964|   4.090 ms|   4.090 ms|   408964|   408964|       no|
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 5 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%temp_V = alloca i64 1" [../src/interleave_manual_rnd.cpp:20]   --->   Operation 7 'alloca' 'temp_V' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%tmpx_V = alloca i64 1" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 8 'alloca' 'tmpx_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %y"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 20 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 21 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load = load i1 %guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x"   --->   Operation 24 'load' 'guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load, void %codeRepl, void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit._crit_edge" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 25 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 26 'specmemcore' 'specmemcore_ln25' <Predicate = (!guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 27 'specmemcore' 'specmemcore_ln25' <Predicate = (!guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 28 'specmemcore' 'specmemcore_ln25' <Predicate = (!guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10frommatrixPA640_A3_6ap_intILi8EEPS0_.exit._crit_edge"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 31 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 32 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:25]   --->   Operation 33 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %load_read, void %.preheader.preheader, void %.preheader9.preheader" [../src/interleave_manual_rnd.cpp:30]   --->   Operation 34 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_WRITE, i8 %temp_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 35 'call' 'call_ln0' <Predicate = (!load_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_WRITE, i8 %temp_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_LOAD, i8 %tmpx_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_LOAD, i8 %tmpx_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V"   --->   Operation 39 'call' 'call_ln0' <Predicate = (load_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (load_read)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, i8 %y, i8 %temp_V"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, i8 %y, i8 %temp_V"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [../src/interleave_manual_rnd.cpp:43]   --->   Operation 43 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_x0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_V                                                                             (alloca       ) [ 0011111]
tmpx_V                                                                             (alloca       ) [ 0011110]
spectopmodule_ln0                                                                  (spectopmodule) [ 0000000]
specinterface_ln0                                                                  (specinterface) [ 0000000]
specinterface_ln0                                                                  (specinterface) [ 0000000]
specbitsmap_ln0                                                                    (specbitsmap  ) [ 0000000]
specinterface_ln0                                                                  (specinterface) [ 0000000]
specbitsmap_ln0                                                                    (specbitsmap  ) [ 0000000]
specbitsmap_ln0                                                                    (specbitsmap  ) [ 0000000]
specinterface_ln0                                                                  (specinterface) [ 0000000]
specinterface_ln0                                                                  (specinterface) [ 0000000]
specinterface_ln0                                                                  (specinterface) [ 0000000]
load_read                                                                          (read         ) [ 0011110]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
specmemcore_ln0                                                                    (specmemcore  ) [ 0000000]
call_ln0                                                                           (call         ) [ 0000000]
guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load (load         ) [ 0010000]
br_ln25                                                                            (br           ) [ 0000000]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
store_ln0                                                                          (store        ) [ 0000000]
br_ln0                                                                             (br           ) [ 0000000]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
specmemcore_ln25                                                                   (specmemcore  ) [ 0000000]
br_ln30                                                                            (br           ) [ 0000000]
call_ln0                                                                           (call         ) [ 0000000]
br_ln0                                                                             (br           ) [ 0000000]
call_ln0                                                                           (call         ) [ 0000000]
br_ln0                                                                             (br           ) [ 0000000]
call_ln0                                                                           (call         ) [ 0000000]
ret_ln43                                                                           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interleave_manual_rnd_Pipeline_WRITE"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interleave_manual_rnd_Pipeline_LOAD"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="temp_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmpx_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpx_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_interleave_manual_rnd_Pipeline_WRITE_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="0" index="3" bw="8" slack="0"/>
<pin id="89" dir="0" index="4" bw="8" slack="0"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_interleave_manual_rnd_Pipeline_LOAD_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="0" index="3" bw="8" slack="0"/>
<pin id="100" dir="0" index="4" bw="8" slack="0"/>
<pin id="101" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="load_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="2"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="load_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="66" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="70" pin="2"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {5 6 }
	Port: guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x | {2 }
	Port: x_x0_V | {4 5 }
	Port: x_x1_V | {4 5 }
	Port: x_x2_V | {4 5 }
 - Input state : 
	Port: interleave_manual_rnd : x_in | {1 2 }
	Port: interleave_manual_rnd : load | {2 }
	Port: interleave_manual_rnd : guard_variable_for_interleave_manual_rnd_ap_int_8_640_3_ap_int_8_213_3_bool_x | {2 }
	Port: interleave_manual_rnd : x_x0_V | {2 3 }
	Port: interleave_manual_rnd : x_x1_V | {2 3 }
	Port: interleave_manual_rnd : x_x2_V | {2 3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		br_ln25 : 1
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                      Functional Unit                                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_76 |    0    |   0.46  |   149   |   478   |
|   call   |                       grp_interleave_manual_rnd_Pipeline_WRITE_fu_84                      |    0    |   1.38  |   114   |   131   |
|          |                       grp_interleave_manual_rnd_Pipeline_LOAD_fu_95                       |    0    |   0.46  |   191   |   263   |
|          | grp_interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_106 |    1    |   1.38  |   180   |   422   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                                    load_read_read_fu_70                                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                           |    1    |   3.68  |   634   |   1294  |
|----------|-------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|temp_V|   200  |    0   |    0   |    0   |
|tmpx_V|   600  |    0   |    0   |    -   |
|x_x0_V|   200  |    0   |    0   |    -   |
|x_x1_V|   200  |    0   |    0   |    -   |
|x_x2_V|   200  |    0   |    0   |    -   |
+------+--------+--------+--------+--------+
| Total|  1400  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|load_read_reg_123|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    3   |   634  |  1294  |    -   |
|   Memory  |  1400  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1400  |    1   |    3   |   635  |  1294  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
