# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.srcs/sources_1/new/fulladder.vhd" \
"../../../../lab1.srcs/sources_1/new/adder_subtractor.vhd" \

# Do not sort compile order
nosort
