//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Fri Sep 12 21:27:15 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(n73_7),
    .I1(ff_reset_n2_1) 
);
defparam n227_s0.INIT=4'h8;
  LUT2 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=4'hB;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT4 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_ioreq_7) 
);
defparam ff_write_s7.INIT=16'hBBF0;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(n89_8),
    .I2(ff_slot_address[3]) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(n89_7),
    .I1(w_active),
    .I2(w_bus_valid),
    .I3(ff_active) 
);
defparam n73_s3.INIT=16'h0008;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(ff_active),
    .I1(n89_7),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  ff_read_color_13,
  n1177_10,
  n1177_8,
  ff_read_color_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n185_5,
  ff_v_active_7,
  w_sprite_collision,
  w_status_border_detect,
  w_status_transfer_ready,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  ff_half_count,
  w_screen_pos_y,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_vram_valid_8,
  n960_40,
  n1061_17,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input ff_read_color_13;
input n1177_10;
input n1177_8;
input ff_read_color_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n185_5;
input ff_v_active_7;
input w_sprite_collision;
input w_status_border_detect;
input w_status_transfer_ready;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [12:0] ff_half_count;
input [9:0] w_screen_pos_y;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_vram_valid_8;
output n960_40;
output n1061_17;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1515_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n1636_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1646_3;
wire n1653_3;
wire n1656_3;
wire n1664_3;
wire n1670_3;
wire n1672_3;
wire n1680_3;
wire n1686_3;
wire n1694_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1721_3;
wire n1729_3;
wire n1737_3;
wire n1750_3;
wire n1756_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n960_37;
wire n960_38;
wire n961_39;
wire n961_40;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire ff_vram_valid_7;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire ff_vram_address_13_7;
wire n1061_11;
wire n1061_12;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1012_7;
wire n379_5;
wire n393_5;
wire n959_40;
wire n959_41;
wire n959_42;
wire n960_39;
wire n962_37;
wire n962_38;
wire n964_37;
wire n965_43;
wire n965_44;
wire n1061_13;
wire n1061_14;
wire n1061_15;
wire n1061_16;
wire n1064_15;
wire n1064_16;
wire n959_43;
wire n965_45;
wire n391_7;
wire n1795_5;
wire n381_6;
wire n380_6;
wire n1064_18;
wire n959_45;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n392_7;
wire n962_40;
wire n959_47;
wire n47_8;
wire n254_10;
wire n255_11;
wire n390_6;
wire ff_vram_address_13_9;
wire n923_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1515_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_register_pointer[5]),
    .I1(ff_bus_wdata[5]),
    .I2(n1515_4) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_register_pointer[4]),
    .I1(ff_bus_wdata[4]),
    .I2(n1515_4) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_register_pointer[3]),
    .I1(ff_bus_wdata[3]),
    .I2(n1515_4) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_register_pointer[2]),
    .I1(ff_bus_wdata[2]),
    .I2(n1515_4) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_register_pointer[1]),
    .I1(ff_bus_wdata[1]),
    .I2(n1515_4) 
);
defparam n127_s0.INIT=8'hCA;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_register_pointer[0]),
    .I1(ff_bus_wdata[0]),
    .I2(n1515_4) 
);
defparam n128_s0.INIT=8'hCA;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(n96_4) 
);
defparam n200_s0.INIT=8'hCA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_4),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_4),
    .I2(n96_4) 
);
defparam n202_s0.INIT=8'h3A;
  LUT3 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(n203_4),
    .I2(n96_4) 
);
defparam n203_s0.INIT=8'h3A;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[13]),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hCA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(n380_6),
    .I2(w_cpu_vram_address[10]),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_6),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'h3A;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[7]),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'h3A;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'h3A;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[4]),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'h3A;
  LUT3 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_pulse2) 
);
defparam n388_s0.INIT=8'h3A;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1636_4) 
);
defparam n1636_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(w_register_data[2]),
    .I1(ff_vram_type),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(n392_4),
    .I1(n392_7),
    .I2(w_cpu_vram_address[15]),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hBEAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n1646_s0 (
    .F(n1646_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1636_4) 
);
defparam n1646_s0.INIT=16'h1000;
  LUT4 n1653_s0 (
    .F(n1653_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s0.INIT=16'h1000;
  LUT4 n1656_s0 (
    .F(n1656_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(n1636_4) 
);
defparam n1656_s0.INIT=16'h4000;
  LUT4 n1664_s0 (
    .F(n1664_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(n1636_4),
    .I3(w_register_num[2]) 
);
defparam n1664_s0.INIT=16'h1000;
  LUT4 n1670_s0 (
    .F(n1670_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1670_s0.INIT=16'h4000;
  LUT4 n1672_s0 (
    .F(n1672_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(n1636_4),
    .I3(w_register_num[2]) 
);
defparam n1672_s0.INIT=16'h4000;
  LUT4 n1680_s0 (
    .F(n1680_3),
    .I0(w_register_num[0]),
    .I1(n1636_4),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s0.INIT=16'h4000;
  LUT4 n1686_s0 (
    .F(n1686_3),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s0.INIT=16'h8000;
  LUT4 n1694_s0 (
    .F(n1694_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s0.INIT=16'h0100;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(n1653_4),
    .I3(w_register_num[2]) 
);
defparam n1701_s0.INIT=16'h1000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(n1653_4),
    .I3(w_register_num[2]) 
);
defparam n1709_s0.INIT=16'h4000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s0.INIT=16'h8000;
  LUT4 n1721_s0 (
    .F(n1721_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s0.INIT=16'h1000;
  LUT4 n1729_s0 (
    .F(n1729_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1729_s0.INIT=16'h4000;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(n1721_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1737_s0.INIT=16'h8000;
  LUT4 n1750_s0 (
    .F(n1750_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s0.INIT=16'h1000;
  LUT4 n1756_s0 (
    .F(n1756_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1756_s0.INIT=16'h4000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT3 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_register_write) 
);
defparam n919_s0.INIT=8'hAC;
  LUT3 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_register_write) 
);
defparam n920_s0.INIT=8'hA3;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT3 n1004_s0 (
    .F(n1004_3),
    .I0(w_cpu_vram_rdata[7]),
    .I1(n1004_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=8'hAC;
  LUT3 n1005_s0 (
    .F(n1005_3),
    .I0(w_cpu_vram_rdata[6]),
    .I1(n1005_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=8'hAC;
  LUT3 n1006_s0 (
    .F(n1006_3),
    .I0(w_cpu_vram_rdata[5]),
    .I1(n1006_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=8'hAC;
  LUT3 n1007_s0 (
    .F(n1007_3),
    .I0(w_cpu_vram_rdata[4]),
    .I1(n1007_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=8'hAC;
  LUT3 n1008_s0 (
    .F(n1008_3),
    .I0(w_cpu_vram_rdata[3]),
    .I1(n1008_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=8'hAC;
  LUT3 n1009_s0 (
    .F(n1009_3),
    .I0(w_cpu_vram_rdata[2]),
    .I1(n1009_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=8'hAC;
  LUT3 n1010_s0 (
    .F(n1010_3),
    .I0(w_cpu_vram_rdata[1]),
    .I1(n1010_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=8'hAC;
  LUT3 n1011_s0 (
    .F(n1011_3),
    .I0(w_cpu_vram_rdata[0]),
    .I1(n1011_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=8'hAC;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_4),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT3 n959_s23 (
    .F(n959_37),
    .I0(w_status_border_position[7]),
    .I1(n959_45),
    .I2(n959_47) 
);
defparam n959_s23.INIT=8'hB0;
  LUT2 n960_s22 (
    .F(n960_36),
    .I0(n960_37),
    .I1(n960_38) 
);
defparam n960_s22.INIT=4'h8;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(w_status_border_position[5]),
    .I1(n959_45),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0B00;
  LUT3 n962_s21 (
    .F(n962_35),
    .I0(w_status_border_position[4]),
    .I1(n959_45),
    .I2(n962_40) 
);
defparam n962_s21.INIT=8'hB0;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(w_status_border_position[3]),
    .I1(n959_45),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0B00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT3 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_45),
    .I2(n965_42) 
);
defparam n965_s23.INIT=8'h0B;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT3 n966_s25 (
    .F(n966_39),
    .I0(n966_35),
    .I1(n966_42),
    .I2(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=8'h3A;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(n881_3),
    .I3(ff_color_palette_g_phase) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(ff_2nd_access),
    .I1(n1515_4),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0B;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1515_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_4),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_8),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(ff_color_palette_g_phase),
    .I1(n881_3),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0B;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(ff_read_color_13),
    .I1(n1061_11),
    .I2(n1061_12),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h40FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[0]) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[1]) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[2]) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[3]) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[4]) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[5]) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[6]) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(n219_3),
    .I1(ff_bus_wdata[7]) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(ff_frame_interrupt_enable),
    .I1(ff_read_color_13),
    .I2(n1177_10) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1064_18),
    .I2(ff_read_color_13) 
);
defparam n1064_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1012_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(n201_4),
    .I1(ff_register_pointer[4]),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT4 n201_s1 (
    .F(n201_4),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s1.INIT=16'h8000;
  LUT4 n202_s1 (
    .F(n202_4),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s1.INIT=16'h807F;
  LUT3 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]),
    .I2(ff_register_pointer[2]) 
);
defparam n203_s1.INIT=8'h87;
  LUT3 n377_s1 (
    .F(n377_4),
    .I0(n379_4),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n377_s1.INIT=8'h80;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(n379_4),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=8'h78;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(n383_4),
    .I1(n379_5),
    .I2(w_cpu_vram_address[7]) 
);
defparam n379_s1.INIT=8'h80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(n383_4),
    .I1(w_cpu_vram_address[7]) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(n386_4),
    .I1(w_cpu_vram_address[6]),
    .I2(w_cpu_vram_address[5]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(n386_4),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h807F;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(n386_4),
    .I1(w_cpu_vram_address[4]),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h87;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s1.INIT=16'h807F;
  LUT3 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]) 
);
defparam n388_s1.INIT=8'h87;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(n379_4),
    .I1(n391_7),
    .I2(w_cpu_vram_address[15]),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n392_s1 (
    .F(n392_4),
    .I0(w_pulse2),
    .I1(w_register_data[1]),
    .I2(ff_vram_type) 
);
defparam n392_s1.INIT=8'h40;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(n379_4),
    .I1(n393_5),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT4 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n919_s1.INIT=16'h7F80;
  LUT3 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]),
    .I2(w_palette_num[2]) 
);
defparam n920_s1.INIT=8'h87;
  LUT4 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1004_s1.INIT=16'hEF00;
  LUT4 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1005_s1.INIT=16'hEF00;
  LUT4 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1006_s1.INIT=16'hEF00;
  LUT4 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1007_s1.INIT=16'hEF00;
  LUT4 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1008_s1.INIT=16'hEF00;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1009_s1.INIT=16'hEF00;
  LUT4 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1010_s1.INIT=16'hEF00;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1),
    .I3(n1012_7) 
);
defparam n1011_s1.INIT=16'hEF00;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_39),
    .I1(n1177_8),
    .I2(w_status_border_position[6]),
    .I3(n959_45) 
);
defparam n960_s23.INIT=16'h7077;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision_y[6]),
    .I1(n960_40),
    .I2(w_status_color[6]),
    .I3(ff_read_color_9) 
);
defparam n960_s24.INIT=16'hB0BB;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_sprite_collision_x[5]),
    .I3(n1177_8) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n960_40),
    .I2(w_status_color[5]),
    .I3(ff_read_color_9) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1177_8) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n960_40),
    .I2(w_status_color[3]),
    .I3(ff_read_color_9) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[2]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT3 n965_s24 (
    .F(n965_42),
    .I0(n965_43),
    .I1(n965_44),
    .I2(ff_status_register_pointer[3]) 
);
defparam n965_s24.INIT=8'h0B;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]),
    .I3(n959_40) 
);
defparam n966_s27.INIT=16'h3500;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(w_register_num[0]),
    .I1(n1653_4),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h4000;
  LUT4 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_vram_address_16_8),
    .I1(ff_bus_wdata[7]),
    .I2(ff_2nd_access),
    .I3(n1515_4) 
);
defparam ff_vram_address_13_s4.INIT=16'h1000;
  LUT4 n1061_s5 (
    .F(n1061_11),
    .I0(ff_v_active_7),
    .I1(n1061_13),
    .I2(n1061_14),
    .I3(n1061_15) 
);
defparam n1061_s5.INIT=16'h8000;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(ff_half_count[8]),
    .I1(n1061_16),
    .I2(ff_half_count[7]),
    .I3(n1061_17) 
);
defparam n1061_s6.INIT=16'h4000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(ff_read_color_13),
    .I1(w_screen_pos_y[3]),
    .I2(reg_interrupt_line[3]),
    .I3(n1064_15) 
);
defparam n1064_s5.INIT=16'h4100;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(n1061_17),
    .I3(n1064_16) 
);
defparam n1064_s6.INIT=16'h9000;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s7.INIT=16'h9009;
  LUT3 n1012_s2 (
    .F(n1012_7),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1012_s2.INIT=8'h10;
  LUT3 n379_s2 (
    .F(n379_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]) 
);
defparam n379_s2.INIT=8'h80;
  LUT3 n393_s2 (
    .F(n393_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n393_s2.INIT=8'h80;
  LUT2 n959_s26 (
    .F(n959_40),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n959_s26.INIT=4'h1;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[7]),
    .I2(n959_43),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s27.INIT=16'h77F0;
  LUT4 n959_s28 (
    .F(n959_42),
    .I0(w_sprite_collision_y[7]),
    .I1(n960_40),
    .I2(w_status_color[7]),
    .I3(ff_read_color_9) 
);
defparam n959_s28.INIT=16'hB0BB;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3FF5;
  LUT4 n960_s26 (
    .F(n960_40),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s26.INIT=16'h1000;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s23.INIT=16'hCA00;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n960_40),
    .I2(w_status_color[4]),
    .I3(ff_read_color_9) 
);
defparam n962_s24.INIT=16'hB0BB;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_status_color[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=16'h4F00;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_x[1]),
    .I1(n965_45),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s26.INIT=16'hF3A0;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[3]),
    .I3(w_screen_pos_y[7]) 
);
defparam n1061_s7.INIT=16'h1000;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[2]),
    .I3(w_screen_pos_y[4]) 
);
defparam n1061_s8.INIT=16'h1000;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s9.INIT=16'h0100;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n1061_s10.INIT=16'h0001;
  LUT2 n1061_s11 (
    .F(n1061_17),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]) 
);
defparam n1061_s11.INIT=4'h1;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT3 n959_s29 (
    .F(n959_43),
    .I0(ff_frame_interrupt),
    .I1(w_status_transfer_ready),
    .I2(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=8'h35;
  LUT2 n965_s27 (
    .F(n965_45),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n965_s27.INIT=4'h4;
  LUT4 n391_s3 (
    .F(n391_7),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[14]) 
);
defparam n391_s3.INIT=16'h8000;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(ff_color_palette_g_phase),
    .I3(ff_reset_n2_1) 
);
defparam n1795_s1.INIT=16'h0200;
  LUT4 n381_s2 (
    .F(n381_6),
    .I0(n383_4),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s2.INIT=16'h807F;
  LUT4 n380_s2 (
    .F(n380_6),
    .I0(n383_4),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[9]),
    .I3(w_cpu_vram_address[8]) 
);
defparam n380_s2.INIT=16'h8000;
  LUT4 n1064_s11 (
    .F(n1064_18),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1064_s11.INIT=16'h0004;
  LUT4 n959_s30 (
    .F(n959_45),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s30.INIT=16'h0100;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n392_s3 (
    .F(n392_7),
    .I0(n383_4),
    .I1(n379_5),
    .I2(w_cpu_vram_address[7]),
    .I3(n391_7) 
);
defparam n392_s3.INIT=16'h8000;
  LUT4 n962_s25 (
    .F(n962_40),
    .I0(n962_37),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n962_38) 
);
defparam n962_s25.INIT=16'hFE00;
  LUT4 n959_s31 (
    .F(n959_47),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n959_41),
    .I3(n959_42) 
);
defparam n959_s31.INIT=16'hEF00;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(w_register_data[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam n390_s2.INIT=16'h33AC;
  LUT2 ff_vram_address_13_s5 (
    .F(ff_vram_address_13_9),
    .I0(w_pulse2),
    .I1(ff_vram_address_13_7) 
);
defparam ff_vram_address_13_s5.INIT=4'hE;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_vram_address_0_s3 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s3.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  ff_h_en_10,
  reg_50hz_mode,
  n1061_17,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  n78_3,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_13,
  n162_8,
  w_h_count_end_15,
  ff_v_active_7,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input ff_h_en_10;
input reg_50hz_mode;
input n1061_17;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output n78_3;
output w_h_count_end;
output w_h_count_end_12;
output w_h_count_end_13;
output n162_8;
output w_h_count_end_15;
output ff_v_active_7;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n423_7;
wire n422_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_14;
wire n138_4;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_8;
wire n422_8;
wire n421_8;
wire n420_8;
wire n420_9;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire n138_5;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_9;
wire n379_7;
wire n379_8;
wire n379_9;
wire n379_10;
wire ff_v_active_9;
wire n423_11;
wire n160_10;
wire n162_10;
wire n54_10;
wire n95_10;
wire n97_10;
wire n422_11;
wire n443_9;
wire n421_11;
wire ff_blink_counter_3_14;
wire n58_10;
wire n59_9;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_h_count_end),
    .I1(w_v_count[0]) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[8]),
    .I1(n138_4),
    .I2(w_h_count_end_14) 
);
defparam n138_s0.INIT=8'h40;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5),
    .I2(w_screen_pos_y[2]),
    .I3(w_screen_pos_y[3]) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_6),
    .I1(n379_4),
    .I2(n264_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(ff_interleaving_page_9),
    .I1(n379_12),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'hFF80;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_8),
    .I1(n423_11),
    .I2(ff_blink_counter_3_10),
    .I3(ff_blink_counter[0]) 
);
defparam n423_s2.INIT=16'h000B;
  LUT3 n422_s2 (
    .F(n422_7),
    .I0(n422_8),
    .I1(n423_11),
    .I2(n422_11) 
);
defparam n422_s2.INIT=8'hB0;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(n379_4),
    .I1(w_v_count[0]) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(n162_8),
    .I1(w_v_count[2]),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(n159_8),
    .I1(w_v_count[5]),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(n159_8),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(n156_8),
    .I1(w_v_count[8]) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(n156_8),
    .I1(w_v_count[8]),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(n101_8),
    .I1(ff_half_count[4]),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(n97_8),
    .I1(ff_half_count[8]),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n94_8),
    .I1(ff_half_count[11]),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(n58_10),
    .I2(w_h_count[4]) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(n58_10),
    .I1(w_h_count[4]),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(n56_8),
    .I1(w_h_count[6]) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(n56_8),
    .I1(w_h_count[6]),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(n54_8),
    .I1(w_h_count[8]),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(n54_8),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(n309_12),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(n309_12),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(n309_12),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT3 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s9.INIT=8'h40;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT4 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s11.INIT=16'h4000;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[3]),
    .I1(ff_h_en_10),
    .I2(n138_5),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h4000;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT3 n264_s1 (
    .F(n264_4),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]) 
);
defparam n264_s1.INIT=8'h80;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(w_screen_pos_y[2]),
    .I1(ff_v_active_7),
    .I2(reg_212lines_mode),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h4F00;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n422_8),
    .I2(n423_8),
    .I3(n423_11) 
);
defparam ff_interleaving_page_s4.INIT=16'hFD00;
  LUT3 n423_s3 (
    .F(n423_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s3.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT4 n421_s3 (
    .F(n421_8),
    .I0(n421_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n421_s3.INIT=16'h03FE;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(n160_10),
    .I1(w_v_count[4]) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(n159_8),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n156_s3.INIT=16'h8000;
  LUT4 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n102_s3.INIT=16'h807F;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(n101_8),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[5]) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(n101_8),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[5]),
    .I3(ff_half_count[6]) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(n98_8),
    .I1(ff_half_count[7]) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(n97_8),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam n94_s3.INIT=16'h8000;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count_end_13),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(n56_8),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(n54_8),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]),
    .I3(w_h_count[10]) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT3 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n138_s2.INIT=8'h10;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_7),
    .I1(reg_50hz_mode),
    .I2(w_v_count[4]),
    .I3(n379_8) 
);
defparam n379_s2.INIT=16'h0100;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(n379_10),
    .I2(w_v_count[4]),
    .I3(w_v_count[5]) 
);
defparam n379_s3.INIT=16'h8000;
  LUT3 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[1]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=8'h80;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]) 
);
defparam ff_v_active_s4.INIT=8'h10;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(reg_212lines_mode),
    .I1(ff_v_active_9),
    .I2(n1061_17),
    .I3(n264_4) 
);
defparam ff_v_active_s5.INIT=16'hE000;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page),
    .I3(n420_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0035;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n421_s4.INIT=16'h0305;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam n379_s5.INIT=16'h0100;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[7]),
    .I3(w_v_count[6]) 
);
defparam n379_s6.INIT=16'h0100;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n379_s7.INIT=16'h00F8;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]),
    .I3(w_v_count[2]) 
);
defparam n162_s4.INIT=16'h1540;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hE01F;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(n56_8),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(w_h_count[8]) 
);
defparam n54_s4.INIT=16'h7F80;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(n98_8),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(n98_8),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[8]) 
);
defparam n97_s4.INIT=16'h1540;
  LUT4 n422_s5 (
    .F(n422_11),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n422_s5.INIT=16'h7007;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT3 n421_s5 (
    .F(n421_11),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(n421_8) 
);
defparam n421_s5.INIT=8'h07;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(n379_12),
    .I1(ff_blink_counter_3_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count[3]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count[3]) 
);
defparam n59_s3.INIT=16'h7F80;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(n94_8),
    .I3(ff_half_count[11]) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(n98_8),
    .I3(ff_half_count[7]) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(n101_8),
    .I3(ff_half_count[4]) 
);
defparam n101_s4.INIT=16'h0770;
  LUT3 n102_s4 (
    .F(n102_10),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(n102_8) 
);
defparam n102_s4.INIT=8'h07;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(w_h_count_end),
    .I1(w_v_count[0]),
    .I2(ff_half_count[0]) 
);
defparam n105_s3.INIT=8'h07;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(n160_10),
    .I2(w_v_count[4]),
    .I3(w_v_count[5]) 
);
defparam n159_s4.INIT=16'h1540;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_11),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_display_on,
  n517_4,
  w_screen_v_active,
  n878_18,
  n88_7,
  reg_left_mask,
  n440_5,
  n878_19,
  n88_10,
  n1245_6,
  ff_interleaving_page,
  w_sprite_mode2_4,
  n1851_105,
  n1846_102,
  n1846_105,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n122_2,
  n553_30,
  w_screen_mode_3_3,
  n2017_4,
  n2017_5,
  n1501_7,
  ff_next_vram2_7_9,
  ff_next_vram5_3_9,
  n258_11,
  n2017_7,
  n1493_15,
  ff_next_vram6_7_11,
  n2017_9,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input reg_display_on;
input n517_4;
input w_screen_v_active;
input n878_18;
input n88_7;
input reg_left_mask;
input n440_5;
input n878_19;
input n88_10;
input n1245_6;
input ff_interleaving_page;
input w_sprite_mode2_4;
input n1851_105;
input n1846_102;
input n1846_105;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n122_2;
output n553_30;
output w_screen_mode_3_3;
output n2017_4;
output n2017_5;
output n1501_7;
output ff_next_vram2_7_9;
output ff_next_vram5_3_9;
output n258_11;
output n2017_7;
output n1493_15;
output ff_next_vram6_7_11;
output n2017_9;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n825_2;
wire n826_2;
wire n827_2;
wire n828_2;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n811_6;
wire n811_7;
wire n812_6;
wire n812_7;
wire n841_28;
wire n842_28;
wire n843_28;
wire n844_28;
wire n1754_2;
wire n1484_4;
wire n1485_4;
wire n1486_4;
wire n1487_4;
wire n1488_4;
wire n1489_4;
wire n1490_4;
wire n1491_4;
wire n1492_4;
wire n1493_4;
wire n1494_4;
wire n1495_4;
wire n1500_4;
wire n1501_4;
wire n1502_4;
wire n1503_4;
wire n1504_4;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1753_3;
wire n1802_5;
wire n1803_4;
wire n1804_4;
wire n1805_4;
wire n829_29;
wire n831_29;
wire n832_29;
wire n833_22;
wire n834_22;
wire n835_22;
wire n836_22;
wire n837_30;
wire n838_29;
wire n839_29;
wire n840_29;
wire n853_25;
wire n854_25;
wire n855_25;
wire n856_25;
wire n857_26;
wire n858_24;
wire n859_24;
wire n860_24;
wire n1099_17;
wire n1100_16;
wire n1101_16;
wire n1102_16;
wire n1103_18;
wire n1104_18;
wire n1105_18;
wire n1106_18;
wire n1107_17;
wire n1108_17;
wire n1109_17;
wire n1110_17;
wire n1111_18;
wire n1112_17;
wire n1113_17;
wire n1114_17;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1119_13;
wire n1120_13;
wire n1121_13;
wire n1122_13;
wire n1123_14;
wire n1124_14;
wire n1125_14;
wire n1126_14;
wire n1127_17;
wire n1128_15;
wire n1129_15;
wire n1130_15;
wire n1131_14;
wire n1132_14;
wire n1133_14;
wire n1134_14;
wire n1472_29;
wire n1473_29;
wire n1474_29;
wire n1475_29;
wire n1476_23;
wire n1477_23;
wire n1478_23;
wire n1479_23;
wire ff_screen_h_in_active_9;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire n745_10;
wire n746_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_3_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire ff_next_vram2_3_9;
wire n182_7;
wire n179_7;
wire n547_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_4;
wire w_screen_mode_3_5;
wire n1480_6;
wire n1481_5;
wire n1481_6;
wire n1481_7;
wire n1482_6;
wire n1483_6;
wire n1484_5;
wire n1484_6;
wire n1484_8;
wire n1485_5;
wire n1486_5;
wire n1487_6;
wire n1488_5;
wire n1489_5;
wire n1490_5;
wire n1491_5;
wire n1492_5;
wire n1493_5;
wire n1494_5;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_5;
wire n1501_5;
wire n1502_6;
wire n1503_6;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1753_4;
wire n829_30;
wire n829_31;
wire n830_30;
wire n830_31;
wire n830_32;
wire n831_30;
wire n831_31;
wire n832_30;
wire n832_31;
wire n833_24;
wire n833_25;
wire n834_23;
wire n835_23;
wire n835_24;
wire n836_23;
wire n836_24;
wire n837_31;
wire n838_30;
wire n839_30;
wire n840_30;
wire n1099_20;
wire n1100_17;
wire n1100_18;
wire n1101_17;
wire n1101_18;
wire n1101_19;
wire n1102_17;
wire n1102_18;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1104_21;
wire n1105_20;
wire n1106_19;
wire n1106_20;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_18;
wire n1109_19;
wire n1110_18;
wire n1110_19;
wire n1111_19;
wire n1112_18;
wire n1113_18;
wire n1114_18;
wire n1115_14;
wire n1115_15;
wire n1116_14;
wire n1117_14;
wire n1118_14;
wire n1119_14;
wire n1120_14;
wire n1121_14;
wire n1122_14;
wire n1123_15;
wire n1124_15;
wire n1125_15;
wire n1126_15;
wire n1472_31;
wire n1474_30;
wire n1475_30;
wire n1476_24;
wire n1476_25;
wire n1477_24;
wire n1477_25;
wire n1478_24;
wire n1478_25;
wire n1479_24;
wire n1479_25;
wire ff_next_vram0_7_7;
wire ff_next_vram0_7_8;
wire ff_next_vram6_7_9;
wire ff_screen_h_in_active_10;
wire n730_11;
wire n730_12;
wire n731_13;
wire n731_14;
wire n732_12;
wire n732_13;
wire n733_11;
wire n733_14;
wire n734_11;
wire n734_12;
wire n734_13;
wire n735_12;
wire n735_13;
wire n735_14;
wire n736_11;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n740_13;
wire n741_11;
wire n741_12;
wire n741_13;
wire n741_14;
wire n742_11;
wire n742_12;
wire n742_13;
wire n742_14;
wire n743_11;
wire n743_12;
wire n743_13;
wire n743_14;
wire n744_11;
wire n744_12;
wire n744_13;
wire n745_11;
wire n745_12;
wire n745_13;
wire n746_11;
wire n746_12;
wire n746_13;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram1_3_9;
wire ff_next_vram1_3_10;
wire ff_next_vram2_7_10;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram3_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire n184_8;
wire n181_8;
wire n180_8;
wire n547_7;
wire n547_8;
wire n547_9;
wire n140_9;
wire n258_10;
wire n258_12;
wire n1480_7;
wire n1480_8;
wire n1481_8;
wire n1482_7;
wire n1483_7;
wire n1484_9;
wire n1484_10;
wire n1485_9;
wire n1486_9;
wire n1487_7;
wire n1487_8;
wire n1488_7;
wire n1489_8;
wire n1490_7;
wire n1491_7;
wire n1492_9;
wire n1492_10;
wire n1493_8;
wire n1493_10;
wire n1494_8;
wire n1494_9;
wire n1495_9;
wire n1495_10;
wire n1496_6;
wire n1497_6;
wire n1498_6;
wire n1499_6;
wire n1500_7;
wire n1504_7;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_6;
wire n1508_7;
wire n1509_6;
wire n1509_7;
wire n1510_6;
wire n1510_7;
wire n1511_6;
wire n1511_7;
wire n1512_7;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_6;
wire n1516_7;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1525_7;
wire n1526_6;
wire n1526_7;
wire n1527_6;
wire n1527_7;
wire n1528_6;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1534_6;
wire n1535_6;
wire n829_32;
wire n830_33;
wire n830_34;
wire n831_32;
wire n832_32;
wire n834_24;
wire n834_25;
wire n837_32;
wire n838_31;
wire n839_31;
wire n840_31;
wire n1099_21;
wire n1099_22;
wire n1099_23;
wire n1100_19;
wire n1100_20;
wire n1101_20;
wire n1101_21;
wire n1101_22;
wire n1102_19;
wire n1102_20;
wire n1103_22;
wire n1104_22;
wire n1105_21;
wire n1105_22;
wire n1105_23;
wire n1106_22;
wire n1106_23;
wire n1107_20;
wire n1476_27;
wire n1477_26;
wire n1478_26;
wire n1479_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n730_14;
wire n730_16;
wire n730_17;
wire n731_15;
wire n731_16;
wire n731_17;
wire n732_15;
wire n732_16;
wire n732_17;
wire n732_19;
wire n733_15;
wire n733_16;
wire n733_17;
wire n734_15;
wire n734_16;
wire n734_18;
wire n734_20;
wire n735_16;
wire n735_17;
wire n735_18;
wire n736_14;
wire n736_15;
wire n736_16;
wire n737_14;
wire n737_15;
wire n737_16;
wire n737_17;
wire n737_18;
wire n738_14;
wire n738_15;
wire n738_16;
wire n738_17;
wire n738_18;
wire n739_14;
wire n739_15;
wire n739_16;
wire n739_17;
wire n739_18;
wire n740_14;
wire n740_16;
wire n740_18;
wire n740_19;
wire n741_15;
wire n741_16;
wire n741_17;
wire n741_18;
wire n741_19;
wire n742_15;
wire n742_16;
wire n743_15;
wire n743_16;
wire n743_17;
wire n743_18;
wire n744_14;
wire n745_14;
wire n745_15;
wire n745_16;
wire n745_17;
wire n746_14;
wire n746_15;
wire n746_16;
wire ff_next_vram2_7_11;
wire ff_next_vram3_7_11;
wire ff_next_vram5_3_10;
wire n547_11;
wire n1481_9;
wire n1482_8;
wire n1483_8;
wire n1492_11;
wire n1493_12;
wire n1493_13;
wire n1494_10;
wire n1495_11;
wire n1496_7;
wire n1497_7;
wire n1498_7;
wire n1499_7;
wire n1508_8;
wire n1508_9;
wire n1509_8;
wire n1510_8;
wire n1511_8;
wire n1516_8;
wire n1517_8;
wire n1518_8;
wire n1519_8;
wire n1524_8;
wire n1524_9;
wire n1525_8;
wire n1525_9;
wire n1526_8;
wire n1526_9;
wire n1527_8;
wire n1527_9;
wire n1532_7;
wire n1533_7;
wire n1534_7;
wire n1535_7;
wire n830_35;
wire n1099_24;
wire n1099_25;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n730_19;
wire n734_21;
wire n735_19;
wire n735_20;
wire n735_21;
wire n736_17;
wire n736_18;
wire n737_19;
wire n738_19;
wire n739_19;
wire n739_20;
wire n740_20;
wire n740_21;
wire n740_22;
wire n744_16;
wire n547_15;
wire ff_next_vram2_7_13;
wire n732_21;
wire n732_23;
wire n1801_10;
wire ff_pattern7_7_7;
wire n733_19;
wire n731_19;
wire n547_17;
wire ff_next_vram0_7_12;
wire ff_next_vram7_7_10;
wire ff_next_vram1_7_12;
wire n547_19;
wire n735_23;
wire n734_23;
wire n180_10;
wire n181_10;
wire n183_9;
wire n736_21;
wire n742_19;
wire n732_25;
wire n1102_23;
wire n1100_23;
wire n730_22;
wire n1106_25;
wire n735_25;
wire n1105_25;
wire n1485_11;
wire n740_24;
wire n1476_29;
wire n1492_13;
wire n740_26;
wire n744_18;
wire n738_22;
wire n1500_10;
wire n730_24;
wire n1472_33;
wire n1099_27;
wire n1099_29;
wire ff_next_vram6_3_10;
wire n830_37;
wire n1523_9;
wire n1522_9;
wire n1521_9;
wire n1520_9;
wire n1515_9;
wire n1514_9;
wire n1513_9;
wire n1512_9;
wire n1507_9;
wire n1506_9;
wire n1505_9;
wire n1504_9;
wire n1500_12;
wire n1495_13;
wire n1495_15;
wire n1494_12;
wire n1493_17;
wire n1492_15;
wire n1491_9;
wire n1490_9;
wire n1489_10;
wire n1489_12;
wire n1488_9;
wire n1486_11;
wire n1486_13;
wire n1485_13;
wire n1484_12;
wire n1483_10;
wire n1482_10;
wire n1480_10;
wire n1535_9;
wire n1534_9;
wire n1533_9;
wire n1532_9;
wire n1527_11;
wire n1526_11;
wire n1525_11;
wire n1524_11;
wire n1519_10;
wire n1518_10;
wire n1517_10;
wire n1516_10;
wire n1511_10;
wire n1510_10;
wire n1509_10;
wire n1508_11;
wire n1481_11;
wire ff_pos_x_5_14;
wire n1503_8;
wire n1502_8;
wire n1501_9;
wire n1495_17;
wire n1494_14;
wire n1493_19;
wire n1492_17;
wire n1487_10;
wire n1486_15;
wire n1485_15;
wire n184_13;
wire ff_pos_x_5_16;
wire n730_27;
wire n730_29;
wire ff_next_vram4_3_10;
wire ff_next_vram6_7_13;
wire n140_11;
wire n733_21;
wire n731_21;
wire n1497_9;
wire n1529_8;
wire n1480_12;
wire n1496_9;
wire n1528_8;
wire n1482_12;
wire n1498_9;
wire n1530_8;
wire n1483_12;
wire n1499_9;
wire n1531_8;
wire n1802_8;
wire n1798_9;
wire n1799_9;
wire n1800_9;
wire n1801_12;
wire n734_25;
wire n734_27;
wire n833_27;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n314_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n811_9;
wire n812_9;
wire n841_30;
wire n842_30;
wire n843_30;
wire n844_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n843_s28 (
    .F(n827_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n843_s28.INIT=8'hCA;
  LUT3 n844_s28 (
    .F(n828_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n844_s28.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n811_s6 (
    .F(n811_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s6.INIT=8'hCA;
  LUT3 n811_s7 (
    .F(n811_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s7.INIT=8'hCA;
  LUT3 n812_s6 (
    .F(n812_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s6.INIT=8'hCA;
  LUT3 n812_s7 (
    .F(n812_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s7.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n553_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 n843_s27 (
    .F(n843_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n553_30) 
);
defparam n843_s27.INIT=8'hCA;
  LUT3 n844_s27 (
    .F(n844_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30) 
);
defparam n844_s27.INIT=8'hCA;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n552_s0 (
    .F(n122_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n552_s0.INIT=16'h0001;
  LUT4 n2017_s0 (
    .F(n1754_2),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n2017_4),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2017_5) 
);
defparam n2017_s0.INIT=16'hB000;
  LUT4 n1484_s1 (
    .F(n1484_4),
    .I0(n1484_5),
    .I1(n1484_6),
    .I2(n1484_12),
    .I3(n1484_8) 
);
defparam n1484_s1.INIT=16'h40FF;
  LUT4 n1485_s1 (
    .F(n1485_4),
    .I0(n1485_5),
    .I1(n1485_15),
    .I2(n1485_13),
    .I3(n1485_11) 
);
defparam n1485_s1.INIT=16'hFFB0;
  LUT4 n1486_s1 (
    .F(n1486_4),
    .I0(n1486_5),
    .I1(n1486_15),
    .I2(n1486_13),
    .I3(n1486_11) 
);
defparam n1486_s1.INIT=16'hFFB0;
  LUT4 n1487_s1 (
    .F(n1487_4),
    .I0(n1487_10),
    .I1(n1487_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1481_7) 
);
defparam n1487_s1.INIT=16'h11F0;
  LUT3 n1488_s1 (
    .F(n1488_4),
    .I0(n1488_5),
    .I1(n1488_9),
    .I2(n1480_10) 
);
defparam n1488_s1.INIT=8'hF4;
  LUT3 n1489_s1 (
    .F(n1489_4),
    .I0(n1489_5),
    .I1(n1489_12),
    .I2(n1489_10) 
);
defparam n1489_s1.INIT=8'hF4;
  LUT3 n1490_s1 (
    .F(n1490_4),
    .I0(n1490_5),
    .I1(n1490_9),
    .I2(n1482_10) 
);
defparam n1490_s1.INIT=8'hF4;
  LUT3 n1491_s1 (
    .F(n1491_4),
    .I0(n1491_5),
    .I1(n1491_9),
    .I2(n1483_10) 
);
defparam n1491_s1.INIT=8'hF4;
  LUT4 n1492_s1 (
    .F(n1492_4),
    .I0(n1492_5),
    .I1(n1492_17),
    .I2(n1492_15),
    .I3(n1492_13) 
);
defparam n1492_s1.INIT=16'hFFB0;
  LUT4 n1493_s1 (
    .F(n1493_4),
    .I0(n1493_5),
    .I1(n1493_19),
    .I2(n1493_17),
    .I3(n1485_11) 
);
defparam n1493_s1.INIT=16'hFFB0;
  LUT4 n1494_s1 (
    .F(n1494_4),
    .I0(n1494_5),
    .I1(n1494_14),
    .I2(n1494_12),
    .I3(n1486_11) 
);
defparam n1494_s1.INIT=16'hFFB0;
  LUT4 n1495_s1 (
    .F(n1495_4),
    .I0(n1495_5),
    .I1(n1495_17),
    .I2(n1495_15),
    .I3(n1495_13) 
);
defparam n1495_s1.INIT=16'hFFB0;
  LUT3 n1500_s1 (
    .F(n1500_4),
    .I0(n1500_5),
    .I1(n1492_13),
    .I2(n1500_12) 
);
defparam n1500_s1.INIT=8'hFE;
  LUT4 n1501_s1 (
    .F(n1501_4),
    .I0(n1501_5),
    .I1(n1501_9),
    .I2(n1501_7),
    .I3(n1481_7) 
);
defparam n1501_s1.INIT=16'hEEF0;
  LUT4 n1502_s1 (
    .F(n1502_4),
    .I0(n1502_8),
    .I1(n1502_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1481_7) 
);
defparam n1502_s1.INIT=16'hEEF0;
  LUT4 n1503_s1 (
    .F(n1503_4),
    .I0(n1503_8),
    .I1(n1503_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1481_7) 
);
defparam n1503_s1.INIT=16'hEEF0;
  LUT3 n1504_s1 (
    .F(n1504_4),
    .I0(n1504_5),
    .I1(n1504_9),
    .I2(n1480_10) 
);
defparam n1504_s1.INIT=8'hF4;
  LUT3 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_5),
    .I1(n1505_9),
    .I2(n1489_10) 
);
defparam n1505_s1.INIT=8'hF4;
  LUT3 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_5),
    .I1(n1506_9),
    .I2(n1482_10) 
);
defparam n1506_s1.INIT=8'hF4;
  LUT3 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_5),
    .I1(n1507_9),
    .I2(n1483_10) 
);
defparam n1507_s1.INIT=8'hF4;
  LUT3 n1512_s1 (
    .F(n1512_4),
    .I0(n1512_5),
    .I1(n1512_9),
    .I2(n1480_10) 
);
defparam n1512_s1.INIT=8'hF4;
  LUT3 n1513_s1 (
    .F(n1513_4),
    .I0(n1513_5),
    .I1(n1513_9),
    .I2(n1489_10) 
);
defparam n1513_s1.INIT=8'hF4;
  LUT3 n1514_s1 (
    .F(n1514_4),
    .I0(n1514_5),
    .I1(n1514_9),
    .I2(n1482_10) 
);
defparam n1514_s1.INIT=8'hF4;
  LUT3 n1515_s1 (
    .F(n1515_4),
    .I0(n1515_5),
    .I1(n1515_9),
    .I2(n1483_10) 
);
defparam n1515_s1.INIT=8'hF4;
  LUT3 n1520_s1 (
    .F(n1520_4),
    .I0(n1520_5),
    .I1(n1520_9),
    .I2(n1480_10) 
);
defparam n1520_s1.INIT=8'hF4;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n1521_5),
    .I1(n1521_9),
    .I2(n1489_10) 
);
defparam n1521_s1.INIT=8'hF4;
  LUT3 n1522_s1 (
    .F(n1522_4),
    .I0(n1522_5),
    .I1(n1522_9),
    .I2(n1482_10) 
);
defparam n1522_s1.INIT=8'hF4;
  LUT3 n1523_s1 (
    .F(n1523_4),
    .I0(n1523_5),
    .I1(n1523_9),
    .I2(n1483_10) 
);
defparam n1523_s1.INIT=8'hF4;
  LUT2 n1753_s0 (
    .F(n1753_3),
    .I0(n1753_4),
    .I1(reg_display_on) 
);
defparam n1753_s0.INIT=4'h4;
  LUT3 n1802_s2 (
    .F(n1802_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1802_8) 
);
defparam n1802_s2.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1802_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1802_8) 
);
defparam n1804_s1.INIT=8'hCA;
  LUT3 n1805_s1 (
    .F(n1805_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1802_8) 
);
defparam n1805_s1.INIT=8'hCA;
  LUT4 n829_s21 (
    .F(n829_29),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n553_30),
    .I2(n829_30),
    .I3(n829_31) 
);
defparam n829_s21.INIT=16'hFFF8;
  LUT4 n831_s21 (
    .F(n831_29),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n553_30),
    .I2(n831_30),
    .I3(n831_31) 
);
defparam n831_s21.INIT=16'hFFF8;
  LUT4 n832_s21 (
    .F(n832_29),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n553_30),
    .I2(n832_30),
    .I3(n832_31) 
);
defparam n832_s21.INIT=16'hFFF8;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n809_9),
    .I1(n833_27),
    .I2(n833_24),
    .I3(n833_25) 
);
defparam n833_s18.INIT=16'h0B00;
  LUT3 n834_s18 (
    .F(n834_22),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n553_30),
    .I2(n834_23) 
);
defparam n834_s18.INIT=8'hB0;
  LUT4 n835_s18 (
    .F(n835_22),
    .I0(n811_9),
    .I1(n833_27),
    .I2(n835_23),
    .I3(n835_24) 
);
defparam n835_s18.INIT=16'h0B00;
  LUT4 n836_s18 (
    .F(n836_22),
    .I0(n812_9),
    .I1(n833_27),
    .I2(n836_23),
    .I3(n836_24) 
);
defparam n836_s18.INIT=16'h0B00;
  LUT3 n837_s24 (
    .F(n837_30),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n837_31) 
);
defparam n837_s24.INIT=8'h8F;
  LUT3 n838_s23 (
    .F(n838_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n838_30) 
);
defparam n838_s23.INIT=8'h8F;
  LUT3 n839_s23 (
    .F(n839_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n839_30) 
);
defparam n839_s23.INIT=8'h8F;
  LUT3 n840_s23 (
    .F(n840_29),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n840_30) 
);
defparam n840_s23.INIT=8'h8F;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(n553_30),
    .I2(n830_31),
    .I3(ff_next_vram6[7]) 
);
defparam n853_s19.INIT=16'h8F88;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(n553_30),
    .I2(n830_31),
    .I3(ff_next_vram6[6]) 
);
defparam n854_s19.INIT=16'h8F88;
  LUT4 n855_s19 (
    .F(n855_25),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(n553_30),
    .I2(n830_31),
    .I3(ff_next_vram6[5]) 
);
defparam n855_s19.INIT=16'h8F88;
  LUT4 n856_s19 (
    .F(n856_25),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(n553_30),
    .I2(n830_31),
    .I3(ff_next_vram6[4]) 
);
defparam n856_s19.INIT=16'h8F88;
  LUT3 n857_s22 (
    .F(n857_26),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(n553_30) 
);
defparam n857_s22.INIT=8'hCA;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(n553_30) 
);
defparam n858_s20.INIT=8'hCA;
  LUT3 n859_s20 (
    .F(n859_24),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(n553_30) 
);
defparam n859_s20.INIT=8'hCA;
  LUT3 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(n553_30) 
);
defparam n860_s20.INIT=8'hCA;
  LUT3 n1099_s13 (
    .F(n1099_17),
    .I0(n1099_29),
    .I1(n1099_27),
    .I2(n1099_20) 
);
defparam n1099_s13.INIT=8'h01;
  LUT4 n1100_s12 (
    .F(n1100_16),
    .I0(n830_31),
    .I1(ff_next_vram2[6]),
    .I2(n1100_17),
    .I3(n1100_18) 
);
defparam n1100_s12.INIT=16'h4F00;
  LUT4 n1101_s12 (
    .F(n1101_16),
    .I0(n1101_17),
    .I1(n1101_18),
    .I2(n1101_19),
    .I3(ff_phase[2]) 
);
defparam n1101_s12.INIT=16'hFAF3;
  LUT4 n1102_s12 (
    .F(n1102_16),
    .I0(n830_31),
    .I1(ff_next_vram2[4]),
    .I2(n1102_17),
    .I3(n1102_18) 
);
defparam n1102_s12.INIT=16'h4F00;
  LUT4 n1103_s14 (
    .F(n1103_18),
    .I0(n1103_19),
    .I1(n1103_20),
    .I2(n1103_21),
    .I3(ff_phase[2]) 
);
defparam n1103_s14.INIT=16'hF0EE;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(n1104_19),
    .I1(n1104_20),
    .I2(n1104_21),
    .I3(ff_phase[2]) 
);
defparam n1104_s14.INIT=16'hF0EE;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(n830_31),
    .I1(n811_9),
    .I2(n1105_25),
    .I3(n1105_20) 
);
defparam n1105_s14.INIT=16'h4F00;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(n830_31),
    .I1(n812_9),
    .I2(n1106_19),
    .I3(n1106_20) 
);
defparam n1106_s14.INIT=16'h4F00;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'h53;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'h53;
  LUT3 n1109_s13 (
    .F(n1109_17),
    .I0(n1109_18),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s13.INIT=8'h53;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(n1110_18),
    .I1(n1110_19),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'h53;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1111_19),
    .I2(ff_phase[2]) 
);
defparam n1111_s14.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT3 n1113_s13 (
    .F(n1113_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1113_18),
    .I2(ff_phase[2]) 
);
defparam n1113_s13.INIT=8'hCA;
  LUT3 n1114_s13 (
    .F(n1114_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1114_18),
    .I2(ff_phase[2]) 
);
defparam n1114_s13.INIT=8'hCA;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1115_14),
    .I1(ff_phase[1]),
    .I2(n1115_15),
    .I3(ff_next_vram5[7]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1116_14),
    .I1(ff_phase[1]),
    .I2(n1115_15),
    .I3(ff_next_vram5[6]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n1117_14),
    .I1(ff_phase[1]),
    .I2(n1115_15),
    .I3(ff_next_vram5[5]) 
);
defparam n1117_s9.INIT=16'h4F44;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n1118_14),
    .I1(ff_phase[1]),
    .I2(n1115_15),
    .I3(ff_next_vram5[4]) 
);
defparam n1118_s9.INIT=16'h4F44;
  LUT4 n1119_s9 (
    .F(n1119_13),
    .I0(n1119_14),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1119_s9.INIT=16'hCACC;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n1120_14),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1120_s9.INIT=16'hCACC;
  LUT4 n1121_s9 (
    .F(n1121_13),
    .I0(n1121_14),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1121_s9.INIT=16'hCACC;
  LUT4 n1122_s9 (
    .F(n1122_13),
    .I0(n1122_14),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1122_s9.INIT=16'hCACC;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n1123_15),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hA3;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n1124_15),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hA3;
  LUT3 n1125_s10 (
    .F(n1125_14),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n1125_15),
    .I2(ff_phase[1]) 
);
defparam n1125_s10.INIT=8'hA3;
  LUT3 n1126_s10 (
    .F(n1126_14),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n1126_15),
    .I2(ff_phase[1]) 
);
defparam n1126_s10.INIT=8'hA3;
  LUT4 n1127_s13 (
    .F(n1127_17),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s13.INIT=16'hCACC;
  LUT4 n1128_s11 (
    .F(n1128_15),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s11.INIT=16'hCACC;
  LUT4 n1129_s11 (
    .F(n1129_15),
    .I0(n811_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1129_s11.INIT=16'hCACC;
  LUT4 n1130_s11 (
    .F(n1130_15),
    .I0(n812_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1130_s11.INIT=16'hCACC;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(n830_31),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF044;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(n830_31),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF044;
  LUT4 n1133_s10 (
    .F(n1133_14),
    .I0(n830_31),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1133_s10.INIT=16'hF044;
  LUT4 n1134_s10 (
    .F(n1134_14),
    .I0(n830_31),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1134_s10.INIT=16'hF044;
  LUT4 n1472_s21 (
    .F(n1472_29),
    .I0(n1472_33),
    .I1(n1484_12),
    .I2(ff_next_vram7[7]),
    .I3(n1472_31) 
);
defparam n1472_s21.INIT=16'h80F7;
  LUT4 n1473_s21 (
    .F(n1473_29),
    .I0(n1472_33),
    .I1(n1484_12),
    .I2(ff_next_vram7[6]),
    .I3(n1481_5) 
);
defparam n1473_s21.INIT=16'h80F7;
  LUT4 n1474_s21 (
    .F(n1474_29),
    .I0(n1472_33),
    .I1(n1484_12),
    .I2(ff_next_vram7[5]),
    .I3(n1474_30) 
);
defparam n1474_s21.INIT=16'h80F7;
  LUT4 n1475_s21 (
    .F(n1475_29),
    .I0(n1472_33),
    .I1(n1484_12),
    .I2(ff_next_vram7[4]),
    .I3(n1475_30) 
);
defparam n1475_s21.INIT=16'h80F7;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(n1476_25),
    .I2(n1476_29),
    .I3(n1484_12) 
);
defparam n1476_s19.INIT=16'h11F0;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1484_12),
    .I1(n1501_7),
    .I2(n1477_24),
    .I3(n1477_25) 
);
defparam n1477_s19.INIT=16'hE0EE;
  LUT4 n1478_s19 (
    .F(n1478_23),
    .I0(n1478_24),
    .I1(n1478_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_12) 
);
defparam n1478_s19.INIT=16'hEEF0;
  LUT4 n1479_s19 (
    .F(n1479_23),
    .I0(n1479_24),
    .I1(n1479_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1484_12) 
);
defparam n1479_s19.INIT=16'hEEF0;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(n258_9),
    .I1(ff_screen_h_in_active_10) 
);
defparam ff_screen_h_in_active_s4.INIT=4'hD;
  LUT3 n730_s6 (
    .F(n730_10),
    .I0(n730_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n730_12) 
);
defparam n730_s6.INIT=8'h4F;
  LUT4 n731_s6 (
    .F(n731_10),
    .I0(n731_21),
    .I1(n731_19),
    .I2(n731_13),
    .I3(n731_14) 
);
defparam n731_s6.INIT=16'hFFFE;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(n732_25),
    .I1(n732_12),
    .I2(n732_13),
    .I3(n732_21) 
);
defparam n732_s6.INIT=16'h2FFF;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(n733_21),
    .I2(n733_19),
    .I3(n733_14) 
);
defparam n733_s6.INIT=16'hFEFF;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(n734_11),
    .I2(n734_12),
    .I3(n734_13) 
);
defparam n734_s6.INIT=16'hF8FF;
  LUT4 n735_s6 (
    .F(n735_10),
    .I0(n735_25),
    .I1(n735_12),
    .I2(n735_13),
    .I3(n735_14) 
);
defparam n735_s6.INIT=16'hF2FF;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(n736_12),
    .I2(n735_25),
    .I3(n736_13) 
);
defparam n736_s6.INIT=16'hB0FF;
  LUT3 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(n737_12),
    .I2(n737_13) 
);
defparam n737_s6.INIT=8'hEF;
  LUT3 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n738_12),
    .I2(n738_13) 
);
defparam n738_s6.INIT=8'hEF;
  LUT3 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(n739_12),
    .I2(n739_13) 
);
defparam n739_s6.INIT=8'hEF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n732_25),
    .I1(n740_11),
    .I2(n740_12),
    .I3(n740_13) 
);
defparam n740_s6.INIT=16'hF2FF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_11),
    .I1(n741_12),
    .I2(n741_13),
    .I3(n741_14) 
);
defparam n741_s6.INIT=16'hFFFE;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(n742_12),
    .I2(n742_13),
    .I3(n742_14) 
);
defparam n742_s6.INIT=16'hFEFF;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n743_11),
    .I1(n743_12),
    .I2(n743_13),
    .I3(n743_14) 
);
defparam n743_s6.INIT=16'hFEFF;
  LUT3 n744_s6 (
    .F(n744_10),
    .I0(n744_11),
    .I1(n744_12),
    .I2(n744_13) 
);
defparam n744_s6.INIT=8'hEF;
  LUT4 n745_s6 (
    .F(n745_10),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n745_11),
    .I2(n745_12),
    .I3(n745_13) 
);
defparam n745_s6.INIT=16'hFFF2;
  LUT3 n746_s6 (
    .F(n746_10),
    .I0(n746_11),
    .I1(n746_12),
    .I2(n746_13) 
);
defparam n746_s6.INIT=8'hEF;
  LUT4 n553_s22 (
    .F(n553_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n553_s22.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(ff_phase[1]),
    .I1(n553_30),
    .I2(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hD0;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(ff_next_vram1_3_9),
    .I1(ff_next_vram1_3_10),
    .I2(ff_phase[1]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram1_3_s3.INIT=16'hAC00;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_phase[2]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=8'hE0;
  LUT2 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=4'h4;
  LUT2 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram0_7_12),
    .I1(ff_next_vram4_7_8) 
);
defparam ff_next_vram4_7_s3.INIT=4'h2;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(n553_30),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_7_s3.INIT=16'hF100;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram5_3_9),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT4 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n1472_33),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_3_s4.INIT=16'hFE00;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(n180_8),
    .I1(ff_pos_x[4]),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n547_s1 (
    .F(n547_6),
    .I0(n547_7),
    .I1(n547_8),
    .I2(ff_phase[1]),
    .I3(n547_9) 
);
defparam n547_s1.INIT=16'h5C00;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h06;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h0078;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n258_10),
    .I1(n258_11),
    .I2(ff_next_vram6_7_11),
    .I3(n258_12) 
);
defparam n258_s4.INIT=16'h53FF;
  LUT3 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam w_screen_mode_3_s0.INIT=8'h10;
  LUT2 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s1.INIT=4'h4;
  LUT4 w_screen_mode_3_s2 (
    .F(w_screen_mode_3_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s2.INIT=16'h0100;
  LUT2 n2017_s1 (
    .F(n2017_4),
    .I0(n2017_9),
    .I1(n2017_7) 
);
defparam n2017_s1.INIT=4'h1;
  LUT2 n2017_s2 (
    .F(n2017_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2017_s2.INIT=4'h8;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(ff_pattern1[7]),
    .I1(n1480_7),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1480_s3.INIT=16'h3A00;
  LUT4 n1481_s2 (
    .F(n1481_5),
    .I0(reg_backdrop_color[6]),
    .I1(n517_4),
    .I2(n2017_9),
    .I3(reg_backdrop_color[2]) 
);
defparam n1481_s2.INIT=16'h0777;
  LUT3 n1481_s3 (
    .F(n1481_6),
    .I0(ff_pattern1[6]),
    .I1(n1481_8),
    .I2(n1480_8) 
);
defparam n1481_s3.INIT=8'h3A;
  LUT2 n1481_s4 (
    .F(n1481_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1481_s4.INIT=4'h8;
  LUT4 n1482_s3 (
    .F(n1482_6),
    .I0(ff_pattern1[5]),
    .I1(n1482_7),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1482_s3.INIT=16'h3A00;
  LUT4 n1483_s3 (
    .F(n1483_6),
    .I0(ff_pattern1[4]),
    .I1(n1483_7),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1483_s3.INIT=16'h3A00;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1484_9),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s2.INIT=16'h3500;
  LUT4 n1484_s3 (
    .F(n1484_6),
    .I0(w_screen_mode[3]),
    .I1(n1484_10),
    .I2(ff_next_vram0[3]),
    .I3(n1472_33) 
);
defparam n1484_s3.INIT=16'hF0EE;
  LUT4 n1484_s5 (
    .F(n1484_8),
    .I0(n1480_8),
    .I1(n1481_7),
    .I2(ff_pattern1[3]),
    .I3(n1492_13) 
);
defparam n1484_s5.INIT=16'h00BF;
  LUT4 n1485_s2 (
    .F(n1485_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1484_9),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s2.INIT=16'hCA00;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1484_9),
    .I3(w_screen_mode[3]) 
);
defparam n1486_s2.INIT=16'hCA00;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(n1487_7),
    .I1(n1487_8),
    .I2(w_screen_mode[3]),
    .I3(n1480_8) 
);
defparam n1487_s3.INIT=16'hAC00;
  LUT4 n1488_s2 (
    .F(n1488_5),
    .I0(ff_next_vram1[7]),
    .I1(n1472_33),
    .I2(n1488_7),
    .I3(n1480_8) 
);
defparam n1488_s2.INIT=16'h0700;
  LUT4 n1489_s2 (
    .F(n1489_5),
    .I0(ff_next_vram1[6]),
    .I1(n1472_33),
    .I2(n1489_8),
    .I3(n1480_8) 
);
defparam n1489_s2.INIT=16'h0700;
  LUT4 n1490_s2 (
    .F(n1490_5),
    .I0(ff_next_vram1[5]),
    .I1(n1472_33),
    .I2(n1490_7),
    .I3(n1480_8) 
);
defparam n1490_s2.INIT=16'h0700;
  LUT4 n1491_s2 (
    .F(n1491_5),
    .I0(ff_next_vram1[4]),
    .I1(n1472_33),
    .I2(n1491_7),
    .I3(n1480_8) 
);
defparam n1491_s2.INIT=16'h0700;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1492_9),
    .I3(w_screen_mode[3]) 
);
defparam n1492_s2.INIT=16'hCA00;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(ff_next_vram2[6]),
    .I1(n1493_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1493_s2.INIT=16'h3A00;
  LUT4 n1494_s2 (
    .F(n1494_5),
    .I0(ff_next_vram2[5]),
    .I1(n1494_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1494_s2.INIT=16'h3A00;
  LUT4 n1495_s2 (
    .F(n1495_5),
    .I0(ff_next_vram2[4]),
    .I1(n1495_9),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1495_s2.INIT=16'h3A00;
  LUT4 n1496_s2 (
    .F(n1496_5),
    .I0(ff_pattern3[7]),
    .I1(n1496_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1496_s2.INIT=16'h3A00;
  LUT4 n1497_s2 (
    .F(n1497_5),
    .I0(ff_pattern3[6]),
    .I1(n1497_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1497_s2.INIT=16'h3A00;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(ff_pattern3[5]),
    .I1(n1498_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1498_s2.INIT=16'h3A00;
  LUT4 n1499_s2 (
    .F(n1499_5),
    .I0(ff_pattern3[4]),
    .I1(n1499_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1499_s2.INIT=16'h3A00;
  LUT4 n1500_s2 (
    .F(n1500_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1500_7),
    .I3(n1484_12) 
);
defparam n1500_s2.INIT=16'hCA00;
  LUT4 n1501_s2 (
    .F(n1501_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1500_7),
    .I3(n1480_8) 
);
defparam n1501_s2.INIT=16'hCA00;
  LUT3 n1501_s4 (
    .F(n1501_7),
    .I0(reg_screen_mode[2]),
    .I1(n2017_7),
    .I2(reg_backdrop_color[2]) 
);
defparam n1501_s4.INIT=8'hB0;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(n1500_7),
    .I3(n1480_8) 
);
defparam n1502_s3.INIT=16'hCA00;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(n1500_7),
    .I3(n1480_8) 
);
defparam n1503_s3.INIT=16'hCA00;
  LUT4 n1504_s2 (
    .F(n1504_5),
    .I0(ff_next_vram3[7]),
    .I1(n1472_33),
    .I2(n1504_7),
    .I3(n1480_8) 
);
defparam n1504_s2.INIT=16'h0700;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(ff_next_vram3[6]),
    .I1(n1472_33),
    .I2(n1505_7),
    .I3(n1480_8) 
);
defparam n1505_s2.INIT=16'h0700;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(ff_next_vram3[5]),
    .I1(n1472_33),
    .I2(n1506_7),
    .I3(n1480_8) 
);
defparam n1506_s2.INIT=16'h0700;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(ff_next_vram3[4]),
    .I1(n1472_33),
    .I2(n1507_7),
    .I3(n1480_8) 
);
defparam n1507_s2.INIT=16'h0700;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(ff_pattern4[3]),
    .I3(n1480_8) 
);
defparam n1508_s2.INIT=16'hEEF0;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_6),
    .I1(n1509_7),
    .I2(ff_pattern4[2]),
    .I3(n1480_8) 
);
defparam n1509_s2.INIT=16'hBBF0;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(n1510_7),
    .I2(ff_pattern4[1]),
    .I3(n1480_8) 
);
defparam n1510_s2.INIT=16'hBBF0;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(n1511_7),
    .I2(ff_pattern4[0]),
    .I3(n1480_8) 
);
defparam n1511_s2.INIT=16'hBBF0;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(ff_next_vram4[7]),
    .I1(n1472_33),
    .I2(n1512_7),
    .I3(n1480_8) 
);
defparam n1512_s2.INIT=16'h0700;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(ff_next_vram4[6]),
    .I1(n1472_33),
    .I2(n1513_7),
    .I3(n1480_8) 
);
defparam n1513_s2.INIT=16'h0700;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(ff_next_vram4[5]),
    .I1(n1472_33),
    .I2(n1514_7),
    .I3(n1480_8) 
);
defparam n1514_s2.INIT=16'h0700;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(ff_next_vram4[4]),
    .I1(n1472_33),
    .I2(n1515_7),
    .I3(n1480_8) 
);
defparam n1515_s2.INIT=16'h0700;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1516_7),
    .I2(ff_pattern5[3]),
    .I3(n1480_8) 
);
defparam n1516_s2.INIT=16'hEEF0;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern5[2]),
    .I3(n1480_8) 
);
defparam n1517_s2.INIT=16'hBBF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(ff_pattern5[1]),
    .I3(n1480_8) 
);
defparam n1518_s2.INIT=16'hBBF0;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1519_7),
    .I2(ff_pattern5[0]),
    .I3(n1480_8) 
);
defparam n1519_s2.INIT=16'hEEF0;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(ff_next_vram5[7]),
    .I1(n1472_33),
    .I2(n1520_7),
    .I3(n1480_8) 
);
defparam n1520_s2.INIT=16'h0700;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(ff_next_vram5[6]),
    .I1(n1472_33),
    .I2(n1521_7),
    .I3(n1480_8) 
);
defparam n1521_s2.INIT=16'h0700;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(ff_next_vram5[5]),
    .I1(n1472_33),
    .I2(n1522_7),
    .I3(n1480_8) 
);
defparam n1522_s2.INIT=16'h0700;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(ff_next_vram5[4]),
    .I1(n1472_33),
    .I2(n1523_7),
    .I3(n1480_8) 
);
defparam n1523_s2.INIT=16'h0700;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern6[3]),
    .I3(n1480_8) 
);
defparam n1524_s2.INIT=16'hBBF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_6),
    .I1(n1525_7),
    .I2(ff_pattern6[2]),
    .I3(n1480_8) 
);
defparam n1525_s2.INIT=16'hEEF0;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_6),
    .I1(n1526_7),
    .I2(ff_pattern6[1]),
    .I3(n1480_8) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_6),
    .I1(n1527_7),
    .I2(ff_pattern6[0]),
    .I3(n1480_8) 
);
defparam n1527_s2.INIT=16'hEEF0;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(ff_pattern7[7]),
    .I1(n1528_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1528_s2.INIT=16'h3A00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(ff_pattern7[6]),
    .I1(n1529_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1529_s2.INIT=16'h3A00;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(ff_pattern7[5]),
    .I1(n1530_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1530_s2.INIT=16'h3A00;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(ff_pattern7[4]),
    .I1(n1531_6),
    .I2(n1480_8),
    .I3(n1481_7) 
);
defparam n1531_s2.INIT=16'h3A00;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(n1476_24),
    .I2(ff_pattern7[3]),
    .I3(n1480_8) 
);
defparam n1532_s2.INIT=16'hEE0F;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1477_24),
    .I2(ff_pattern7[2]),
    .I3(n1480_8) 
);
defparam n1533_s2.INIT=16'hEEF0;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1478_24),
    .I1(n1534_6),
    .I2(ff_pattern7[1]),
    .I3(n1480_8) 
);
defparam n1534_s2.INIT=16'hBBF0;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1479_24),
    .I2(ff_pattern7[0]),
    .I3(n1480_8) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT4 n1753_s1 (
    .F(n1753_4),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n88_7),
    .I3(reg_left_mask) 
);
defparam n1753_s1.INIT=16'h1000;
  LUT4 n829_s22 (
    .F(n829_30),
    .I0(n805_9),
    .I1(n829_32),
    .I2(n830_31),
    .I3(n2017_9) 
);
defparam n829_s22.INIT=16'h0C0A;
  LUT2 n829_s23 (
    .F(n829_31),
    .I0(ff_next_vram2_7_9),
    .I1(n805_9) 
);
defparam n829_s23.INIT=4'h8;
  LUT3 n830_s22 (
    .F(n830_30),
    .I0(n806_9),
    .I1(n830_33),
    .I2(n2017_9) 
);
defparam n830_s22.INIT=8'hCA;
  LUT2 n830_s23 (
    .F(n830_31),
    .I0(w_screen_mode[3]),
    .I1(n830_34) 
);
defparam n830_s23.INIT=4'h4;
  LUT4 n830_s24 (
    .F(n830_32),
    .I0(ff_next_vram2_7_9),
    .I1(n806_9),
    .I2(n553_30),
    .I3(w_screen_mode_vram_rdata[6]) 
);
defparam n830_s24.INIT=16'h0777;
  LUT4 n831_s22 (
    .F(n831_30),
    .I0(n807_9),
    .I1(n831_32),
    .I2(n830_31),
    .I3(n2017_9) 
);
defparam n831_s22.INIT=16'h0C0A;
  LUT2 n831_s23 (
    .F(n831_31),
    .I0(ff_next_vram2_7_9),
    .I1(n807_9) 
);
defparam n831_s23.INIT=4'h8;
  LUT4 n832_s22 (
    .F(n832_30),
    .I0(n808_9),
    .I1(n832_32),
    .I2(n830_31),
    .I3(n2017_9) 
);
defparam n832_s22.INIT=16'h0C0A;
  LUT2 n832_s23 (
    .F(n832_31),
    .I0(ff_next_vram2_7_9),
    .I1(n808_9) 
);
defparam n832_s23.INIT=4'h8;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2017_9) 
);
defparam n833_s20.INIT=16'h3500;
  LUT4 n833_s21 (
    .F(n833_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n553_30),
    .I2(ff_next_vram5_3_9),
    .I3(w_screen_mode_vram_rdata[7]) 
);
defparam n833_s21.INIT=16'hBB0B;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(ff_next_vram5_3_9),
    .I2(n834_24),
    .I3(n834_25) 
);
defparam n834_s19.INIT=16'h000B;
  LUT4 n835_s19 (
    .F(n835_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2017_9) 
);
defparam n835_s19.INIT=16'h3500;
  LUT4 n835_s20 (
    .F(n835_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n553_30),
    .I2(ff_next_vram5_3_9),
    .I3(w_screen_mode_vram_rdata[5]) 
);
defparam n835_s20.INIT=16'hBB0B;
  LUT4 n836_s19 (
    .F(n836_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2017_9) 
);
defparam n836_s19.INIT=16'h3500;
  LUT4 n836_s20 (
    .F(n836_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n553_30),
    .I2(ff_next_vram5_3_9),
    .I3(w_screen_mode_vram_rdata[4]) 
);
defparam n836_s20.INIT=16'hBB0B;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(n830_34),
    .I1(ff_next_vram4[7]),
    .I2(n837_32),
    .I3(w_screen_mode[3]) 
);
defparam n837_s25.INIT=16'hF0BB;
  LUT4 n838_s24 (
    .F(n838_30),
    .I0(n830_34),
    .I1(ff_next_vram4[6]),
    .I2(n838_31),
    .I3(w_screen_mode[3]) 
);
defparam n838_s24.INIT=16'hF0BB;
  LUT4 n839_s24 (
    .F(n839_30),
    .I0(n830_34),
    .I1(ff_next_vram4[5]),
    .I2(n839_31),
    .I3(w_screen_mode[3]) 
);
defparam n839_s24.INIT=16'hF0BB;
  LUT4 n840_s24 (
    .F(n840_30),
    .I0(n830_34),
    .I1(ff_next_vram4[4]),
    .I2(n840_31),
    .I3(w_screen_mode[3]) 
);
defparam n840_s24.INIT=16'hF0BB;
  LUT4 n1099_s16 (
    .F(n1099_20),
    .I0(reg_backdrop_color[7]),
    .I1(reg_text_back_color[7]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1099_s16.INIT=16'h3500;
  LUT4 n1100_s13 (
    .F(n1100_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(n553_30),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1100_s13.INIT=16'h0007;
  LUT4 n1100_s14 (
    .F(n1100_18),
    .I0(n830_31),
    .I1(n806_9),
    .I2(n1100_19),
    .I3(n1100_20) 
);
defparam n1100_s14.INIT=16'h004F;
  LUT3 n1101_s13 (
    .F(n1101_17),
    .I0(reg_backdrop_color[5]),
    .I1(reg_text_back_color[5]),
    .I2(n1099_23) 
);
defparam n1101_s13.INIT=8'hCA;
  LUT4 n1101_s14 (
    .F(n1101_18),
    .I0(n830_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2[5]),
    .I3(n1101_20) 
);
defparam n1101_s14.INIT=16'h00EF;
  LUT4 n1101_s15 (
    .F(n1101_19),
    .I0(n830_31),
    .I1(n807_9),
    .I2(n1101_21),
    .I3(n1101_22) 
);
defparam n1101_s15.INIT=16'h4F00;
  LUT4 n1102_s13 (
    .F(n1102_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(n553_30),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1102_s13.INIT=16'h0007;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(n830_31),
    .I1(n808_9),
    .I2(n1102_19),
    .I3(n1102_20) 
);
defparam n1102_s14.INIT=16'h004F;
  LUT4 n1103_s15 (
    .F(n1103_19),
    .I0(n830_31),
    .I1(n809_9),
    .I2(n1103_22),
    .I3(ff_phase[1]) 
);
defparam n1103_s15.INIT=16'h4F00;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1103_s16.INIT=16'h0C0A;
  LUT3 n1103_s17 (
    .F(n1103_21),
    .I0(reg_backdrop_color[3]),
    .I1(reg_text_back_color[3]),
    .I2(n1099_23) 
);
defparam n1103_s17.INIT=8'hCA;
  LUT4 n1104_s15 (
    .F(n1104_19),
    .I0(n830_31),
    .I1(n810_9),
    .I2(n1104_22),
    .I3(ff_phase[1]) 
);
defparam n1104_s15.INIT=16'h4F00;
  LUT4 n1104_s16 (
    .F(n1104_20),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1104_s16.INIT=16'h0C0A;
  LUT3 n1104_s17 (
    .F(n1104_21),
    .I0(reg_backdrop_color[2]),
    .I1(reg_text_back_color[2]),
    .I2(n1099_23) 
);
defparam n1104_s17.INIT=8'hCA;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(n1105_22),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n1105_23) 
);
defparam n1105_s16.INIT=16'h00FD;
  LUT3 n1106_s15 (
    .F(n1106_19),
    .I0(ff_next_vram2[0]),
    .I1(n1472_33),
    .I2(n1106_25) 
);
defparam n1106_s15.INIT=8'h70;
  LUT4 n1106_s16 (
    .F(n1106_20),
    .I0(n1106_22),
    .I1(ff_phase[1]),
    .I2(n1106_23),
    .I3(ff_phase[2]) 
);
defparam n1106_s16.INIT=16'h0FDD;
  LUT3 n1107_s14 (
    .F(n1107_18),
    .I0(reg_backdrop_color[7]),
    .I1(reg_text_back_color[7]),
    .I2(n1107_20) 
);
defparam n1107_s14.INIT=8'h35;
  LUT4 n1107_s15 (
    .F(n1107_19),
    .I0(n830_31),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1107_s15.INIT=16'h0FBB;
  LUT3 n1108_s14 (
    .F(n1108_18),
    .I0(reg_backdrop_color[6]),
    .I1(reg_text_back_color[6]),
    .I2(n1107_20) 
);
defparam n1108_s14.INIT=8'h35;
  LUT4 n1108_s15 (
    .F(n1108_19),
    .I0(n830_31),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1108_s15.INIT=16'h0FBB;
  LUT3 n1109_s14 (
    .F(n1109_18),
    .I0(reg_backdrop_color[5]),
    .I1(reg_text_back_color[5]),
    .I2(n1107_20) 
);
defparam n1109_s14.INIT=8'h35;
  LUT4 n1109_s15 (
    .F(n1109_19),
    .I0(n830_31),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1109_s15.INIT=16'h0FBB;
  LUT3 n1110_s14 (
    .F(n1110_18),
    .I0(reg_backdrop_color[4]),
    .I1(reg_text_back_color[4]),
    .I2(n1107_20) 
);
defparam n1110_s14.INIT=8'h35;
  LUT4 n1110_s15 (
    .F(n1110_19),
    .I0(n830_31),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1110_s15.INIT=16'h0FBB;
  LUT3 n1111_s15 (
    .F(n1111_19),
    .I0(reg_backdrop_color[3]),
    .I1(reg_text_back_color[3]),
    .I2(n1107_20) 
);
defparam n1111_s15.INIT=8'hCA;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_backdrop_color[2]),
    .I1(reg_text_back_color[2]),
    .I2(n1107_20) 
);
defparam n1112_s14.INIT=8'hCA;
  LUT3 n1113_s14 (
    .F(n1113_18),
    .I0(reg_backdrop_color[1]),
    .I1(reg_text_back_color[1]),
    .I2(n1107_20) 
);
defparam n1113_s14.INIT=8'hCA;
  LUT3 n1114_s14 (
    .F(n1114_18),
    .I0(reg_backdrop_color[0]),
    .I1(reg_text_back_color[0]),
    .I2(n1107_20) 
);
defparam n1114_s14.INIT=8'hCA;
  LUT4 n1115_s10 (
    .F(n1115_14),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n553_30),
    .I2(n2017_9),
    .I3(n805_9) 
);
defparam n1115_s10.INIT=16'h0777;
  LUT4 n1115_s11 (
    .F(n1115_15),
    .I0(n2017_9),
    .I1(n553_30),
    .I2(n830_31),
    .I3(ff_phase[1]) 
);
defparam n1115_s11.INIT=16'hEEF0;
  LUT4 n1116_s10 (
    .F(n1116_14),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n553_30),
    .I2(n2017_9),
    .I3(n806_9) 
);
defparam n1116_s10.INIT=16'h0777;
  LUT4 n1117_s10 (
    .F(n1117_14),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n553_30),
    .I2(n2017_9),
    .I3(n807_9) 
);
defparam n1117_s10.INIT=16'h0777;
  LUT4 n1118_s10 (
    .F(n1118_14),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n553_30),
    .I2(n2017_9),
    .I3(n808_9) 
);
defparam n1118_s10.INIT=16'h0777;
  LUT3 n1119_s10 (
    .F(n1119_14),
    .I0(ff_next_vram5[3]),
    .I1(n809_9),
    .I2(n2017_9) 
);
defparam n1119_s10.INIT=8'hCA;
  LUT3 n1120_s10 (
    .F(n1120_14),
    .I0(ff_next_vram5[2]),
    .I1(n810_9),
    .I2(n2017_9) 
);
defparam n1120_s10.INIT=8'hCA;
  LUT3 n1121_s10 (
    .F(n1121_14),
    .I0(ff_next_vram5[1]),
    .I1(n811_9),
    .I2(n2017_9) 
);
defparam n1121_s10.INIT=8'hCA;
  LUT3 n1122_s10 (
    .F(n1122_14),
    .I0(ff_next_vram5[0]),
    .I1(n812_9),
    .I2(n2017_9) 
);
defparam n1122_s10.INIT=8'hCA;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(n830_31),
    .I1(ff_next_vram1[7]),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0FBB;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(n830_31),
    .I1(ff_next_vram1[6]),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0FBB;
  LUT4 n1125_s11 (
    .F(n1125_15),
    .I0(n830_31),
    .I1(ff_next_vram1[5]),
    .I2(n807_9),
    .I3(ff_phase[0]) 
);
defparam n1125_s11.INIT=16'h0FBB;
  LUT4 n1126_s11 (
    .F(n1126_15),
    .I0(n830_31),
    .I1(ff_next_vram1[4]),
    .I2(n808_9),
    .I3(ff_phase[0]) 
);
defparam n1126_s11.INIT=16'h0FBB;
  LUT4 n1472_s23 (
    .F(n1472_31),
    .I0(reg_backdrop_color[7]),
    .I1(n517_4),
    .I2(n2017_9),
    .I3(reg_backdrop_color[3]) 
);
defparam n1472_s23.INIT=16'h0777;
  LUT4 n1474_s22 (
    .F(n1474_30),
    .I0(reg_backdrop_color[5]),
    .I1(n517_4),
    .I2(n2017_9),
    .I3(reg_backdrop_color[1]) 
);
defparam n1474_s22.INIT=16'h0777;
  LUT4 n1475_s22 (
    .F(n1475_30),
    .I0(reg_backdrop_color[4]),
    .I1(n517_4),
    .I2(n2017_9),
    .I3(reg_backdrop_color[0]) 
);
defparam n1475_s22.INIT=16'h0777;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(ff_next_vram2[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1476_s20.INIT=16'h3500;
  LUT4 n1476_s21 (
    .F(n1476_25),
    .I0(n1476_27),
    .I1(ff_next_vram7[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1476_s21.INIT=16'h030A;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(ff_next_vram2[2]),
    .I1(n1501_7),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1477_s20.INIT=16'hCA00;
  LUT4 n1477_s21 (
    .F(n1477_25),
    .I0(ff_next_vram7[2]),
    .I1(n1477_26),
    .I2(n1472_33),
    .I3(n1484_12) 
);
defparam n1477_s21.INIT=16'h5300;
  LUT4 n1478_s20 (
    .F(n1478_24),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1478_s20.INIT=16'hCA00;
  LUT3 n1478_s21 (
    .F(n1478_25),
    .I0(ff_next_vram7[1]),
    .I1(n1478_26),
    .I2(n1472_33) 
);
defparam n1478_s21.INIT=8'hAC;
  LUT4 n1479_s20 (
    .F(n1479_24),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1479_s20.INIT=16'hCA00;
  LUT3 n1479_s21 (
    .F(n1479_25),
    .I0(ff_next_vram7[0]),
    .I1(n1479_26),
    .I2(n1472_33) 
);
defparam n1479_s21.INIT=8'hAC;
  LUT2 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram0_7_s3.INIT=4'h4;
  LUT2 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=4'h1;
  LUT2 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_9),
    .I0(w_screen_mode_3_5),
    .I1(ff_next_vram0_7_12) 
);
defparam ff_next_vram6_7_s5.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(ff_next_vram6_7_11),
    .I3(ff_state_1_7) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hCA00;
  LUT3 n730_s7 (
    .F(n730_11),
    .I0(n730_22),
    .I1(n730_14),
    .I2(n730_24) 
);
defparam n730_s7.INIT=8'h01;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(n730_16),
    .I1(n735_25),
    .I2(reg_color_table_base[16]),
    .I3(n730_17) 
);
defparam n730_s8.INIT=16'h007F;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(n731_15),
    .I1(n731_16),
    .I2(n553_30),
    .I3(n731_17) 
);
defparam n731_s9.INIT=16'hEC0C;
  LUT3 n731_s10 (
    .F(n731_14),
    .I0(n2017_9),
    .I1(n735_25),
    .I2(reg_color_table_base[16]) 
);
defparam n731_s10.INIT=8'h80;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(n732_15),
    .I1(n553_30),
    .I2(n732_16),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n732_s8.INIT=16'h7077;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(n730_16),
    .I1(n735_25),
    .I2(reg_color_table_base[14]),
    .I3(n732_17) 
);
defparam n732_s9.INIT=16'h007F;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(n733_15),
    .I1(reg_pattern_name_table_base[13]),
    .I2(n733_16),
    .I3(n732_25) 
);
defparam n733_s7.INIT=16'hF400;
  LUT4 n733_s10 (
    .F(n733_14),
    .I0(n2017_9),
    .I1(n735_25),
    .I2(reg_color_table_base[14]),
    .I3(n733_17) 
);
defparam n733_s10.INIT=16'h007F;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n734_23),
    .I1(n734_15),
    .I2(n734_16),
    .I3(n730_11) 
);
defparam n734_s7.INIT=16'hB0BF;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1472_33),
    .I2(n734_25),
    .I3(n553_30) 
);
defparam n734_s8.INIT=16'h30B0;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n734_18),
    .I1(n734_23),
    .I2(n734_27),
    .I3(n734_20) 
);
defparam n734_s9.INIT=16'h1F00;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(n735_23),
    .I1(n734_18),
    .I2(reg_color_table_base[11]),
    .I3(n735_16) 
);
defparam n735_s8.INIT=16'h1F00;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_23),
    .I1(n734_15),
    .I2(n734_16),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n735_s9.INIT=16'hB000;
  LUT2 n735_s10 (
    .F(n735_14),
    .I0(n735_17),
    .I1(n735_18) 
);
defparam n735_s10.INIT=4'h4;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(n736_14),
    .I1(ff_next_vram0[7]),
    .I2(n734_18),
    .I3(reg_color_table_base[10]) 
);
defparam n736_s7.INIT=16'hF800;
  LUT4 n736_s8 (
    .F(n736_12),
    .I0(w_screen_mode_3_5),
    .I1(ff_next_vram0[7]),
    .I2(n2017_9),
    .I3(reg_color_table_base[11]) 
);
defparam n736_s8.INIT=16'h0777;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(ff_next_vram0[7]),
    .I1(n730_14),
    .I2(n736_15),
    .I3(n736_16) 
);
defparam n736_s9.INIT=16'h0700;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(n734_18),
    .I1(reg_color_table_base[9]),
    .I2(n737_14),
    .I3(n735_25) 
);
defparam n737_s7.INIT=16'h8F00;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(n737_15),
    .I1(n737_16),
    .I2(n737_17),
    .I3(n732_25) 
);
defparam n737_s8.INIT=16'hEF00;
  LUT3 n737_s9 (
    .F(n737_13),
    .I0(ff_next_vram0[6]),
    .I1(n730_14),
    .I2(n737_18) 
);
defparam n737_s9.INIT=8'h70;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n734_18),
    .I1(reg_color_table_base[8]),
    .I2(n738_14),
    .I3(n735_25) 
);
defparam n738_s7.INIT=16'h8F00;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(n738_15),
    .I1(n738_16),
    .I2(n738_17),
    .I3(n732_25) 
);
defparam n738_s8.INIT=16'hBF00;
  LUT3 n738_s9 (
    .F(n738_13),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n732_23),
    .I2(n738_18) 
);
defparam n738_s9.INIT=8'h70;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(n734_18),
    .I1(reg_color_table_base[7]),
    .I2(n739_14),
    .I3(n735_25) 
);
defparam n739_s7.INIT=16'h8F00;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(n739_15),
    .I1(n739_16),
    .I2(n739_17),
    .I3(n732_25) 
);
defparam n739_s8.INIT=16'hEF00;
  LUT3 n739_s9 (
    .F(n739_13),
    .I0(ff_next_vram0[4]),
    .I1(n730_14),
    .I2(n739_18) 
);
defparam n739_s9.INIT=8'h70;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(n740_14),
    .I1(n740_26),
    .I2(n740_16),
    .I3(n740_24) 
);
defparam n740_s7.INIT=16'h0700;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n734_18),
    .I1(reg_color_table_base[6]),
    .I2(n740_18),
    .I3(n735_25) 
);
defparam n740_s8.INIT=16'h8F00;
  LUT3 n740_s9 (
    .F(n740_13),
    .I0(w_pos_x[6]),
    .I1(n732_23),
    .I2(n740_19) 
);
defparam n740_s9.INIT=8'h70;
  LUT4 n741_s7 (
    .F(n741_11),
    .I0(n741_15),
    .I1(n735_25),
    .I2(n730_14),
    .I3(ff_next_vram0[2]) 
);
defparam n741_s7.INIT=16'hF400;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(n741_16),
    .I1(n741_17),
    .I2(n741_18),
    .I3(n732_25) 
);
defparam n741_s8.INIT=16'hBF00;
  LUT4 n741_s9 (
    .F(n741_13),
    .I0(n2017_9),
    .I1(n735_25),
    .I2(reg_color_table_base[6]),
    .I3(w_pattern_name_t12_pre[8]) 
);
defparam n741_s9.INIT=16'h8000;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(n2017_9),
    .I1(ff_next_vram4[2]),
    .I2(n741_16),
    .I3(n741_19) 
);
defparam n741_s10.INIT=16'hF800;
  LUT4 n742_s7 (
    .F(n742_11),
    .I0(n741_15),
    .I1(n735_25),
    .I2(n730_14),
    .I3(ff_next_vram0[1]) 
);
defparam n742_s7.INIT=16'hF400;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n734_18),
    .I1(ff_next_vram0[7]),
    .I2(n738_15),
    .I3(n735_25) 
);
defparam n742_s8.INIT=16'hF800;
  LUT3 n742_s9 (
    .F(n742_13),
    .I0(n742_15),
    .I1(n742_16),
    .I2(n732_25) 
);
defparam n742_s9.INIT=8'h70;
  LUT4 n742_s10 (
    .F(n742_14),
    .I0(n742_19),
    .I1(w_pos_x[4]),
    .I2(n730_24),
    .I3(ff_next_vram4[1]) 
);
defparam n742_s10.INIT=16'h0777;
  LUT4 n743_s7 (
    .F(n743_11),
    .I0(n741_15),
    .I1(n735_25),
    .I2(n730_14),
    .I3(ff_next_vram0[0]) 
);
defparam n743_s7.INIT=16'hF400;
  LUT4 n743_s8 (
    .F(n743_12),
    .I0(ff_next_vram0[6]),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_screen_mode[3]),
    .I3(n743_15) 
);
defparam n743_s8.INIT=16'hCA00;
  LUT4 n743_s9 (
    .F(n743_13),
    .I0(n743_16),
    .I1(n743_17),
    .I2(n743_18),
    .I3(n732_25) 
);
defparam n743_s9.INIT=16'hBF00;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(n732_23),
    .I1(w_pos_x[3]),
    .I2(n730_24),
    .I3(ff_next_vram4[0]) 
);
defparam n743_s10.INIT=16'h0777;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(ff_next_vram0[5]),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_screen_mode[3]),
    .I3(n743_15) 
);
defparam n744_s7.INIT=16'hCA00;
  LUT4 n744_s8 (
    .F(n744_12),
    .I0(ff_next_vram5_3_9),
    .I1(w_pos_x[3]),
    .I2(n744_14),
    .I3(n732_25) 
);
defparam n744_s8.INIT=16'h8F00;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n730_22),
    .I2(n745_11),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n744_s9.INIT=16'h7077;
  LUT4 n745_s7 (
    .F(n745_11),
    .I0(n736_14),
    .I1(n735_25),
    .I2(n730_24),
    .I3(n730_14) 
);
defparam n745_s7.INIT=16'h0007;
  LUT4 n745_s8 (
    .F(n745_12),
    .I0(n745_14),
    .I1(w_screen_mode[3]),
    .I2(n745_15),
    .I3(n745_16) 
);
defparam n745_s8.INIT=16'hF100;
  LUT4 n745_s9 (
    .F(n745_13),
    .I0(n734_18),
    .I1(ff_next_vram0[4]),
    .I2(n745_17),
    .I3(n735_25) 
);
defparam n745_s9.INIT=16'h8F00;
  LUT3 n746_s7 (
    .F(n746_11),
    .I0(n746_14),
    .I1(n746_15),
    .I2(n745_16) 
);
defparam n746_s7.INIT=8'hE0;
  LUT4 n746_s8 (
    .F(n746_12),
    .I0(n734_18),
    .I1(ff_next_vram0[3]),
    .I2(n746_16),
    .I3(n735_25) 
);
defparam n746_s8.INIT=16'h8F00;
  LUT3 n746_s9 (
    .F(n746_13),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n745_11),
    .I2(n732_23) 
);
defparam n746_s9.INIT=8'h0D;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n1472_33),
    .I1(w_screen_mode[3]),
    .I2(n2017_9),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0ECC;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_next_vram2_7_9),
    .I1(ff_phase[0]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram1_7_s5.INIT=16'hCF32;
  LUT2 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[0]),
    .I1(n553_30) 
);
defparam ff_next_vram1_3_s4.INIT=4'h4;
  LUT3 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_10),
    .I0(ff_phase[0]),
    .I1(ff_next_vram5_3_9),
    .I2(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_3_s5.INIT=8'h0E;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0100;
  LUT2 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(ff_next_vram3_7_10),
    .I1(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_7_s5.INIT=4'h2;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(n553_30),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram3_7_s4.INIT=16'hF100;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(ff_next_vram0_7_8),
    .I1(n2017_9),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram5_3_9),
    .I2(ff_next_vram3_7_11),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram3_3_s4.INIT=16'h001F;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0110;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_phase[1]),
    .I1(w_screen_mode[3]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram5_7_s4.INIT=16'h0B00;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram5_3_10) 
);
defparam ff_next_vram5_3_s4.INIT=16'h1800;
  LUT2 n184_s3 (
    .F(n184_8),
    .I0(ff_pos_x_5_10),
    .I1(ff_state_1_7) 
);
defparam n184_s3.INIT=4'h8;
  LUT4 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n181_s3.INIT=16'h807F;
  LUT4 n180_s3 (
    .F(n180_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n180_s3.INIT=16'h8000;
  LUT4 n547_s2 (
    .F(n547_7),
    .I0(n553_30),
    .I1(n547_19),
    .I2(n2017_9),
    .I3(ff_phase[0]) 
);
defparam n547_s2.INIT=16'h0C05;
  LUT3 n547_s3 (
    .F(n547_8),
    .I0(ff_phase[0]),
    .I1(n1472_33),
    .I2(n547_11) 
);
defparam n547_s3.INIT=8'h07;
  LUT4 n547_s4 (
    .F(n547_9),
    .I0(ff_phase[2]),
    .I1(n1481_7),
    .I2(n122_2),
    .I3(reg_display_on) 
);
defparam n547_s4.INIT=16'h4000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_14),
    .I2(ff_next_vram6_7_11) 
);
defparam n140_s4.INIT=8'h3A;
  LUT4 n258_s5 (
    .F(n258_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[11]),
    .I3(n878_19) 
);
defparam n258_s5.INIT=16'h4000;
  LUT3 n258_s6 (
    .F(n258_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(n88_10),
    .I2(w_screen_pos_x_Z[12]) 
);
defparam n258_s6.INIT=8'h40;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(ff_state_1_7),
    .I3(n1245_6) 
);
defparam n258_s7.INIT=16'h1000;
  LUT4 n2017_s4 (
    .F(n2017_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2017_s4.INIT=16'h0100;
  LUT4 n1480_s4 (
    .F(n1480_7),
    .I0(n1472_33),
    .I1(ff_next_vram0[7]),
    .I2(n1484_10),
    .I3(n2017_9) 
);
defparam n1480_s4.INIT=16'h0777;
  LUT3 n1480_s5 (
    .F(n1480_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1480_s5.INIT=8'h40;
  LUT4 n1481_s5 (
    .F(n1481_8),
    .I0(n1472_33),
    .I1(ff_next_vram0[6]),
    .I2(n1481_9),
    .I3(n2017_9) 
);
defparam n1481_s5.INIT=16'h0777;
  LUT4 n1482_s4 (
    .F(n1482_7),
    .I0(n1472_33),
    .I1(ff_next_vram0[5]),
    .I2(n1482_8),
    .I3(n2017_9) 
);
defparam n1482_s4.INIT=16'h0777;
  LUT4 n1483_s4 (
    .F(n1483_7),
    .I0(n1472_33),
    .I1(ff_next_vram0[4]),
    .I2(n1483_8),
    .I3(n2017_9) 
);
defparam n1483_s4.INIT=16'h0777;
  LUT2 n1484_s6 (
    .F(n1484_9),
    .I0(ff_next_vram1[6]),
    .I1(n1493_15) 
);
defparam n1484_s6.INIT=4'h4;
  LUT3 n1484_s7 (
    .F(n1484_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1484_s7.INIT=8'hCA;
  LUT4 n1485_s6 (
    .F(n1485_9),
    .I0(n1481_9),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram0[2]),
    .I3(n1472_33) 
);
defparam n1485_s6.INIT=16'h0FDD;
  LUT4 n1486_s6 (
    .F(n1486_9),
    .I0(n1482_8),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram0[1]),
    .I3(n1472_33) 
);
defparam n1486_s6.INIT=16'h0FDD;
  LUT4 n1487_s4 (
    .F(n1487_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n1493_15) 
);
defparam n1487_s4.INIT=16'h3533;
  LUT3 n1487_s5 (
    .F(n1487_8),
    .I0(n1483_8),
    .I1(ff_next_vram0[0]),
    .I2(n1472_33) 
);
defparam n1487_s5.INIT=8'h35;
  LUT4 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]),
    .I3(n2017_9) 
);
defparam n1488_s4.INIT=16'hCA00;
  LUT4 n1489_s5 (
    .F(n1489_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]),
    .I3(n2017_9) 
);
defparam n1489_s5.INIT=16'hCA00;
  LUT4 n1490_s4 (
    .F(n1490_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(n2017_9) 
);
defparam n1490_s4.INIT=16'hAC00;
  LUT4 n1491_s4 (
    .F(n1491_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(n2017_9) 
);
defparam n1491_s4.INIT=16'hAC00;
  LUT2 n1492_s6 (
    .F(n1492_9),
    .I0(ff_next_vram1[4]),
    .I1(n1493_15) 
);
defparam n1492_s6.INIT=4'h4;
  LUT4 n1492_s7 (
    .F(n1492_10),
    .I0(n1492_11),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[3]),
    .I3(n1472_33) 
);
defparam n1492_s7.INIT=16'h0FDD;
  LUT3 n1493_s5 (
    .F(n1493_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1493_s5.INIT=8'h35;
  LUT4 n1493_s7 (
    .F(n1493_10),
    .I0(n1493_13),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[2]),
    .I3(n1472_33) 
);
defparam n1493_s7.INIT=16'h0FDD;
  LUT3 n1494_s5 (
    .F(n1494_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1494_s5.INIT=8'h53;
  LUT4 n1494_s6 (
    .F(n1494_9),
    .I0(n1494_10),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[1]),
    .I3(n1472_33) 
);
defparam n1494_s6.INIT=16'h0FDD;
  LUT3 n1495_s6 (
    .F(n1495_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1495_s6.INIT=8'h53;
  LUT4 n1495_s7 (
    .F(n1495_10),
    .I0(n1495_11),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[0]),
    .I3(n1472_33) 
);
defparam n1495_s7.INIT=16'h0FDD;
  LUT4 n1496_s3 (
    .F(n1496_6),
    .I0(n1472_33),
    .I1(ff_next_vram2[7]),
    .I2(n1496_7),
    .I3(n2017_9) 
);
defparam n1496_s3.INIT=16'h0777;
  LUT4 n1497_s3 (
    .F(n1497_6),
    .I0(n1472_33),
    .I1(ff_next_vram2[6]),
    .I2(n1497_7),
    .I3(n2017_9) 
);
defparam n1497_s3.INIT=16'h0777;
  LUT4 n1498_s3 (
    .F(n1498_6),
    .I0(n1472_33),
    .I1(ff_next_vram2[5]),
    .I2(n1498_7),
    .I3(n2017_9) 
);
defparam n1498_s3.INIT=16'h0777;
  LUT4 n1499_s3 (
    .F(n1499_6),
    .I0(n1472_33),
    .I1(ff_next_vram2[4]),
    .I2(n1499_7),
    .I3(n2017_9) 
);
defparam n1499_s3.INIT=16'h0777;
  LUT4 n1500_s4 (
    .F(n1500_7),
    .I0(n1500_10),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram1[2]),
    .I3(n2017_9) 
);
defparam n1500_s4.INIT=16'hE0EE;
  LUT4 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]),
    .I3(n2017_9) 
);
defparam n1504_s4.INIT=16'hAC00;
  LUT4 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]),
    .I3(n2017_9) 
);
defparam n1505_s4.INIT=16'hCA00;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]),
    .I3(n2017_9) 
);
defparam n1506_s4.INIT=16'hCA00;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]),
    .I3(n2017_9) 
);
defparam n1507_s4.INIT=16'hCA00;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1508_s3.INIT=16'h0C0A;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(ff_next_vram2[7]),
    .I1(n1508_9),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s4.INIT=16'hCA00;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(ff_next_vram2[6]),
    .I1(n1509_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s3.INIT=16'hCA00;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(w_screen_mode[3]),
    .I1(n1493_8),
    .I2(ff_next_vram3[2]),
    .I3(n1472_33) 
);
defparam n1509_s4.INIT=16'h0FEE;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(ff_next_vram2[5]),
    .I1(n1510_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s3.INIT=16'hCA00;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(w_screen_mode[3]),
    .I1(n1494_8),
    .I2(ff_next_vram3[1]),
    .I3(n1472_33) 
);
defparam n1510_s4.INIT=16'h0FEE;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(ff_next_vram2[4]),
    .I1(n1511_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s3.INIT=16'hCA00;
  LUT4 n1511_s4 (
    .F(n1511_7),
    .I0(w_screen_mode[3]),
    .I1(n1495_9),
    .I2(ff_next_vram3[0]),
    .I3(n1472_33) 
);
defparam n1511_s4.INIT=16'h0FEE;
  LUT4 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]),
    .I3(n2017_9) 
);
defparam n1512_s4.INIT=16'hAC00;
  LUT4 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]),
    .I3(n2017_9) 
);
defparam n1513_s4.INIT=16'hAC00;
  LUT4 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]),
    .I3(n2017_9) 
);
defparam n1514_s4.INIT=16'hAC00;
  LUT4 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]),
    .I3(n2017_9) 
);
defparam n1515_s4.INIT=16'hAC00;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1496_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1516_s3.INIT=16'h0C0A;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram2[3]),
    .I1(n1516_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1516_s4.INIT=16'h3A00;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(ff_next_vram2[2]),
    .I1(n1517_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s3.INIT=16'hCA00;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1497_7),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram4[2]),
    .I3(n1472_33) 
);
defparam n1517_s4.INIT=16'h0FDD;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(ff_next_vram2[1]),
    .I1(n1518_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s3.INIT=16'hCA00;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(n1498_7),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram4[1]),
    .I3(n1472_33) 
);
defparam n1518_s4.INIT=16'h0FDD;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1499_7),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1519_s3.INIT=16'h0C0A;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram2[0]),
    .I1(n1519_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s4.INIT=16'h3A00;
  LUT4 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]),
    .I3(n2017_9) 
);
defparam n1520_s4.INIT=16'hAC00;
  LUT4 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]),
    .I3(n2017_9) 
);
defparam n1521_s4.INIT=16'hAC00;
  LUT4 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]),
    .I3(n2017_9) 
);
defparam n1522_s4.INIT=16'hAC00;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]),
    .I3(n2017_9) 
);
defparam n1523_s4.INIT=16'hAC00;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram2[3]),
    .I1(n1524_8),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1524_s3.INIT=16'hCA00;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(n1524_9),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram5[3]),
    .I3(n1472_33) 
);
defparam n1524_s4.INIT=16'h0FDD;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_8),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1525_s3.INIT=16'h0C05;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram2[2]),
    .I1(n1525_9),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1525_s4.INIT=16'hCA00;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(n1526_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1526_s3.INIT=16'h0C05;
  LUT4 n1526_s4 (
    .F(n1526_7),
    .I0(ff_next_vram2[1]),
    .I1(n1526_9),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1526_s4.INIT=16'h3A00;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(n1527_8),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1527_s3.INIT=16'h0C05;
  LUT4 n1527_s4 (
    .F(n1527_7),
    .I0(ff_next_vram2[0]),
    .I1(n1527_9),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n1527_s4.INIT=16'h3A00;
  LUT4 n1528_s3 (
    .F(n1528_6),
    .I0(n1472_33),
    .I1(ff_next_vram6[7]),
    .I2(n2017_9),
    .I3(reg_backdrop_color[3]) 
);
defparam n1528_s3.INIT=16'h0777;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(n1472_33),
    .I1(ff_next_vram6[6]),
    .I2(n2017_9),
    .I3(reg_backdrop_color[2]) 
);
defparam n1529_s3.INIT=16'h0777;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1472_33),
    .I1(ff_next_vram6[5]),
    .I2(n2017_9),
    .I3(reg_backdrop_color[1]) 
);
defparam n1530_s3.INIT=16'h0777;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1472_33),
    .I1(ff_next_vram6[4]),
    .I2(n2017_9),
    .I3(reg_backdrop_color[0]) 
);
defparam n1531_s3.INIT=16'h0777;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1532_s3.INIT=16'h030A;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_7),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1533_s3.INIT=16'h0C0A;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(w_screen_mode[3]),
    .I1(n1534_7),
    .I2(ff_next_vram6[1]),
    .I3(n1472_33) 
);
defparam n1534_s3.INIT=16'h0FEE;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(n1472_33) 
);
defparam n1535_s3.INIT=16'h0C0A;
  LUT3 n829_s24 (
    .F(n829_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s24.INIT=8'hAC;
  LUT3 n830_s25 (
    .F(n830_33),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s25.INIT=8'hCA;
  LUT4 n830_s26 (
    .F(n830_34),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[2]),
    .I3(n830_35) 
);
defparam n830_s26.INIT=16'h7D00;
  LUT3 n831_s24 (
    .F(n831_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s24.INIT=8'hCA;
  LUT3 n832_s24 (
    .F(n832_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n832_s24.INIT=8'hCA;
  LUT3 n834_s20 (
    .F(n834_24),
    .I0(n2017_9),
    .I1(n1472_33),
    .I2(n810_9) 
);
defparam n834_s20.INIT=8'h01;
  LUT4 n834_s21 (
    .F(n834_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n2017_9) 
);
defparam n834_s21.INIT=16'h3500;
  LUT3 n837_s26 (
    .F(n837_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n837_s26.INIT=8'h35;
  LUT3 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n838_s25.INIT=8'h35;
  LUT3 n839_s25 (
    .F(n839_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s25.INIT=8'h35;
  LUT3 n840_s25 (
    .F(n840_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s25.INIT=8'h35;
  LUT4 n1099_s17 (
    .F(n1099_21),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(n553_30),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1099_s17.INIT=16'h0007;
  LUT4 n1099_s18 (
    .F(n1099_22),
    .I0(ff_next_vram2[7]),
    .I1(n1472_33),
    .I2(n1099_24),
    .I3(n1101_22) 
);
defparam n1099_s18.INIT=16'h0700;
  LUT4 n1099_s19 (
    .F(n1099_23),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1099_25) 
);
defparam n1099_s19.INIT=16'h0C0A;
  LUT3 n1100_s15 (
    .F(n1100_19),
    .I0(ff_next_vram2[6]),
    .I1(n1472_33),
    .I2(n1100_23) 
);
defparam n1100_s15.INIT=8'h70;
  LUT4 n1100_s16 (
    .F(n1100_20),
    .I0(reg_backdrop_color[6]),
    .I1(reg_text_back_color[6]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1100_s16.INIT=16'h3500;
  LUT3 n1101_s16 (
    .F(n1101_20),
    .I0(ff_phase[1]),
    .I1(n553_30),
    .I2(w_screen_mode_vram_rdata[13]) 
);
defparam n1101_s16.INIT=8'h40;
  LUT4 n1101_s17 (
    .F(n1101_21),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_vram2_7_9),
    .I2(n1472_33),
    .I3(ff_next_vram2[5]) 
);
defparam n1101_s17.INIT=16'h0777;
  LUT2 n1101_s18 (
    .F(n1101_22),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1101_s18.INIT=4'h4;
  LUT3 n1102_s15 (
    .F(n1102_19),
    .I0(ff_next_vram2[4]),
    .I1(n1472_33),
    .I2(n1102_23) 
);
defparam n1102_s15.INIT=8'h70;
  LUT4 n1102_s16 (
    .F(n1102_20),
    .I0(reg_backdrop_color[4]),
    .I1(reg_text_back_color[4]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1102_s16.INIT=16'h3500;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(reg_backdrop_color[3]),
    .I1(ff_next_vram2_7_9),
    .I2(n1472_33),
    .I3(ff_next_vram2[3]) 
);
defparam n1103_s18.INIT=16'h0777;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(reg_backdrop_color[2]),
    .I1(ff_next_vram2_7_9),
    .I2(n1472_33),
    .I3(ff_next_vram2[2]) 
);
defparam n1104_s18.INIT=16'h0777;
  LUT4 n1105_s17 (
    .F(n1105_21),
    .I0(reg_backdrop_color[1]),
    .I1(ff_next_vram2_7_9),
    .I2(n1472_33),
    .I3(ff_next_vram2[1]) 
);
defparam n1105_s17.INIT=16'h0777;
  LUT3 n1105_s18 (
    .F(n1105_22),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(n553_30) 
);
defparam n1105_s18.INIT=8'h35;
  LUT4 n1105_s19 (
    .F(n1105_23),
    .I0(reg_backdrop_color[1]),
    .I1(reg_text_back_color[1]),
    .I2(n1099_23),
    .I3(ff_phase[2]) 
);
defparam n1105_s19.INIT=16'h3500;
  LUT3 n1106_s18 (
    .F(n1106_22),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(n553_30) 
);
defparam n1106_s18.INIT=8'h35;
  LUT3 n1106_s19 (
    .F(n1106_23),
    .I0(reg_backdrop_color[0]),
    .I1(reg_text_back_color[0]),
    .I2(n1099_23) 
);
defparam n1106_s19.INIT=8'h35;
  LUT4 n1107_s16 (
    .F(n1107_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1099_25) 
);
defparam n1107_s16.INIT=16'h0C0A;
  LUT3 n1476_s23 (
    .F(n1476_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1476_s23.INIT=8'h35;
  LUT4 n1477_s22 (
    .F(n1477_26),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1477_s22.INIT=16'h0C0A;
  LUT4 n1478_s22 (
    .F(n1478_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1478_s22.INIT=16'h0A0C;
  LUT4 n1479_s22 (
    .F(n1479_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1479_s22.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(ff_pos_x_5_12),
    .I2(w_pixel_phase_x[0]),
    .I3(w_pixel_phase_x[1]) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(ff_screen_h_in_active_13),
    .I2(w_pixel_phase_x[0]),
    .I3(w_pixel_phase_x[1]) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT4 n730_s10 (
    .F(n730_14),
    .I0(w_sprite_mode2_4),
    .I1(w_screen_mode_3_4),
    .I2(w_screen_mode_3_5),
    .I3(n734_16) 
);
defparam n730_s10.INIT=16'h0D00;
  LUT2 n730_s12 (
    .F(n730_16),
    .I0(w_screen_mode[3]),
    .I1(n830_34) 
);
defparam n730_s12.INIT=4'h1;
  LUT4 n730_s13 (
    .F(n730_17),
    .I0(n730_29),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n553_30),
    .I3(n730_19) 
);
defparam n730_s13.INIT=16'h8F00;
  LUT2 n731_s11 (
    .F(n731_15),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam n731_s11.INIT=4'h1;
  LUT4 n731_s12 (
    .F(n731_16),
    .I0(n730_29),
    .I1(n1472_33),
    .I2(n732_25),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n731_s12.INIT=16'hB000;
  LUT2 n731_s13 (
    .F(n731_17),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n731_s13.INIT=4'h8;
  LUT2 n732_s11 (
    .F(n732_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n732_s11.INIT=4'h8;
  LUT4 n732_s12 (
    .F(n732_16),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_screen_mode[3]),
    .I2(n1493_15),
    .I3(n1472_33) 
);
defparam n732_s12.INIT=16'hD700;
  LUT4 n732_s13 (
    .F(n732_17),
    .I0(n730_14),
    .I1(n730_24),
    .I2(n730_22),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n732_s13.INIT=16'hFE00;
  LUT3 n732_s15 (
    .F(n732_19),
    .I0(n2017_9),
    .I1(n735_25),
    .I2(reg_color_table_base[15]) 
);
defparam n732_s15.INIT=8'h80;
  LUT4 n733_s11 (
    .F(n733_15),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_screen_mode[3]),
    .I2(n1493_15),
    .I3(n1472_33) 
);
defparam n733_s11.INIT=16'hD700;
  LUT3 n733_s12 (
    .F(n733_16),
    .I0(n553_30),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n733_s12.INIT=8'h80;
  LUT3 n733_s13 (
    .F(n733_17),
    .I0(n732_23),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n733_s13.INIT=8'h80;
  LUT4 n734_s11 (
    .F(n734_15),
    .I0(n1851_105),
    .I1(n1846_102),
    .I2(n1493_15),
    .I3(ff_next_vram2_7_9) 
);
defparam n734_s11.INIT=16'h00BF;
  LUT3 n734_s12 (
    .F(n734_16),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]) 
);
defparam n734_s12.INIT=8'h10;
  LUT4 n734_s14 (
    .F(n734_18),
    .I0(w_screen_mode[3]),
    .I1(n1851_105),
    .I2(n1493_15),
    .I3(n1846_102) 
);
defparam n734_s14.INIT=16'h1000;
  LUT4 n734_s16 (
    .F(n734_20),
    .I0(n735_25),
    .I1(n2017_9),
    .I2(reg_color_table_base[13]),
    .I3(n734_21) 
);
defparam n734_s16.INIT=16'h007F;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(reg_pattern_generator_table_base[11]),
    .I1(w_screen_mode_3_5),
    .I2(n2017_9),
    .I3(reg_color_table_base[12]) 
);
defparam n735_s12.INIT=16'h0777;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(n735_19),
    .I1(n1472_33),
    .I2(n732_25),
    .I3(n735_20) 
);
defparam n735_s13.INIT=16'hB000;
  LUT4 n735_s14 (
    .F(n735_18),
    .I0(n735_21),
    .I1(n742_19),
    .I2(n730_24),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n735_s14.INIT=16'h0777;
  LUT2 n736_s10 (
    .F(n736_14),
    .I0(reg_screen_mode[4]),
    .I1(n736_17) 
);
defparam n736_s10.INIT=4'h4;
  LUT4 n736_s11 (
    .F(n736_15),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(n2017_9),
    .I2(n736_18),
    .I3(n736_21) 
);
defparam n736_s11.INIT=16'h0B00;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(n742_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n730_24),
    .I3(ff_next_vram4[7]) 
);
defparam n736_s12.INIT=16'h0777;
  LUT4 n737_s10 (
    .F(n737_14),
    .I0(n737_19),
    .I1(ff_next_vram0[6]),
    .I2(n2017_9),
    .I3(reg_color_table_base[10]) 
);
defparam n737_s10.INIT=16'h0BBB;
  LUT2 n737_s11 (
    .F(n737_15),
    .I0(ff_next_vram5_3_9),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n737_s11.INIT=4'h8;
  LUT2 n737_s12 (
    .F(n737_16),
    .I0(n830_34),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n737_s12.INIT=4'h4;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(ff_next_vram2_7_9),
    .I2(n2017_9),
    .I3(w_pattern_name_t12_pre[8]) 
);
defparam n737_s13.INIT=16'h0777;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(n742_19),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n730_24),
    .I3(ff_next_vram4[6]) 
);
defparam n737_s14.INIT=16'h0777;
  LUT4 n738_s10 (
    .F(n738_14),
    .I0(n738_19),
    .I1(w_screen_mode_3_5),
    .I2(ff_next_vram0[5]),
    .I3(n738_22) 
);
defparam n738_s10.INIT=16'h001F;
  LUT2 n738_s11 (
    .F(n738_15),
    .I0(n2017_9),
    .I1(w_pattern_name_t12_pre[7]) 
);
defparam n738_s11.INIT=4'h8;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(ff_next_vram5_3_9),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n830_34),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n738_s12.INIT=16'h7077;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(ff_next_vram2_7_9),
    .I2(n553_30),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n738_s13.INIT=16'h0777;
  LUT4 n738_s14 (
    .F(n738_18),
    .I0(n730_24),
    .I1(ff_next_vram4[5]),
    .I2(n730_14),
    .I3(ff_next_vram0[5]) 
);
defparam n738_s14.INIT=16'h0777;
  LUT4 n739_s10 (
    .F(n739_14),
    .I0(n739_19),
    .I1(w_screen_mode_3_5),
    .I2(ff_next_vram0[4]),
    .I3(n739_20) 
);
defparam n739_s10.INIT=16'h001F;
  LUT2 n739_s11 (
    .F(n739_15),
    .I0(ff_next_vram5_3_9),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n739_s11.INIT=4'h8;
  LUT2 n739_s12 (
    .F(n739_16),
    .I0(n830_34),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n739_s12.INIT=4'h4;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram2_7_9),
    .I2(n2017_9),
    .I3(w_pattern_name_t12_pre[6]) 
);
defparam n739_s13.INIT=16'h0777;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(n742_19),
    .I1(w_pos_x[7]),
    .I2(n730_24),
    .I3(ff_next_vram4[4]) 
);
defparam n739_s14.INIT=16'h0777;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1493_15),
    .I3(reg_screen_mode[3]) 
);
defparam n740_s10.INIT=16'hCACC;
  LUT4 n740_s12 (
    .F(n740_16),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n740_s12.INIT=16'hCA00;
  LUT4 n740_s14 (
    .F(n740_18),
    .I0(w_screen_mode_3_5),
    .I1(n740_21),
    .I2(ff_next_vram0[3]),
    .I3(n740_22) 
);
defparam n740_s14.INIT=16'h001F;
  LUT4 n740_s15 (
    .F(n740_19),
    .I0(n730_24),
    .I1(ff_next_vram4[3]),
    .I2(n730_14),
    .I3(ff_next_vram0[3]) 
);
defparam n740_s15.INIT=16'h0777;
  LUT3 n741_s11 (
    .F(n741_15),
    .I0(n1851_105),
    .I1(n1493_15),
    .I2(n1846_102) 
);
defparam n741_s11.INIT=8'h67;
  LUT2 n741_s12 (
    .F(n741_16),
    .I0(n553_30),
    .I1(w_pos_x[5]) 
);
defparam n741_s12.INIT=4'h8;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(ff_next_vram5_3_9),
    .I1(w_pos_x[6]),
    .I2(n830_34),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n741_s13.INIT=16'h7077;
  LUT4 n741_s14 (
    .F(n741_18),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram2_7_9),
    .I2(n2017_9),
    .I3(w_pattern_name_t12_pre[4]) 
);
defparam n741_s14.INIT=16'h0777;
  LUT3 n741_s15 (
    .F(n741_19),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n741_s15.INIT=8'h10;
  LUT4 n742_s11 (
    .F(n742_15),
    .I0(ff_next_vram2_7_9),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(ff_next_vram5_3_9),
    .I3(w_pos_x[5]) 
);
defparam n742_s11.INIT=16'h0777;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(n830_34),
    .I1(w_pos_x[7]),
    .I2(n2017_9),
    .I3(w_pattern_name_t12_pre[3]) 
);
defparam n742_s12.INIT=16'h0BBB;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(n1851_105),
    .I1(n1493_15),
    .I2(n1846_102),
    .I3(n735_25) 
);
defparam n743_s11.INIT=16'h4000;
  LUT2 n743_s12 (
    .F(n743_16),
    .I0(n830_34),
    .I1(w_pos_x[6]) 
);
defparam n743_s12.INIT=4'h4;
  LUT4 n743_s13 (
    .F(n743_17),
    .I0(n553_30),
    .I1(w_pos_x[3]),
    .I2(ff_next_vram5_3_9),
    .I3(w_pos_x[4]) 
);
defparam n743_s13.INIT=16'h0777;
  LUT4 n743_s14 (
    .F(n743_18),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_next_vram2_7_9),
    .I2(n2017_9),
    .I3(ff_pos_x[2]) 
);
defparam n743_s14.INIT=16'h0777;
  LUT4 n744_s10 (
    .F(n744_14),
    .I0(w_pos_x[5]),
    .I1(n830_34),
    .I2(n744_18),
    .I3(n744_16) 
);
defparam n744_s10.INIT=16'h000D;
  LUT4 n745_s10 (
    .F(n745_14),
    .I0(n1493_15),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n1846_102) 
);
defparam n745_s10.INIT=16'h0FBB;
  LUT4 n745_s11 (
    .F(n745_15),
    .I0(w_pos_x[4]),
    .I1(ff_pos_x[0]),
    .I2(n1493_15),
    .I3(w_screen_mode[3]) 
);
defparam n745_s11.INIT=16'hCA00;
  LUT3 n745_s12 (
    .F(n745_16),
    .I0(n1846_105),
    .I1(n2017_7),
    .I2(n732_25) 
);
defparam n745_s12.INIT=8'h10;
  LUT4 n745_s13 (
    .F(n745_17),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_screen_mode_3_5),
    .I2(n2017_9),
    .I3(w_pattern_name_t12_pre[4]) 
);
defparam n745_s13.INIT=16'h0777;
  LUT3 n746_s10 (
    .F(n746_14),
    .I0(n2017_9),
    .I1(n1846_102),
    .I2(w_pos_x[3]) 
);
defparam n746_s10.INIT=8'h40;
  LUT3 n746_s11 (
    .F(n746_15),
    .I0(n1493_15),
    .I1(n1846_102),
    .I2(ff_pos_x[0]) 
);
defparam n746_s11.INIT=8'h10;
  LUT4 n746_s12 (
    .F(n746_16),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_screen_mode_3_5),
    .I2(n2017_9),
    .I3(w_pattern_name_t12_pre[3]) 
);
defparam n746_s12.INIT=16'h0777;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h0332;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(n553_30),
    .I1(w_screen_mode[3]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram3_7_s6.INIT=16'h0A03;
  LUT2 ff_next_vram5_3_s5 (
    .F(ff_next_vram5_3_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam ff_next_vram5_3_s5.INIT=4'h1;
  LUT4 n547_s6 (
    .F(n547_11),
    .I0(ff_next_vram5_3_10),
    .I1(w_screen_mode_3_4),
    .I2(n547_15),
    .I3(n547_17) 
);
defparam n547_s6.INIT=16'h000D;
  LUT3 n1481_s6 (
    .F(n1481_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s6.INIT=8'hCA;
  LUT3 n1482_s5 (
    .F(n1482_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1482_s5.INIT=8'hAC;
  LUT3 n1483_s5 (
    .F(n1483_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1483_s5.INIT=8'hAC;
  LUT3 n1492_s8 (
    .F(n1492_11),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1492_s8.INIT=8'hCA;
  LUT3 n1493_s9 (
    .F(n1493_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1493_s9.INIT=8'h10;
  LUT3 n1493_s10 (
    .F(n1493_13),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1493_s10.INIT=8'hCA;
  LUT3 n1494_s7 (
    .F(n1494_10),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1494_s7.INIT=8'hAC;
  LUT3 n1495_s8 (
    .F(n1495_11),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1495_s8.INIT=8'hAC;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'hCA;
  LUT3 n1497_s4 (
    .F(n1497_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1497_s4.INIT=8'hCA;
  LUT3 n1498_s4 (
    .F(n1498_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1498_s4.INIT=8'hAC;
  LUT3 n1499_s4 (
    .F(n1499_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1499_s4.INIT=8'hAC;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1508_s5.INIT=8'hCA;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s6.INIT=8'hAC;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s5.INIT=8'hAC;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1510_s5.INIT=8'hAC;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1511_s5.INIT=8'hAC;
  LUT3 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1516_s5.INIT=8'h53;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1517_s5.INIT=8'hAC;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1518_s5.INIT=8'hAC;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1519_s5.INIT=8'h53;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT3 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s6.INIT=8'hCA;
  LUT3 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s5.INIT=8'h35;
  LUT3 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1525_s6.INIT=8'hAC;
  LUT3 n1526_s5 (
    .F(n1526_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1526_s5.INIT=8'h53;
  LUT3 n1526_s6 (
    .F(n1526_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1526_s6.INIT=8'h53;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1527_s5.INIT=8'h53;
  LUT3 n1527_s6 (
    .F(n1527_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1527_s6.INIT=8'h53;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s4.INIT=8'h35;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'hCA;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1534_s4.INIT=8'h53;
  LUT3 n1535_s4 (
    .F(n1535_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1535_s4.INIT=8'hAC;
  LUT4 n830_s27 (
    .F(n830_35),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n830_s27.INIT=16'h0332;
  LUT2 n1099_s20 (
    .F(n1099_24),
    .I0(ff_next_vram2_7_9),
    .I1(reg_backdrop_color[7]) 
);
defparam n1099_s20.INIT=4'h8;
  LUT2 n1099_s21 (
    .F(n1099_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1099_s21.INIT=4'h1;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0001;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0100;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 n730_s15 (
    .F(n730_19),
    .I0(ff_phase[1]),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n553_30),
    .I3(n731_15) 
);
defparam n730_s15.INIT=16'hF400;
  LUT4 n734_s17 (
    .F(n734_21),
    .I0(n553_30),
    .I1(n731_15),
    .I2(reg_pattern_name_table_base[11]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n734_s17.INIT=16'h8000;
  LUT2 n735_s15 (
    .F(n735_19),
    .I0(n553_30),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n735_s15.INIT=4'h4;
  LUT4 n735_s16 (
    .F(n735_20),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(w_screen_mode_3_4),
    .I2(w_screen_mode_3_3),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n735_s16.INIT=16'hBF00;
  LUT2 n735_s17 (
    .F(n735_21),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n735_s17.INIT=4'h8;
  LUT4 n736_s13 (
    .F(n736_17),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n736_s13.INIT=16'h0110;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n553_30),
    .I2(w_screen_mode_3_4),
    .I3(w_sprite_mode2_4) 
);
defparam n736_s14.INIT=16'h0D00;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(reg_screen_mode[4]),
    .I1(n736_17),
    .I2(reg_color_table_base[9]),
    .I3(w_screen_mode_3_5) 
);
defparam n737_s15.INIT=16'h00BF;
  LUT3 n738_s15 (
    .F(n738_19),
    .I0(reg_screen_mode[4]),
    .I1(n736_17),
    .I2(reg_color_table_base[8]) 
);
defparam n738_s15.INIT=8'h40;
  LUT3 n739_s15 (
    .F(n739_19),
    .I0(reg_screen_mode[4]),
    .I1(n736_17),
    .I2(reg_color_table_base[7]) 
);
defparam n739_s15.INIT=8'h40;
  LUT4 n739_s16 (
    .F(n739_20),
    .I0(w_screen_mode_3_4),
    .I1(w_screen_mode_3_3),
    .I2(w_pattern_name_t12_pre[10]),
    .I3(reg_color_table_base[8]) 
);
defparam n739_s16.INIT=16'h8000;
  LUT4 n740_s16 (
    .F(n740_20),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram2_7_9),
    .I2(n553_30),
    .I3(w_pos_x[6]) 
);
defparam n740_s16.INIT=16'h0777;
  LUT3 n740_s17 (
    .F(n740_21),
    .I0(reg_screen_mode[4]),
    .I1(n736_17),
    .I2(reg_color_table_base[6]) 
);
defparam n740_s17.INIT=8'h40;
  LUT4 n740_s18 (
    .F(n740_22),
    .I0(w_screen_mode_3_4),
    .I1(w_screen_mode_3_3),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(reg_color_table_base[7]) 
);
defparam n740_s18.INIT=16'h8000;
  LUT2 n744_s12 (
    .F(n744_16),
    .I0(ff_next_vram2_7_9),
    .I1(ff_pos_x[2]) 
);
defparam n744_s12.INIT=4'h8;
  LUT4 n1493_s11 (
    .F(n1493_15),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n1493_12),
    .I3(ff_next_vram4_7_8) 
);
defparam n1493_s11.INIT=16'h008F;
  LUT3 n547_s9 (
    .F(n547_15),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam n547_s9.INIT=8'h01;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_13),
    .I0(ff_phase[1]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_next_vram3_7_10),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_7_s7.INIT=16'h00B0;
  LUT4 n732_s16 (
    .F(n732_21),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n732_23),
    .I3(n732_19) 
);
defparam n732_s16.INIT=16'h007F;
  LUT4 n732_s17 (
    .F(n732_23),
    .I0(n553_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n732_s17.INIT=16'h0200;
  LUT4 n1801_s4 (
    .F(n1801_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1801_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n733_s14 (
    .F(n733_19),
    .I0(n730_22),
    .I1(n730_14),
    .I2(n730_24),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n733_s14.INIT=16'hFE00;
  LUT4 n731_s14 (
    .F(n731_19),
    .I0(n730_22),
    .I1(n730_14),
    .I2(n730_24),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n731_s14.INIT=16'hFE00;
  LUT4 n547_s10 (
    .F(n547_17),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n547_s10.INIT=16'h0007;
  LUT3 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3) 
);
defparam ff_next_vram6_7_s6.INIT=8'h70;
  LUT4 ff_next_vram0_7_s6 (
    .F(ff_next_vram0_7_12),
    .I0(ff_phase[2]),
    .I1(n440_5),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s6.INIT=16'h0004;
  LUT3 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(ff_next_vram3_7_9),
    .I1(ff_phase[2]),
    .I2(n440_5) 
);
defparam ff_next_vram7_7_s4.INIT=8'h20;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_12),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s6.INIT=16'h0100;
  LUT3 n547_s11 (
    .F(n547_19),
    .I0(n547_15),
    .I1(reg_screen_mode[4]),
    .I2(n736_17) 
);
defparam n547_s11.INIT=8'h45;
  LUT3 n735_s18 (
    .F(n735_23),
    .I0(reg_screen_mode[4]),
    .I1(n736_17),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n735_s18.INIT=8'h40;
  LUT3 n734_s18 (
    .F(n734_23),
    .I0(reg_screen_mode[4]),
    .I1(n736_17),
    .I2(w_pixel_pos_y_Z[7]) 
);
defparam n734_s18.INIT=8'h40;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_state_1_7),
    .I2(n180_8),
    .I3(ff_pos_x[4]) 
);
defparam n180_s4.INIT=16'h0770;
  LUT3 n181_s4 (
    .F(n181_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_state_1_7),
    .I2(n181_8) 
);
defparam n181_s4.INIT=8'h07;
  LUT4 n183_s3 (
    .F(n183_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_state_1_7),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n183_s3.INIT=16'h0770;
  LUT4 n736_s16 (
    .F(n736_21),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n736_s16.INIT=16'h0100;
  LUT3 n742_s14 (
    .F(n742_19),
    .I0(n553_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n742_s14.INIT=8'h02;
  LUT3 n732_s18 (
    .F(n732_25),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n732_s18.INIT=8'h01;
  LUT4 n1102_s18 (
    .F(n1102_23),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1102_s18.INIT=16'h0700;
  LUT4 n1100_s18 (
    .F(n1100_23),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1100_s18.INIT=16'h0700;
  LUT4 n730_s17 (
    .F(n730_22),
    .I0(w_screen_mode_3_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n730_s17.INIT=16'h2000;
  LUT4 n1106_s20 (
    .F(n1106_25),
    .I0(reg_backdrop_color[0]),
    .I1(ff_next_vram2_7_9),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1106_s20.INIT=16'h0700;
  LUT3 n735_s19 (
    .F(n735_25),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n735_s19.INIT=8'h40;
  LUT3 n1105_s20 (
    .F(n1105_25),
    .I0(n1105_21),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n1105_s20.INIT=8'h20;
  LUT4 n1485_s7 (
    .F(n1485_11),
    .I0(n1481_7),
    .I1(reg_screen_mode[2]),
    .I2(n2017_7),
    .I3(reg_backdrop_color[2]) 
);
defparam n1485_s7.INIT=16'h4500;
  LUT4 n740_s19 (
    .F(n740_24),
    .I0(w_pos_x[7]),
    .I1(reg_screen_mode[2]),
    .I2(n2017_7),
    .I3(n740_20) 
);
defparam n740_s19.INIT=16'hDF00;
  LUT3 n1476_s24 (
    .F(n1476_29),
    .I0(reg_screen_mode[2]),
    .I1(n2017_7),
    .I2(reg_backdrop_color[3]) 
);
defparam n1476_s24.INIT=8'hB0;
  LUT4 n1492_s9 (
    .F(n1492_13),
    .I0(reg_screen_mode[2]),
    .I1(n2017_7),
    .I2(n1481_7),
    .I3(reg_backdrop_color[3]) 
);
defparam n1492_s9.INIT=16'h0B00;
  LUT4 n2017_s5 (
    .F(n2017_9),
    .I0(w_screen_mode_3_4),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n2017_s5.INIT=16'h0200;
  LUT4 n740_s20 (
    .F(n740_26),
    .I0(w_screen_mode[3]),
    .I1(n2017_7),
    .I2(n553_30),
    .I3(ff_next_vram2_7_9) 
);
defparam n740_s20.INIT=16'h0001;
  LUT4 n744_s13 (
    .F(n744_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3),
    .I3(ff_pos_x[1]) 
);
defparam n744_s13.INIT=16'h4000;
  LUT4 n738_s17 (
    .F(n738_22),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3),
    .I3(reg_color_table_base[9]) 
);
defparam n738_s17.INIT=16'h4000;
  LUT4 n1500_s6 (
    .F(n1500_10),
    .I0(w_sprite_mode2_4),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(ff_next_vram1[5]) 
);
defparam n1500_s6.INIT=16'h7500;
  LUT4 n730_s18 (
    .F(n730_24),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_3),
    .I3(n741_19) 
);
defparam n730_s18.INIT=16'h4000;
  LUT3 n1472_s24 (
    .F(n1472_33),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_sprite_mode2_4) 
);
defparam n1472_s24.INIT=8'hB0;
  LUT4 w_screen_mode_3_s3 (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_screen_mode_3_5) 
);
defparam w_screen_mode_3_s3.INIT=16'hFF20;
  LUT4 n1099_s22 (
    .F(n1099_27),
    .I0(n805_9),
    .I1(w_screen_mode[3]),
    .I2(n830_34),
    .I3(n1099_22) 
);
defparam n1099_s22.INIT=16'h7500;
  LUT4 n1099_s23 (
    .F(n1099_29),
    .I0(ff_next_vram2[7]),
    .I1(w_screen_mode[3]),
    .I2(n830_34),
    .I3(n1099_21) 
);
defparam n1099_s23.INIT=16'h7500;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(ff_next_vram6_7_11),
    .I1(w_screen_mode[3]),
    .I2(n830_34),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_3_s5.INIT=16'h1000;
  LUT4 n830_s28 (
    .F(n830_37),
    .I0(n830_30),
    .I1(w_screen_mode[3]),
    .I2(n830_34),
    .I3(n830_32) 
);
defparam n830_s28.INIT=16'h8AFF;
  LUT4 n1523_s5 (
    .F(n1523_9),
    .I0(ff_pattern6[4]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1523_s5.INIT=16'hE000;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(ff_pattern6[5]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1522_s5.INIT=16'hE000;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(ff_pattern6[6]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1521_s5.INIT=16'hE000;
  LUT4 n1520_s5 (
    .F(n1520_9),
    .I0(ff_pattern6[7]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1520_s5.INIT=16'hE000;
  LUT4 n1515_s5 (
    .F(n1515_9),
    .I0(ff_pattern5[4]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1515_s5.INIT=16'hE000;
  LUT4 n1514_s5 (
    .F(n1514_9),
    .I0(ff_pattern5[5]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1514_s5.INIT=16'hE000;
  LUT4 n1513_s5 (
    .F(n1513_9),
    .I0(ff_pattern5[6]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1513_s5.INIT=16'hE000;
  LUT4 n1512_s5 (
    .F(n1512_9),
    .I0(ff_pattern5[7]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1512_s5.INIT=16'hE000;
  LUT4 n1507_s5 (
    .F(n1507_9),
    .I0(ff_pattern4[4]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1507_s5.INIT=16'hE000;
  LUT4 n1506_s5 (
    .F(n1506_9),
    .I0(ff_pattern4[5]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1506_s5.INIT=16'hE000;
  LUT4 n1505_s5 (
    .F(n1505_9),
    .I0(ff_pattern4[6]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1505_s5.INIT=16'hE000;
  LUT4 n1504_s5 (
    .F(n1504_9),
    .I0(ff_pattern4[7]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1504_s5.INIT=16'hE000;
  LUT4 n1500_s7 (
    .F(n1500_12),
    .I0(n1480_8),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(ff_pattern3[3]) 
);
defparam n1500_s7.INIT=16'h4000;
  LUT3 n1495_s9 (
    .F(n1495_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1495_s9.INIT=8'h70;
  LUT4 n1495_s10 (
    .F(n1495_15),
    .I0(ff_pattern2[0]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1495_s10.INIT=16'hE000;
  LUT4 n1494_s8 (
    .F(n1494_12),
    .I0(ff_pattern2[1]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1494_s8.INIT=16'hE000;
  LUT4 n1493_s12 (
    .F(n1493_17),
    .I0(ff_pattern2[2]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1493_s12.INIT=16'hE000;
  LUT4 n1492_s10 (
    .F(n1492_15),
    .I0(ff_pattern2[3]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1492_s10.INIT=16'hE000;
  LUT4 n1491_s5 (
    .F(n1491_9),
    .I0(ff_pattern2[4]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1491_s5.INIT=16'hE000;
  LUT4 n1490_s5 (
    .F(n1490_9),
    .I0(ff_pattern2[5]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1490_s5.INIT=16'hE000;
  LUT3 n1489_s6 (
    .F(n1489_10),
    .I0(n1481_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1489_s6.INIT=8'h15;
  LUT4 n1489_s7 (
    .F(n1489_12),
    .I0(ff_pattern2[6]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1489_s7.INIT=16'hE000;
  LUT4 n1488_s5 (
    .F(n1488_9),
    .I0(ff_pattern2[7]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1488_s5.INIT=16'hE000;
  LUT3 n1486_s7 (
    .F(n1486_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1486_s7.INIT=8'h70;
  LUT4 n1486_s8 (
    .F(n1486_13),
    .I0(ff_pattern1[1]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1486_s8.INIT=16'hE000;
  LUT4 n1485_s8 (
    .F(n1485_13),
    .I0(ff_pattern1[2]),
    .I1(n1480_8),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1485_s8.INIT=16'hE000;
  LUT3 n1484_s8 (
    .F(n1484_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1480_8) 
);
defparam n1484_s8.INIT=8'h80;
  LUT3 n1483_s6 (
    .F(n1483_10),
    .I0(n1475_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1483_s6.INIT=8'h15;
  LUT3 n1482_s6 (
    .F(n1482_10),
    .I0(n1474_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1482_s6.INIT=8'h15;
  LUT3 n1480_s6 (
    .F(n1480_10),
    .I0(n1472_31),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1480_s6.INIT=8'h15;
  LUT4 n1535_s5 (
    .F(n1535_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1535_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s5.INIT=16'hCAAA;
  LUT4 n1534_s5 (
    .F(n1534_9),
    .I0(reg_backdrop_color[1]),
    .I1(n1534_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1534_s5.INIT=16'hCAAA;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(n1501_7),
    .I1(n1533_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s5.INIT=16'hCAAA;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(n1532_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_13) 
);
defparam n1532_s5.INIT=16'hFF40;
  LUT4 n1527_s7 (
    .F(n1527_11),
    .I0(reg_backdrop_color[0]),
    .I1(n1527_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1527_s7.INIT=16'hCAAA;
  LUT4 n1526_s7 (
    .F(n1526_11),
    .I0(reg_backdrop_color[1]),
    .I1(n1526_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1526_s7.INIT=16'hCAAA;
  LUT4 n1525_s7 (
    .F(n1525_11),
    .I0(n1501_7),
    .I1(n1525_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1525_s7.INIT=16'hCAAA;
  LUT4 n1524_s7 (
    .F(n1524_11),
    .I0(n1524_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_13) 
);
defparam n1524_s7.INIT=16'hFF80;
  LUT4 n1519_s6 (
    .F(n1519_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1519_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1519_s6.INIT=16'hCAAA;
  LUT4 n1518_s6 (
    .F(n1518_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1518_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1518_s6.INIT=16'hCAAA;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1501_7),
    .I1(n1517_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s6.INIT=16'hCAAA;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(n1516_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_13) 
);
defparam n1516_s6.INIT=16'hFF80;
  LUT4 n1511_s6 (
    .F(n1511_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1511_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1511_s6.INIT=16'hCAAA;
  LUT4 n1510_s6 (
    .F(n1510_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1510_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1510_s6.INIT=16'hCAAA;
  LUT4 n1509_s6 (
    .F(n1509_10),
    .I0(n1501_7),
    .I1(n1509_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s6.INIT=16'hCAAA;
  LUT4 n1508_s7 (
    .F(n1508_11),
    .I0(n1508_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1492_13) 
);
defparam n1508_s7.INIT=16'hFF80;
  LUT4 n1481_s7 (
    .F(n1481_11),
    .I0(n1481_5),
    .I1(n1481_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1481_s7.INIT=16'hC555;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam ff_pos_x_5_s8.INIT=16'h4555;
  LUT4 n1503_s4 (
    .F(n1503_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1503_s4.INIT=16'hBF00;
  LUT4 n1502_s4 (
    .F(n1502_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1502_s4.INIT=16'hBF00;
  LUT4 n1501_s5 (
    .F(n1501_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1501_s5.INIT=16'hBF00;
  LUT4 n1495_s11 (
    .F(n1495_17),
    .I0(n1495_10),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1495_s11.INIT=16'h2000;
  LUT4 n1494_s9 (
    .F(n1494_14),
    .I0(n1494_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1494_s9.INIT=16'h2000;
  LUT4 n1493_s13 (
    .F(n1493_19),
    .I0(n1493_10),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1493_s13.INIT=16'h2000;
  LUT4 n1492_s11 (
    .F(n1492_17),
    .I0(n1492_10),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1492_s11.INIT=16'h2000;
  LUT4 n1487_s6 (
    .F(n1487_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern1[0]) 
);
defparam n1487_s6.INIT=16'h00BF;
  LUT4 n1486_s9 (
    .F(n1486_15),
    .I0(n1486_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1486_s9.INIT=16'h2000;
  LUT4 n1485_s9 (
    .F(n1485_15),
    .I0(n1485_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1485_s9.INIT=16'h2000;
  LUT4 n184_s6 (
    .F(n184_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n184_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 n730_s20 (
    .F(n730_27),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n730_s20.INIT=16'h9600;
  LUT4 n730_s21 (
    .F(n730_29),
    .I0(n730_27),
    .I1(ff_blink_base[0]),
    .I2(ff_interleaving_page),
    .I3(reg_interleaving_mode) 
);
defparam n730_s21.INIT=16'h4055;
  LUT3 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(n833_27),
    .I1(w_screen_mode_3_5),
    .I2(ff_next_vram0_7_12) 
);
defparam ff_next_vram4_3_s5.INIT=8'h10;
  LUT3 ff_next_vram6_7_s7 (
    .F(ff_next_vram6_7_13),
    .I0(ff_next_vram6_7_11),
    .I1(w_screen_mode_3_5),
    .I2(ff_next_vram0_7_12) 
);
defparam ff_next_vram6_7_s7.INIT=8'h10;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_screen_h_in_active_11),
    .I2(ff_pos_x_5_14),
    .I3(ff_next_vram6_7_11) 
);
defparam n140_s5.INIT=16'h5011;
  LUT4 n733_s15 (
    .F(n733_21),
    .I0(w_screen_mode[3]),
    .I1(n830_34),
    .I2(n735_25),
    .I3(reg_color_table_base[13]) 
);
defparam n733_s15.INIT=16'h1000;
  LUT4 n731_s15 (
    .F(n731_21),
    .I0(w_screen_mode[3]),
    .I1(n830_34),
    .I2(n735_25),
    .I3(reg_color_table_base[15]) 
);
defparam n731_s15.INIT=16'h1000;
  LUT4 n1497_s5 (
    .F(n1497_9),
    .I0(n1481_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1497_5) 
);
defparam n1497_s5.INIT=16'hFF15;
  LUT4 n1529_s4 (
    .F(n1529_8),
    .I0(n1481_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1529_5) 
);
defparam n1529_s4.INIT=16'hFF15;
  LUT4 n1480_s7 (
    .F(n1480_12),
    .I0(n1472_31),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_6) 
);
defparam n1480_s7.INIT=16'hFF15;
  LUT4 n1496_s5 (
    .F(n1496_9),
    .I0(n1472_31),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1496_5) 
);
defparam n1496_s5.INIT=16'hFF15;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(n1472_31),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1528_5) 
);
defparam n1528_s4.INIT=16'hFF15;
  LUT4 n1482_s7 (
    .F(n1482_12),
    .I0(n1474_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1482_6) 
);
defparam n1482_s7.INIT=16'hFF15;
  LUT4 n1498_s5 (
    .F(n1498_9),
    .I0(n1474_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1498_5) 
);
defparam n1498_s5.INIT=16'hFF15;
  LUT4 n1530_s4 (
    .F(n1530_8),
    .I0(n1474_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1530_5) 
);
defparam n1530_s4.INIT=16'hFF15;
  LUT4 n1483_s7 (
    .F(n1483_12),
    .I0(n1475_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_6) 
);
defparam n1483_s7.INIT=16'hFF15;
  LUT4 n1499_s5 (
    .F(n1499_9),
    .I0(n1475_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1499_5) 
);
defparam n1499_s5.INIT=16'hFF15;
  LUT4 n1531_s4 (
    .F(n1531_8),
    .I0(n1475_30),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1531_5) 
);
defparam n1531_s4.INIT=16'hFF15;
  LUT3 n1802_s4 (
    .F(n1802_8),
    .I0(n2017_9),
    .I1(n2017_7),
    .I2(n1801_10) 
);
defparam n1802_s4.INIT=8'h0E;
  LUT4 n1798_s3 (
    .F(n1798_9),
    .I0(n1801_10),
    .I1(n2017_9),
    .I2(n2017_7),
    .I3(ff_pattern0[7]) 
);
defparam n1798_s3.INIT=16'h0100;
  LUT4 n1799_s3 (
    .F(n1799_9),
    .I0(n1801_10),
    .I1(n2017_9),
    .I2(n2017_7),
    .I3(ff_pattern0[6]) 
);
defparam n1799_s3.INIT=16'h0100;
  LUT4 n1800_s3 (
    .F(n1800_9),
    .I0(n1801_10),
    .I1(n2017_9),
    .I2(n2017_7),
    .I3(ff_pattern0[5]) 
);
defparam n1800_s3.INIT=16'h0100;
  LUT4 n1801_s5 (
    .F(n1801_12),
    .I0(n1801_10),
    .I1(n2017_9),
    .I2(n2017_7),
    .I3(ff_pattern0[4]) 
);
defparam n1801_s5.INIT=16'h0100;
  LUT4 n734_s19 (
    .F(n734_25),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n734_s19.INIT=16'h0100;
  LUT4 n734_s20 (
    .F(n734_27),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(reg_color_table_base[12]) 
);
defparam n734_s20.INIT=16'h4000;
  LUT4 n833_s22 (
    .F(n833_27),
    .I0(n2017_9),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n833_s22.INIT=16'h1055;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n547_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n745_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n746_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n830_37),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n831_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n832_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n835_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n836_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1125_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1126_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1127_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1128_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1129_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1130_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1099_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1101_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1102_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1105_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1106_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1109_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1111_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1113_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1114_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n837_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n839_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n840_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n843_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n844_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1119_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1120_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1121_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1122_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n855_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n856_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n857_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n859_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n860_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1133_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1134_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1480_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1481_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1482_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1483_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1484_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1485_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1486_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1487_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1488_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1489_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1491_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1492_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1493_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1494_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1495_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1496_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1497_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1498_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1499_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1500_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1501_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1504_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1508_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1509_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1510_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1516_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1518_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1519_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1524_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1525_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1526_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1527_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1528_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1529_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1530_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1531_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1534_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1535_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1474_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1475_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1478_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1479_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1753_3),
    .CLK(clk85m),
    .CE(n1754_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1798_9),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1799_9),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1800_9),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1801_12),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1802_5),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1804_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1805_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n319_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n314_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n314_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n811_s5 (
    .O(n811_9),
    .I0(n811_6),
    .I1(n811_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n812_s5 (
    .O(n812_9),
    .I0(n812_6),
    .I1(n812_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n843_s26 (
    .O(n843_30),
    .I0(n843_28),
    .I1(n827_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n844_s26 (
    .O(n844_30),
    .I0(n844_28),
    .I1(n828_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  n122_2,
  reg_sprite_magify,
  reg_sprite_16x16,
  n878_17,
  ff_next_vram6_7_11,
  reg_sprite_disable,
  w_screen_v_active,
  ff_screen_h_active,
  ff_pre_pixel_color_en_9,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n88_7,
  n88_10,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input n122_2;
input reg_sprite_magify;
input reg_sprite_16x16;
input n878_17;
input ff_next_vram6_7_11;
input reg_sprite_disable;
input w_screen_v_active;
input ff_screen_h_active;
input ff_pre_pixel_color_en_9;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n88_7;
output n88_10;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n79_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n319_8;
wire n88_8;
wire n78_8;
wire n77_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n88_12;
wire ff_selected_count_3_10;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire n88_14;
wire n319_10;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT4 n440_s1 (
    .F(n440_4),
    .I0(w_screen_pos_x[0]),
    .I1(n440_5),
    .I2(n440_6),
    .I3(ff_vram_valid_9) 
);
defparam n440_s1.INIT=16'h4000;
  LUT4 n438_s1 (
    .F(n438_4),
    .I0(w_screen_pos_x[0]),
    .I1(n122_2),
    .I2(n440_6),
    .I3(ff_vram_valid_9) 
);
defparam n438_s1.INIT=16'h4000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_10),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_count_3_10),
    .I1(n317_7),
    .I2(ff_selected_en_7),
    .I3(n327_9) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_select_finish_9),
    .I1(ff_selected_count_3_8),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(n878_17),
    .I1(ff_next_vram6_7_11),
    .I2(reg_sprite_disable) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT2 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]) 
);
defparam n440_s3.INIT=4'h8;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(ff_select_finish_10),
    .I2(ff_select_finish_11),
    .I3(ff_pre_pixel_color_en_9) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n88_8),
    .I1(ff_pre_pixel_color_en_9),
    .I2(ff_selected_en_8),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT4 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(w_selected_count[3]) 
);
defparam n319_s3.INIT=16'h807F;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_selected_count[2]),
    .I1(w_sprite_mode2),
    .I2(w_selected_count[3]),
    .I3(ff_select_finish) 
);
defparam n88_s3.INIT=16'h000D;
  LUT4 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s3.INIT=16'h807F;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=16'hF331;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 n88_s6 (
    .F(n88_12),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n122_2) 
);
defparam n88_s6.INIT=16'h4000;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(w_screen_pos_x[0]) 
);
defparam ff_selected_count_3_s6.INIT=16'h8000;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT3 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n78_8) 
);
defparam n78_s4.INIT=8'h0B;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[0]) 
);
defparam n81_s3.INIT=8'h0B;
  LUT4 n88_s7 (
    .F(n88_14),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(n88_8),
    .I3(n88_12) 
);
defparam n88_s7.INIT=16'hF400;
  LUT4 n319_s4 (
    .F(n319_10),
    .I0(n878_17),
    .I1(ff_next_vram6_7_11),
    .I2(reg_sprite_disable),
    .I3(n319_8) 
);
defparam n319_s4.INIT=16'h0001;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(n878_17),
    .I2(ff_next_vram6_7_11),
    .I3(reg_sprite_disable) 
);
defparam n322_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_14),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  ff_vram_valid_9,
  n122_2,
  n878_17,
  reg_sprite_16x16,
  n258_11,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input ff_vram_valid_9;
input n122_2;
input n878_17;
input reg_sprite_16x16;
input n258_11;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire n1280_10;
wire n1473_9;
wire n1427_10;
wire n1424_11;
wire ff_vram_address_16_8;
wire ff_current_plane_2_15;
wire n1245_8;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(n1245_4),
    .I1(reg_display_on) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_vram_valid_7),
    .I2(ff_current_plane_2_11),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s5.INIT=16'hFFF8;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_active_9),
    .I1(ff_active_10),
    .I2(ff_active_11),
    .I3(n1245_4) 
);
defparam ff_active_s3.INIT=16'h8F88;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane_3_9),
    .I3(ff_current_plane[1]) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_3_9),
    .I3(ff_current_plane[2]) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane_3_9),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane[2]) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane_3_9),
    .I3(ff_current_plane[2]) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane_3_9),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane[2]) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(n122_2),
    .I2(ff_active) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(n1448_8),
    .I1(ff_selected_q[0]) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(n1448_8),
    .I1(ff_selected_q[1]) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(n1448_8),
    .I1(ff_selected_q[2]) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(n1448_8),
    .I1(ff_selected_q[14]) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(n1448_8),
    .I1(ff_selected_q[15]) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(n1448_8),
    .I1(ff_selected_q[16]) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(n1448_8),
    .I1(ff_selected_q[17]) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(n1448_8),
    .I1(ff_selected_q[18]) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(n1448_8),
    .I1(ff_selected_q[19]) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(n1448_8),
    .I1(reg_sprite_pattern_generator_table_base[11]) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(n1448_8),
    .I1(reg_sprite_pattern_generator_table_base[12]) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(n1448_8),
    .I1(reg_sprite_pattern_generator_table_base[13]) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(n1448_8),
    .I1(reg_sprite_pattern_generator_table_base[14]) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(n1448_8),
    .I1(reg_sprite_pattern_generator_table_base[15]) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(n1448_8),
    .I1(reg_sprite_pattern_generator_table_base[16]) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12) 
);
defparam n1426_s3.INIT=8'h06;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_12) 
);
defparam n1425_s3.INIT=16'h0078;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n258_11),
    .I1(n1245_8),
    .I2(ff_state_1_7),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_active_9),
    .I1(ff_current_plane_2_15),
    .I2(ff_state_1_7),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_11),
    .I1(n1245_4),
    .I2(n878_17) 
);
defparam ff_current_plane_2_s7.INIT=8'h74;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(n1424_9),
    .I1(w_selected_count[3]),
    .I2(ff_active_12),
    .I3(ff_active_13) 
);
defparam ff_active_s4.INIT=16'h0006;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(n878_17),
    .I1(ff_current_plane_2_15),
    .I2(ff_state_1_7),
    .I3(ff_active) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n122_2),
    .I3(ff_active) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_pos_x_Z_6) 
);
defparam n1245_s3.INIT=4'h4;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s7.INIT=16'h8778;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s8.INIT=16'hEB7D;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(n1245_4),
    .I1(reg_display_on),
    .I2(n878_17),
    .I3(ff_state[0]) 
);
defparam n1280_s4.INIT=16'h0007;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(ff_active_11),
    .I1(n1245_4),
    .I2(reg_display_on) 
);
defparam n1473_s3.INIT=8'h40;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(ff_active_11),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1427_s4.INIT=16'h4045;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(ff_active_11),
    .I1(n1245_4),
    .I2(n878_17),
    .I3(n1424_9) 
);
defparam n1424_s5.INIT=16'h008B;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(ff_active_11),
    .I1(n1245_4),
    .I2(n878_17),
    .I3(ff_vram_valid_7) 
);
defparam ff_vram_address_16_s4.INIT=16'h74FF;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_15),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_current_plane_2_s9.INIT=16'h7000;
  LUT4 n1245_s4 (
    .F(n1245_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(w_screen_pos_x_Z_4),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n1245_s4.INIT=16'h8000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  ff_active_d1,
  ff_read_color_13,
  n960_40,
  reg_sprite_16x16,
  ff_vram_valid_7,
  reg_color0_opaque,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n878_19,
  ff_pre_pixel_color_en_9,
  n1177_8,
  n1177_10,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input ff_active_d1;
input ff_read_color_13;
input n960_40;
input reg_sprite_16x16;
input ff_vram_valid_7;
input reg_color0_opaque;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [3:0] ff_status_register_pointer;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n878_19;
output ff_pre_pixel_color_en_9;
output n1177_8;
output n1177_10;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire n1152_7;
wire n1143_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n878_20;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n223_5;
wire n215_5;
wire n538_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1142_8;
wire n1141_8;
wire n889_8;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_13;
wire n1009_14;
wire n1009_15;
wire n1141_10;
wire n1142_10;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_10;
wire n1151_10;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_15;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(ff_state_1_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(n878_20) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT3 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6) 
);
defparam n1009_s0.INIT=8'h10;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(n223_5),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(n223_5),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n223_5),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(n223_5),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(n215_5),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(n215_5),
    .I3(w_makeup_plane[2]) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n215_5),
    .I3(w_makeup_plane[2]) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(n215_5),
    .I3(w_makeup_plane[0]) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(n538_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(n538_5),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(n538_5),
    .I3(w_makeup_plane[2]) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n538_5),
    .I3(w_makeup_plane[2]) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n538_5) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_5) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(n538_5),
    .I3(w_makeup_plane[0]) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(n733_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(n733_5),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(n733_5),
    .I3(w_makeup_plane[2]) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n733_5),
    .I3(w_makeup_plane[2]) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(n733_5),
    .I3(w_makeup_plane[0]) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(n1141_8),
    .I1(w_screen_pos_x_Z[10]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(ff_sprite_collision_7),
    .I1(n1141_8),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1139_s2.INIT=16'h4000;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT2 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8) 
);
defparam n889_s2.INIT=4'h4;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n878_s15.INIT=16'h8000;
  LUT3 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n878_s16.INIT=8'h80;
  LUT3 n878_s17 (
    .F(n878_20),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n878_s17.INIT=8'h80;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_445),
    .I2(n1009_7),
    .I3(n1009_8) 
);
defparam n1009_s1.INIT=16'h0053;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_443),
    .I2(n1009_8),
    .I3(n1009_7) 
);
defparam n1009_s2.INIT=16'h5030;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11),
    .I3(n1009_12) 
);
defparam n1009_s3.INIT=16'h0100;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_pre_pixel_color_en_9),
    .I3(ff_active_d1) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_pre_pixel_color_en_9),
    .I2(ff_state[1]),
    .I3(ff_active_d1) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_5),
    .I0(ff_pre_pixel_color_en_9),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_active_d1) 
);
defparam n538_s2.INIT=16'h8000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_pre_pixel_color_en_9),
    .I3(ff_active_d1) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_pre_pixel_color_en_s4 (
    .F(ff_pre_pixel_color_en_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pre_pixel_color_en_s4.INIT=16'h0100;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_read_color_13),
    .I1(n960_40) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'hB0;
  LUT4 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s3.INIT=16'h807F;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1142_s3 (
    .F(n1142_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s3.INIT=16'hE01F;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT4 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n889_s3.INIT=16'h7F80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT3 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s4.INIT=8'hCA;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'h35;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(w_color_4[7]),
    .I1(w_offset_x[6]),
    .I2(n1009_13),
    .I3(w_offset_x[5]) 
);
defparam n1009_s6.INIT=16'h00EF;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_14),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[5]) 
);
defparam n1009_s7.INIT=16'h7F00;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify),
    .I2(w_offset_x[3]) 
);
defparam n1009_s8.INIT=8'h10;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(n1009_15),
    .I1(ff_vram_valid_7),
    .I2(n923_2),
    .I3(ff_active) 
);
defparam n1009_s9.INIT=16'h4000;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT3 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color_en_9),
    .I1(w_sprite_collision),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=8'h10;
  LUT3 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[7]),
    .I1(w_offset_x[8]),
    .I2(n965_9) 
);
defparam n1009_s10.INIT=8'h10;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(n965_9),
    .I1(w_offset_x[8]),
    .I2(w_offset_x[7]) 
);
defparam n1009_s11.INIT=8'h40;
  LUT3 n1009_s12 (
    .F(n1009_15),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]) 
);
defparam n1009_s12.INIT=8'h70;
  LUT4 n1177_s4 (
    .F(n1177_10),
    .I0(ff_read_color_13),
    .I1(n1177_8),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1177_s4.INIT=16'hFFF7;
  LUT4 n1141_s4 (
    .F(n1141_10),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(n1141_8),
    .I3(w_screen_pos_x_Z[10]) 
);
defparam n1141_s4.INIT=16'h0770;
  LUT3 n1142_s4 (
    .F(n1142_10),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(n1142_8) 
);
defparam n1142_s4.INIT=8'h07;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1145_s4.INIT=8'h07;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(n1150_8),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(n1150_8),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n1150_s4.INIT=16'h0770;
  LUT3 n1151_s4 (
    .F(n1151_10),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(n1151_8) 
);
defparam n1151_s4.INIT=8'h07;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n1154_s3.INIT=8'h07;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(ff_read_color_13),
    .I2(n960_40),
    .I3(n1177_10) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(ff_read_color_13),
    .I1(n960_40),
    .I2(ff_sprite_collision_8),
    .I3(n1177_10) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(n923_2),
    .I1(ff_active),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(n923_2),
    .I1(ff_active),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(ff_pre_pixel_color_en_9),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s7 (
    .F(ff_pre_pixel_color_en_15),
    .I0(n878_17),
    .I1(ff_pre_pixel_color_en_9),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s7.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(ff_pre_pixel_color_en_9) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(ff_pre_pixel_color_en_9) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(ff_pre_pixel_color_en_9) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(ff_pre_pixel_color_en_9) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(ff_pre_pixel_color_en_9) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_15),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_15),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_15),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_15),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s6 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s6.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  ff_state_1_7,
  n122_2,
  reg_sprite_magify,
  reg_sprite_16x16,
  ff_next_vram6_7_11,
  reg_sprite_disable,
  w_screen_v_active,
  reg_212lines_mode,
  reg_display_on,
  ff_reset_n2_1,
  n258_11,
  ff_read_color_13,
  n960_40,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n440_5,
  n88_7,
  n88_10,
  w_ic_vram_valid,
  n1245_6,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_18,
  n878_19,
  n1177_8,
  n1177_10,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input ff_state_1_7;
input n122_2;
input reg_sprite_magify;
input reg_sprite_16x16;
input ff_next_vram6_7_11;
input reg_sprite_disable;
input w_screen_v_active;
input reg_212lines_mode;
input reg_display_on;
input ff_reset_n2_1;
input n258_11;
input ff_read_color_13;
input n960_40;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n440_5;
output n88_7;
output n88_10;
output w_ic_vram_valid;
output n1245_6;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_18;
output n878_19;
output n1177_8;
output n1177_10;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire ff_screen_h_active_8;
wire n40_7;
wire n40_8;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire ff_pre_pixel_color_en_9;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_7) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(ff_state_1_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(n40_8) 
);
defparam n40_s2.INIT=16'h7FFF;
  LUT4 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=16'h000E;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(w_screen_pos_x_Z[11]) 
);
defparam n40_s3.INIT=8'h10;
  LUT4 w_sprite_mode2_s2 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s2.INIT=16'hDF00;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n122_2(n122_2),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_17(n878_17),
    .ff_next_vram6_7_11(ff_next_vram6_7_11),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .ff_pre_pixel_color_en_9(ff_pre_pixel_color_en_9),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_7(n88_7),
    .n88_10(n88_10),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n122_2(n122_2),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n258_11(n258_11),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_active_d1(ff_active_d1),
    .ff_read_color_13(ff_read_color_13),
    .n960_40(n960_40),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .ff_pre_pixel_color_en_9(ff_pre_pixel_color_en_9),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  ff_h_en_10,
  reg_50hz_mode,
  n1061_17,
  reg_interlace_mode,
  reg_display_on,
  n517_4,
  reg_left_mask,
  n1851_105,
  n1846_102,
  n1846_105,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  ff_read_color_13,
  n960_40,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  n78_3,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_13,
  n162_8,
  w_h_count_end_15,
  ff_v_active_7,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n122_2,
  n553_30,
  w_screen_mode_3_3,
  n2017_4,
  n2017_5,
  n1501_7,
  ff_next_vram2_7_9,
  ff_next_vram5_3_9,
  n2017_7,
  n1493_15,
  ff_next_vram6_7_11,
  n2017_9,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_19,
  n1177_8,
  n1177_10,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input ff_h_en_10;
input reg_50hz_mode;
input n1061_17;
input reg_interlace_mode;
input reg_display_on;
input n517_4;
input reg_left_mask;
input n1851_105;
input n1846_102;
input n1846_105;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input ff_read_color_13;
input n960_40;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output n78_3;
output w_h_count_end;
output w_h_count_end_12;
output w_h_count_end_13;
output n162_8;
output w_h_count_end_15;
output ff_v_active_7;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n122_2;
output n553_30;
output w_screen_mode_3_3;
output n2017_4;
output n2017_5;
output n1501_7;
output ff_next_vram2_7_9;
output ff_next_vram5_3_9;
output n2017_7;
output n1493_15;
output ff_next_vram6_7_11;
output n2017_9;
output ff_vram_valid;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_19;
output n1177_8;
output n1177_10;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n258_11;
wire w_sprite_mode2_4;
wire n440_5;
wire n88_7;
wire n88_10;
wire n1245_6;
wire n878_18;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .ff_h_en_10(ff_h_en_10),
    .reg_50hz_mode(reg_50hz_mode),
    .n1061_17(n1061_17),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .n78_3(n78_3),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .n162_8(n162_8),
    .w_h_count_end_15(w_h_count_end_15),
    .ff_v_active_7(ff_v_active_7),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .n517_4(n517_4),
    .w_screen_v_active(w_screen_v_active),
    .n878_18(n878_18),
    .n88_7(n88_7),
    .reg_left_mask(reg_left_mask),
    .n440_5(n440_5),
    .n878_19(n878_19),
    .n88_10(n88_10),
    .n1245_6(n1245_6),
    .ff_interleaving_page(ff_interleaving_page),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1851_105(n1851_105),
    .n1846_102(n1846_102),
    .n1846_105(n1846_105),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n122_2(n122_2),
    .n553_30(n553_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2017_4(n2017_4),
    .n2017_5(n2017_5),
    .n1501_7(n1501_7),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .ff_next_vram5_3_9(ff_next_vram5_3_9),
    .n258_11(n258_11),
    .n2017_7(n2017_7),
    .n1493_15(n1493_15),
    .ff_next_vram6_7_11(ff_next_vram6_7_11),
    .n2017_9(n2017_9),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .n122_2(n122_2),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_next_vram6_7_11(ff_next_vram6_7_11),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n258_11(n258_11),
    .ff_read_color_13(ff_read_color_13),
    .n960_40(n960_40),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_7(n88_7),
    .n88_10(n88_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_6(n1245_6),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_pulse1,
  n369_8,
  ff_vram_wdata_mask_3_6,
  w_command_vram_rdata_en,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_pulse1;
input n369_8;
input ff_vram_wdata_mask_3_6;
input w_command_vram_rdata_en;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_13;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5860_10;
wire n5860_11;
wire n5860_12;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_5;
wire n5866_6;
wire n5866_7;
wire n5867_6;
wire n5867_7;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5870_8;
wire n5871_5;
wire n5871_7;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5873_7;
wire n5873_8;
wire n5874_6;
wire n5874_7;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_7;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5880_7;
wire n5880_8;
wire n5881_5;
wire n5881_6;
wire n5881_7;
wire n5881_8;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5884_7;
wire n5884_8;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_7;
wire n5888_5;
wire n5888_6;
wire n5888_8;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5894_7;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_7;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_10;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_12;
wire ff_cache1_address_16_11;
wire ff_cache2_address_16_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_12;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache1_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_14;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire ff_vram_address_16_16;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_14;
wire n6693_14;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5643_10;
wire n5625_9;
wire n5851_14;
wire n5851_17;
wire n5851_18;
wire n5851_19;
wire n5852_14;
wire n5852_18;
wire n5853_14;
wire n5853_18;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5854_16;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5858_16;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_9;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5866_15;
wire n5867_8;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5867_14;
wire n5868_7;
wire n5868_10;
wire n5868_11;
wire n5868_13;
wire n5869_9;
wire n5869_12;
wire n5869_13;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5870_14;
wire n5870_15;
wire n5870_16;
wire n5871_10;
wire n5871_12;
wire n5871_13;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5872_13;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5873_13;
wire n5873_14;
wire n5873_15;
wire n5873_16;
wire n5874_9;
wire n5874_10;
wire n5874_12;
wire n5874_15;
wire n5874_16;
wire n5875_7;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5875_13;
wire n5876_8;
wire n5876_9;
wire n5876_12;
wire n5876_14;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5877_14;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5879_13;
wire n5880_9;
wire n5880_10;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_15;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_12;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_9;
wire n5884_10;
wire n5884_12;
wire n5884_13;
wire n5885_8;
wire n5885_9;
wire n5885_12;
wire n5886_8;
wire n5886_10;
wire n5886_12;
wire n5886_13;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5887_16;
wire n5887_17;
wire n5888_9;
wire n5888_10;
wire n5888_12;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5888_16;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5889_12;
wire n5889_13;
wire n5890_8;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5890_14;
wire n5891_8;
wire n5891_9;
wire n5891_11;
wire n5891_12;
wire n5891_13;
wire n5891_14;
wire n5892_8;
wire n5892_9;
wire n5892_11;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5893_9;
wire n5893_11;
wire n5893_12;
wire n5893_14;
wire n5894_11;
wire n5894_12;
wire n5894_13;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_13;
wire n5896_7;
wire n5896_9;
wire n5896_11;
wire n5896_12;
wire n5897_9;
wire n5897_10;
wire n5897_13;
wire n5897_16;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_13;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_19;
wire n5899_20;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire ff_cache0_already_read_13;
wire ff_cache2_already_read_12;
wire ff_cache3_already_read_13;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire n6693_15;
wire n6693_16;
wire ff_vram_wdata_31_9;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_12;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_14;
wire ff_cache0_data_en_10;
wire ff_cache2_data_en_12;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_17;
wire ff_vram_address_16_18;
wire n6411_11;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n5851_22;
wire n5851_23;
wire n5851_24;
wire n5851_25;
wire n5851_26;
wire n5851_27;
wire n5852_19;
wire n5852_20;
wire n5852_21;
wire n5852_22;
wire n5852_23;
wire n5853_19;
wire n5853_20;
wire n5853_21;
wire n5853_22;
wire n5854_17;
wire n5854_18;
wire n5854_19;
wire n5855_17;
wire n5855_18;
wire n5855_19;
wire n5856_16;
wire n5856_17;
wire n5856_18;
wire n5856_19;
wire n5857_16;
wire n5857_17;
wire n5857_18;
wire n5857_19;
wire n5858_17;
wire n5859_17;
wire n5859_18;
wire n5859_19;
wire n5860_17;
wire n5861_17;
wire n5861_18;
wire n5861_19;
wire n5862_17;
wire n5862_18;
wire n5862_19;
wire n5863_17;
wire n5863_18;
wire n5863_19;
wire n5864_17;
wire n5864_18;
wire n5864_19;
wire n5865_17;
wire n5865_18;
wire n5865_19;
wire n5866_16;
wire n5866_17;
wire n5866_18;
wire n5867_16;
wire n5867_17;
wire n5868_14;
wire n5868_15;
wire n5868_16;
wire n5868_18;
wire n5868_19;
wire n5869_14;
wire n5869_16;
wire n5869_17;
wire n5870_17;
wire n5871_14;
wire n5871_15;
wire n5871_16;
wire n5871_17;
wire n5872_14;
wire n5872_15;
wire n5873_17;
wire n5873_18;
wire n5874_17;
wire n5874_18;
wire n5874_19;
wire n5874_20;
wire n5875_14;
wire n5875_15;
wire n5876_15;
wire n5876_16;
wire n5876_17;
wire n5877_15;
wire n5877_16;
wire n5878_13;
wire n5878_14;
wire n5878_15;
wire n5878_16;
wire n5879_14;
wire n5879_15;
wire n5880_15;
wire n5880_16;
wire n5881_16;
wire n5881_17;
wire n5882_14;
wire n5882_15;
wire n5882_16;
wire n5882_17;
wire n5883_13;
wire n5883_15;
wire n5883_16;
wire n5884_14;
wire n5884_15;
wire n5885_13;
wire n5885_14;
wire n5885_15;
wire n5885_16;
wire n5886_14;
wire n5886_15;
wire n5886_16;
wire n5887_18;
wire n5888_17;
wire n5889_14;
wire n5889_15;
wire n5889_16;
wire n5889_17;
wire n5890_15;
wire n5890_16;
wire n5890_17;
wire n5891_15;
wire n5891_16;
wire n5892_15;
wire n5892_16;
wire n5893_15;
wire n5893_16;
wire n5893_17;
wire n5894_15;
wire n5894_16;
wire n5894_17;
wire n5894_18;
wire n5895_14;
wire n5895_15;
wire n5895_16;
wire n5896_13;
wire n5896_14;
wire n5896_15;
wire n5897_17;
wire n5897_18;
wire n5899_21;
wire n5899_22;
wire n5900_20;
wire n5901_20;
wire ff_cache0_address_15_15;
wire ff_cache2_address_16_13;
wire ff_vram_address_16_20;
wire ff_vram_address_16_21;
wire n6695_18;
wire n6695_19;
wire n6695_20;
wire n6695_21;
wire n6695_22;
wire n5852_24;
wire n5852_25;
wire n5853_23;
wire n5853_24;
wire n5868_21;
wire n5896_18;
wire ff_cache2_data_en_14;
wire ff_cache3_already_read_15;
wire ff_cache2_already_read_15;
wire n5897_21;
wire n5896_20;
wire n5869_19;
wire n6411_13;
wire ff_cache_vram_rdata_en_14;
wire n6188_10;
wire ff_busy_11;
wire ff_vram_address_16_23;
wire ff_vram_wdata_31_11;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire ff_cache0_data_7_13;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire ff_cache0_data_15_13;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire ff_cache0_data_23_13;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache3_data_mask_3_17;
wire ff_cache3_data_31_16;
wire ff_cache2_data_31_14;
wire ff_cache1_data_31_17;
wire ff_cache0_data_31_14;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache1_data_31_19;
wire n5851_29;
wire n6694_13;
wire ff_cache0_data_mask_2_19;
wire n5022_10;
wire ff_cache3_data_mask_3_19;
wire ff_cache3_data_31_18;
wire ff_cache2_data_31_16;
wire ff_cache3_address_16_17;
wire n5890_20;
wire n5887_21;
wire ff_cache3_address_16_19;
wire ff_cache3_already_read_17;
wire n5851_31;
wire n5893_20;
wire n5886_19;
wire n5885_18;
wire n5871_19;
wire ff_cache2_already_read_19;
wire n5897_23;
wire ff_cache1_address_16_15;
wire ff_cache1_already_read_14;
wire n5897_25;
wire n5871_21;
wire n5866_21;
wire n6695_24;
wire ff_cache1_data_31_21;
wire n5887_23;
wire ff_cache3_data_31_20;
wire ff_cache0_address_15_17;
wire ff_cache0_address_15_19;
wire n5897_27;
wire n5888_20;
wire n5885_20;
wire n5876_20;
wire n5874_22;
wire n5869_21;
wire ff_cache0_already_read_15;
wire n5899_24;
wire n5884_18;
wire n5880_19;
wire ff_cache2_already_read_21;
wire ff_vram_address_16_25;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_31_23;
wire ff_cache0_already_read_17;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5883_18;
wire n5867_20;
wire n6695_26;
wire ff_cache2_data_mask_3_19;
wire n6693_18;
wire n5874_24;
wire n5851_33;
wire n6692_11;
wire n5901_23;
wire n5900_23;
wire n5898_25;
wire n5897_29;
wire n5896_22;
wire n5895_19;
wire n5894_21;
wire n5893_22;
wire n5892_19;
wire n5891_19;
wire n5890_22;
wire n5888_22;
wire n5887_25;
wire n5886_21;
wire n5884_20;
wire n5883_20;
wire n5881_20;
wire n5880_21;
wire n5877_19;
wire n5876_22;
wire n5872_18;
wire n5870_20;
wire n5869_23;
wire n5868_23;
wire n5867_22;
wire n5866_23;
wire n5860_20;
wire n5858_20;
wire n5854_22;
wire n5899_26;
wire n5853_26;
wire n5852_27;
wire n5897_31;
wire n5894_23;
wire n5892_21;
wire n5890_24;
wire n5881_22;
wire n5869_25;
wire n5868_25;
wire n5866_25;
wire ff_cache2_data_en_16;
wire n5894_25;
wire n5893_24;
wire n5882_19;
wire n5876_24;
wire n5874_26;
wire n5872_20;
wire n5868_27;
wire ff_cache3_data_en_12;
wire n5895_21;
wire n5894_27;
wire n5889_19;
wire n5886_23;
wire n5881_24;
wire n5874_28;
wire n5871_23;
wire n5867_24;
wire ff_vram_address_16_27;
wire n5894_29;
wire n5882_21;
wire n5869_27;
wire n5865_21;
wire n5864_21;
wire n5863_21;
wire n5862_21;
wire n5861_21;
wire n5859_21;
wire n5855_21;
wire n5853_28;
wire n5852_29;
wire n5851_35;
wire n5851_37;
wire n6693_20;
wire n5874_30;
wire n5853_30;
wire n5852_31;
wire n5898_27;
wire n5881_26;
wire n5853_32;
wire n5852_33;
wire ff_cache1_data_mask_3_21;
wire ff_cache1_data_en_12;
wire n6694_15;
wire ff_cache_vram_rdata_7_12;
wire n5870_22;
wire n5871_25;
wire n5876_26;
wire n5877_21;
wire n5887_27;
wire n5888_24;
wire n5891_21;
wire n5892_23;
wire n5893_26;
wire n5897_33;
wire ff_busy_13;
wire ff_cache0_address_15_21;
wire n5898_29;
wire ff_cache3_data_31_22;
wire ff_cache1_data_31_25;
wire ff_cache1_already_read_16;
wire ff_cache_vram_rdata_7_14;
wire ff_cache2_address_16_15;
wire ff_cache0_already_read_19;
wire n5866_27;
wire n5876_28;
wire n5877_23;
wire n5885_22;
wire n5886_25;
wire n5889_21;
wire n5890_26;
wire n5891_23;
wire n5893_28;
wire n5895_23;
wire n5867_26;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n119_9;
wire n120_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s3 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s3.INIT=8'hCA;
  LUT3 n100_s4 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s4.INIT=8'hCA;
  LUT3 n101_s3 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s3.INIT=8'hCA;
  LUT3 n101_s4 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s4.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s3 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s3.INIT=8'hCA;
  LUT3 n106_s4 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s4.INIT=8'hCA;
  LUT3 n107_s3 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s3.INIT=8'hCA;
  LUT3 n107_s4 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s4.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s3 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s3.INIT=8'hCA;
  LUT3 n117_s4 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s4.INIT=8'hCA;
  LUT3 n118_s3 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s3.INIT=8'hCA;
  LUT3 n118_s4 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s4.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s3 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s3.INIT=8'hCA;
  LUT3 n121_s4 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s4.INIT=8'hCA;
  LUT3 n122_s3 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s3.INIT=8'hCA;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s4.INIT=8'hCA;
  LUT3 n123_s3 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s3.INIT=8'hCA;
  LUT3 n123_s4 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s4.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s3 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s3.INIT=8'hCA;
  LUT3 n127_s4 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s4.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[23]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hCA;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[22]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hCA;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[21]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hCA;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[20]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hCA;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[19]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hCA;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[18]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hCA;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[17]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hCA;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[16]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hCA;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hCA;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hCA;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hCA;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hCA;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hCA;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hCA;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hCA;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hCA;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hCA;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hCA;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hCA;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hCA;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_33),
    .I3(n5851_13) 
);
defparam n5851_s6.INIT=16'h00FE;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n5852_12),
    .I3(n5852_31) 
);
defparam n5852_s6.INIT=16'h000D;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5853_12),
    .I3(n5853_30) 
);
defparam n5853_s6.INIT=16'h000D;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5851_33),
    .I3(n5854_12) 
);
defparam n5854_s6.INIT=16'h00FE;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5851_33),
    .I3(n5855_12) 
);
defparam n5855_s6.INIT=16'h00FE;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5851_33),
    .I3(n5856_12) 
);
defparam n5856_s6.INIT=16'h00FE;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11),
    .I2(n5851_33),
    .I3(n5857_12) 
);
defparam n5857_s6.INIT=16'h00FE;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n5851_33),
    .I3(n5858_12) 
);
defparam n5858_s6.INIT=16'h00FE;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n5851_33),
    .I3(n5859_12) 
);
defparam n5859_s6.INIT=16'h00FE;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11),
    .I2(n5851_33),
    .I3(n5860_12) 
);
defparam n5860_s6.INIT=16'h00FE;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n5851_33),
    .I3(n5861_12) 
);
defparam n5861_s6.INIT=16'h00FE;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5862_11),
    .I2(n5851_33),
    .I3(n5862_12) 
);
defparam n5862_s6.INIT=16'h00FE;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(n5851_33),
    .I3(n5863_12) 
);
defparam n5863_s6.INIT=16'h00FE;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5851_33),
    .I3(n5864_12) 
);
defparam n5864_s6.INIT=16'h00FE;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5851_33),
    .I3(n5865_12) 
);
defparam n5865_s6.INIT=16'h00FE;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'hF011;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n97_9),
    .I1(n5867_26),
    .I2(n5867_6),
    .I3(n5867_7) 
);
defparam n5867_s1.INIT=16'h000B;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5867_26) 
);
defparam n5868_s1.INIT=16'hF011;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n99_9),
    .I1(n5867_26),
    .I2(n5869_5),
    .I3(n5869_6) 
);
defparam n5869_s1.INIT=16'h000B;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n5870_22),
    .I3(n5870_8) 
);
defparam n5870_s1.INIT=16'h000D;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_25),
    .I2(n5851_33),
    .I3(n5871_7) 
);
defparam n5871_s1.INIT=16'hFF0E;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n102_9),
    .I1(n5867_26),
    .I2(n5872_5),
    .I3(n5872_6) 
);
defparam n5872_s1.INIT=16'h000B;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n5873_7),
    .I3(n5873_8) 
);
defparam n5873_s1.INIT=16'h004F;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_24),
    .I1(n5874_6),
    .I2(n5874_7),
    .I3(n5874_30) 
);
defparam n5874_s1.INIT=16'h000D;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n105_9),
    .I1(n5867_26),
    .I2(n5875_5),
    .I3(n5875_6) 
);
defparam n5875_s1.INIT=16'h000B;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n5866_7),
    .I3(n5876_26) 
);
defparam n5876_s1.INIT=16'h00F1;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_21),
    .I2(n5851_33),
    .I3(n5877_7) 
);
defparam n5877_s1.INIT=16'h00FE;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n108_9),
    .I1(n5867_26),
    .I2(n5878_5),
    .I3(n5878_6) 
);
defparam n5878_s1.INIT=16'h000B;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n109_9),
    .I1(n5867_26),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000B;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n5880_7),
    .I3(n5880_8) 
);
defparam n5880_s1.INIT=16'h00EF;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n5881_7),
    .I3(n5881_8) 
);
defparam n5881_s1.INIT=16'h00EF;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n112_9),
    .I1(n5867_26),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000B;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5867_26) 
);
defparam n5883_s1.INIT=16'hF011;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n5884_7),
    .I3(n5884_8) 
);
defparam n5884_s1.INIT=16'h00EF;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n115_9),
    .I1(n5867_26),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'hFFF8;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n116_9),
    .I1(n5867_26),
    .I2(n5886_5),
    .I3(n5886_6) 
);
defparam n5886_s1.INIT=16'h000B;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_23),
    .I2(n5887_7),
    .I3(n5887_27) 
);
defparam n5887_s1.INIT=16'hFFF8;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n5888_24),
    .I3(n5888_8) 
);
defparam n5888_s1.INIT=16'h000D;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n119_9),
    .I1(n5867_26),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000B;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5866_7) 
);
defparam n5890_s1.INIT=16'hF011;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n5866_7),
    .I3(n5891_21) 
);
defparam n5891_s1.INIT=16'h00F1;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n5866_7),
    .I3(n5892_23) 
);
defparam n5892_s1.INIT=16'h00F1;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n5866_7),
    .I3(n5893_26) 
);
defparam n5893_s1.INIT=16'h00F1;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n5866_7),
    .I3(n5894_7) 
);
defparam n5894_s1.INIT=16'hF100;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n125_9),
    .I1(n5867_26),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000B;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n126_9),
    .I1(n5867_26),
    .I2(n5896_5),
    .I3(n5896_6) 
);
defparam n5896_s1.INIT=16'h000B;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_23),
    .I2(n5897_7),
    .I3(n5897_33) 
);
defparam n5897_s1.INIT=16'hFFF8;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_29),
    .I1(n5898_11),
    .I2(n5866_7),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5866_7),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5866_7),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5866_7),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_16) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_already_read_19),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=16'hF400;
  LUT4 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache3_already_read_17),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_already_read_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hD000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5866_7),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_20),
    .I2(n6693_18),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_21),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF200;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_31_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_already_read_16) 
);
defparam ff_cache1_address_16_s5.INIT=8'hE0;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache1_data_31_17),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_mask[0]),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_already_read_19),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_already_read_19),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_already_read_19),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_already_read_19),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_12),
    .I2(ff_cache3_address_16_19),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache3_data_31_22) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_22) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_22) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_22) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT2 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=4'hE;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_flush_state[2]),
    .I2(ff_cache1_data_en_12),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_16),
    .I1(ff_cache2_data_en_10),
    .I2(n6693_20),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_12),
    .I1(ff_cache3_data_en_10),
    .I2(n6693_20),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_2_13),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_1_13),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_data_mask_0_13),
    .I3(ff_cache3_data_mask_3_14) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam ff_vram_valid_s4.INIT=8'hF1;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_mask_3_13),
    .I2(ff_cache1_data_mask_3_14),
    .I3(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0E00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_mask_3_13),
    .I2(ff_cache1_data_mask_2_12),
    .I3(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0E00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_mask_3_13),
    .I2(ff_cache1_data_mask_1_12),
    .I3(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0E00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_mask_3_13),
    .I2(ff_cache1_data_mask_0_12),
    .I3(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_2_12),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_1_12),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_0_12),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0D00;
  LUT2 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_address_16_23) 
);
defparam ff_vram_address_16_s10.INIT=4'h4;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(n6411_9),
    .I1(n6411_13),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(ff_cache_flush_start),
    .I1(n6409_11),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_24),
    .I1(n5866_7),
    .I2(n6695_26),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'hEF00;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_13),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT2 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(ff_start) 
);
defparam n6693_s4.INIT=4'h2;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(n5866_7),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n81_9) 
);
defparam n5851_s7.INIT=16'h4F00;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[16]) 
);
defparam n5851_s8.INIT=16'hD000;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_17),
    .I1(n5851_18),
    .I2(n5851_19),
    .I3(n5851_35) 
);
defparam n5851_s10.INIT=16'h0100;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5852_14),
    .I3(n5874_24) 
);
defparam n5852_s7.INIT=16'h4F00;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(ff_cache_vram_write),
    .I3(n82_9) 
);
defparam n5852_s8.INIT=16'hF400;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_27),
    .I1(n5852_33),
    .I2(n5852_29),
    .I3(n5852_18) 
);
defparam n5852_s9.INIT=16'h1000;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5853_14),
    .I3(n5874_24) 
);
defparam n5853_s7.INIT=16'h4F00;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(ff_cache_vram_write),
    .I3(n83_9) 
);
defparam n5853_s8.INIT=16'hF400;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_26),
    .I1(n5853_32),
    .I2(n5853_28),
    .I3(n5853_18) 
);
defparam n5853_s9.INIT=16'h1000;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n84_9) 
);
defparam n5854_s7.INIT=16'h4F00;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[13]) 
);
defparam n5854_s8.INIT=16'hD000;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0100;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[12]) 
);
defparam n5855_s7.INIT=16'hD000;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n85_9) 
);
defparam n5855_s8.INIT=16'h4F00;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5855_13),
    .I1(n5855_14),
    .I2(n5855_15),
    .I3(n5855_21) 
);
defparam n5855_s9.INIT=16'h0100;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n86_9) 
);
defparam n5856_s7.INIT=16'h4F00;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[11]) 
);
defparam n5856_s8.INIT=16'hD000;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5866_7),
    .I3(n5856_15) 
);
defparam n5856_s9.INIT=16'h0100;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n87_9) 
);
defparam n5857_s7.INIT=16'h4F00;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[10]) 
);
defparam n5857_s8.INIT=16'hD000;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5857_13),
    .I1(n5857_14),
    .I2(n5866_7),
    .I3(n5857_15) 
);
defparam n5857_s9.INIT=16'h0100;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n88_9) 
);
defparam n5858_s7.INIT=16'h4F00;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[9]) 
);
defparam n5858_s8.INIT=16'hD000;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5858_13),
    .I1(n5858_14),
    .I2(n5858_15),
    .I3(n5858_16) 
);
defparam n5858_s9.INIT=16'h0100;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[8]) 
);
defparam n5859_s7.INIT=16'hD000;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n89_9) 
);
defparam n5859_s8.INIT=16'h4F00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_13),
    .I1(n5859_14),
    .I2(n5859_15),
    .I3(n5859_21) 
);
defparam n5859_s9.INIT=16'h0100;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n90_9) 
);
defparam n5860_s7.INIT=16'h4F00;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[7]) 
);
defparam n5860_s8.INIT=16'hD000;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(n5860_15),
    .I3(n5860_16) 
);
defparam n5860_s9.INIT=16'h0100;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n91_9) 
);
defparam n5861_s7.INIT=16'h4F00;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[6]) 
);
defparam n5861_s8.INIT=16'hD000;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(n5861_15),
    .I3(n5861_21) 
);
defparam n5861_s9.INIT=16'h0100;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[5]) 
);
defparam n5862_s7.INIT=16'hD000;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n92_9) 
);
defparam n5862_s8.INIT=16'h4F00;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(n5862_15),
    .I3(n5862_21) 
);
defparam n5862_s9.INIT=16'h0100;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[4]) 
);
defparam n5863_s7.INIT=16'hD000;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n93_9) 
);
defparam n5863_s8.INIT=16'h4F00;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5863_13),
    .I1(n5863_14),
    .I2(n5863_15),
    .I3(n5863_21) 
);
defparam n5863_s9.INIT=16'h0100;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[3]) 
);
defparam n5864_s7.INIT=16'hD000;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n94_9) 
);
defparam n5864_s8.INIT=16'h4F00;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(n5864_15),
    .I3(n5864_21) 
);
defparam n5864_s9.INIT=16'h0100;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(n5851_37),
    .I3(ff_cache_vram_address[2]) 
);
defparam n5865_s7.INIT=16'hD000;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5851_14),
    .I1(n5851_29),
    .I2(n5851_37),
    .I3(n95_9) 
);
defparam n5865_s8.INIT=16'h4F00;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(n5865_15),
    .I3(n5865_21) 
);
defparam n5865_s9.INIT=16'h0100;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_25),
    .I1(n5866_9),
    .I2(n5866_27),
    .I3(n5866_11) 
);
defparam n5866_s2.INIT=16'h0100;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_12),
    .I1(n5866_13),
    .I2(n5866_21),
    .I3(n5866_15) 
);
defparam n5866_s3.INIT=16'hEF00;
  LUT2 n5866_s4 (
    .F(n5866_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5866_s4.INIT=4'h8;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_8),
    .I1(n5867_24),
    .I2(n5867_10),
    .I3(n5867_11) 
);
defparam n5867_s3.INIT=16'h0100;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_12),
    .I1(n5867_13),
    .I2(n5867_14),
    .I3(n5867_20) 
);
defparam n5867_s4.INIT=16'hEF00;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_27),
    .I2(n5868_25),
    .I3(n5868_10) 
);
defparam n5868_s2.INIT=16'h0100;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_11),
    .I1(n5868_21),
    .I2(n5868_13),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam n5868_s3.INIT=16'hF400;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_19),
    .I1(n5869_25),
    .I2(n5869_9),
    .I3(n5869_27) 
);
defparam n5869_s2.INIT=16'h0100;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_21),
    .I1(n5869_12),
    .I2(n5869_13),
    .I3(n5867_20) 
);
defparam n5869_s3.INIT=16'hEF00;
  LUT2 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_9),
    .I1(n5867_20) 
);
defparam n5870_s2.INIT=4'h4;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_10),
    .I1(ff_priority[0]),
    .I2(n5870_11),
    .I3(n5870_12) 
);
defparam n5870_s3.INIT=16'h00F4;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_13),
    .I1(n5870_14),
    .I2(n5870_15),
    .I3(n5870_16) 
);
defparam n5870_s5.INIT=16'h0100;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_21),
    .I1(n5871_19),
    .I2(n5871_10),
    .I3(n5851_37) 
);
defparam n5871_s2.INIT=16'h1000;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_23),
    .I1(n5871_12),
    .I2(n5871_13),
    .I3(n5851_33) 
);
defparam n5871_s4.INIT=16'hEF00;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_20),
    .I1(n5872_8),
    .I2(n5872_9),
    .I3(n5872_10) 
);
defparam n5872_s2.INIT=16'h0100;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_11),
    .I1(n5872_12),
    .I2(n5872_13),
    .I3(n5867_20) 
);
defparam n5872_s3.INIT=16'hEF00;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_9),
    .I1(n5873_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s2.INIT=16'h5300;
  LUT3 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_11),
    .I1(n5873_12),
    .I2(n5851_37) 
);
defparam n5873_s3.INIT=8'h10;
  LUT3 n5873_s4 (
    .F(n5873_7),
    .I0(n103_9),
    .I1(n5851_37),
    .I2(n5851_33) 
);
defparam n5873_s4.INIT=8'h0D;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_13),
    .I1(n5873_14),
    .I2(n5873_15),
    .I3(n5873_16) 
);
defparam n5873_s5.INIT=16'h1000;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_9),
    .I1(n5874_10),
    .I2(n5874_22),
    .I3(n5874_12) 
);
defparam n5874_s3.INIT=16'h004F;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_26),
    .I1(n5874_28),
    .I2(n5874_15),
    .I3(n5874_16) 
);
defparam n5874_s4.INIT=16'h1000;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(n5875_9),
    .I3(n5875_10) 
);
defparam n5875_s2.INIT=16'h1000;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_11),
    .I1(n5875_12),
    .I2(n5875_13),
    .I3(n5867_20) 
);
defparam n5875_s3.INIT=16'hFE00;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_8),
    .I1(ff_priority[0]),
    .I2(n5876_9),
    .I3(n5876_20) 
);
defparam n5876_s2.INIT=16'h1F00;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_28),
    .I1(n5876_12),
    .I2(n5876_24),
    .I3(n5876_14) 
);
defparam n5876_s3.INIT=16'h0100;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_8),
    .I1(n5877_9),
    .I2(n5877_10),
    .I3(n5851_37) 
);
defparam n5877_s2.INIT=16'h0100;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_11),
    .I1(n5877_12),
    .I2(n5877_23),
    .I3(n5877_14) 
);
defparam n5877_s4.INIT=16'h0100;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5878_9),
    .I3(n5867_20) 
);
defparam n5878_s2.INIT=16'hFE00;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(n5878_11),
    .I2(n5866_7),
    .I3(n5878_12) 
);
defparam n5878_s3.INIT=16'h0100;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5879_9),
    .I3(n5867_20) 
);
defparam n5879_s2.INIT=16'hFE00;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n5879_11),
    .I2(n5879_12),
    .I3(n5879_13) 
);
defparam n5879_s3.INIT=16'h1000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(ff_priority[0]),
    .I1(n5880_9),
    .I2(n5880_10),
    .I3(n5851_37) 
);
defparam n5880_s2.INIT=16'hD000;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_19),
    .I1(n5880_10),
    .I2(n5851_37),
    .I3(ff_priority[0]) 
);
defparam n5880_s3.INIT=16'h2000;
  LUT3 n5880_s4 (
    .F(n5880_7),
    .I0(n110_9),
    .I1(n5851_37),
    .I2(n5851_33) 
);
defparam n5880_s4.INIT=8'h0D;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_12),
    .I1(n5880_19),
    .I2(n5880_13),
    .I3(n5880_14) 
);
defparam n5880_s5.INIT=16'h7000;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_9),
    .I1(n5851_37),
    .I2(n5880_10),
    .I3(ff_priority[0]) 
);
defparam n5881_s2.INIT=16'h0800;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(ff_priority[0]),
    .I1(n5881_10),
    .I2(n5881_11),
    .I3(n5851_37) 
);
defparam n5881_s3.INIT=16'hD000;
  LUT3 n5881_s4 (
    .F(n5881_7),
    .I0(n111_9),
    .I1(n5851_37),
    .I2(n5851_33) 
);
defparam n5881_s4.INIT=8'h0D;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_22),
    .I1(n5881_24),
    .I2(n5881_26),
    .I3(n5881_15) 
);
defparam n5881_s5.INIT=16'h0100;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5882_9),
    .I3(n5867_20) 
);
defparam n5882_s2.INIT=16'hFE00;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(n5882_19),
    .I2(n5882_12),
    .I3(n5882_21) 
);
defparam n5882_s3.INIT=16'h0100;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n6411_9),
    .I1(n5883_7),
    .I2(n5883_8),
    .I3(n5883_9) 
);
defparam n5883_s2.INIT=16'h7000;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n5883_11),
    .I2(ff_priority[0]),
    .I3(n5883_18) 
);
defparam n5883_s3.INIT=16'hCA00;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(ff_priority[0]),
    .I1(n5884_9),
    .I2(n5884_10),
    .I3(n5851_37) 
);
defparam n5884_s2.INIT=16'h0D00;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_18),
    .I1(n5880_10),
    .I2(n5851_37),
    .I3(ff_priority[0]) 
);
defparam n5884_s3.INIT=16'h2000;
  LUT3 n5884_s4 (
    .F(n5884_7),
    .I0(n114_9),
    .I1(n5851_37),
    .I2(n5851_33) 
);
defparam n5884_s4.INIT=8'h0D;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5880_12),
    .I1(n5884_18),
    .I2(n5884_12),
    .I3(n5884_13) 
);
defparam n5884_s5.INIT=16'h7000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_22),
    .I1(n5885_8),
    .I2(n5885_9),
    .I3(n5851_33) 
);
defparam n5885_s2.INIT=16'hBF00;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_20),
    .I1(n5885_18),
    .I2(n5885_12),
    .I3(n5867_20) 
);
defparam n5885_s3.INIT=16'h0100;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_25),
    .I1(n5886_8),
    .I2(n5886_23),
    .I3(n5886_10) 
);
defparam n5886_s2.INIT=16'h0100;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_19),
    .I1(n5886_12),
    .I2(n5886_13),
    .I3(n5867_20) 
);
defparam n5886_s3.INIT=16'hFE00;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_9),
    .I1(n5887_10),
    .I2(n5887_11),
    .I3(n5887_21) 
);
defparam n5887_s2.INIT=16'h000D;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_15),
    .I1(n5887_16),
    .I2(n5887_17),
    .I3(n5851_33) 
);
defparam n5887_s4.INIT=16'hBF00;
  LUT2 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_9),
    .I1(n5867_20) 
);
defparam n5888_s2.INIT=4'h4;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(ff_priority[1]),
    .I2(n5888_20),
    .I3(n5888_12) 
);
defparam n5888_s3.INIT=16'h00F4;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_13),
    .I1(n5888_14),
    .I2(n5888_15),
    .I3(n5888_16) 
);
defparam n5888_s5.INIT=16'h0100;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_8),
    .I2(n5889_9),
    .I3(n5867_20) 
);
defparam n5889_s2.INIT=16'hA300;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_19),
    .I1(n5889_21),
    .I2(n5889_12),
    .I3(n5889_13) 
);
defparam n5889_s3.INIT=16'h0100;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_24),
    .I1(n5890_8),
    .I2(n5890_26),
    .I3(n5890_10) 
);
defparam n5890_s2.INIT=16'h0100;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_11),
    .I1(n5890_12),
    .I2(n5890_20),
    .I3(n5890_14) 
);
defparam n5890_s3.INIT=16'hBF00;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_8),
    .I1(n5891_9),
    .I2(n5891_23),
    .I3(n5891_11) 
);
defparam n5891_s2.INIT=16'h0100;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_12),
    .I1(n5891_13),
    .I2(n5891_14),
    .I3(n5883_18) 
);
defparam n5891_s3.INIT=16'hEF00;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_8),
    .I1(n5892_9),
    .I2(n5892_21),
    .I3(n5892_11) 
);
defparam n5892_s2.INIT=16'h0100;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_12),
    .I1(n5892_13),
    .I2(n5892_14),
    .I3(n5883_18) 
);
defparam n5892_s3.INIT=16'hEF00;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_24),
    .I1(n5893_9),
    .I2(n5893_28),
    .I3(n5893_11) 
);
defparam n5893_s2.INIT=16'h0100;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_12),
    .I1(n5893_20),
    .I2(n5893_14),
    .I3(n5883_18) 
);
defparam n5893_s3.INIT=16'hFE00;
  LUT2 n5894_s2 (
    .F(n5894_5),
    .I0(n124_9),
    .I1(n6695_26) 
);
defparam n5894_s2.INIT=4'h4;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_23),
    .I1(n5894_25),
    .I2(n5894_27),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h0100;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_12),
    .I1(n5894_13),
    .I2(n5874_24),
    .I3(n5894_29) 
);
defparam n5894_s4.INIT=16'h001F;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(n5895_9),
    .I3(n5867_20) 
);
defparam n5895_s2.INIT=16'hA300;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(n5895_21),
    .I2(n5895_23),
    .I3(n5895_13) 
);
defparam n5895_s3.INIT=16'h0100;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_18),
    .I2(n5896_9),
    .I3(n5874_24) 
);
defparam n5896_s2.INIT=16'hF400;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_20),
    .I1(n5896_11),
    .I2(n5866_7),
    .I3(n5896_12) 
);
defparam n5896_s3.INIT=16'h0100;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_9),
    .I1(n5897_10),
    .I2(n5897_27),
    .I3(n5897_25) 
);
defparam n5897_s2.INIT=16'h000D;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_31),
    .I1(n5897_21),
    .I2(n5897_16),
    .I3(n5851_33) 
);
defparam n5897_s4.INIT=16'hEF00;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_16),
    .I1(n5898_17),
    .I2(n5898_18),
    .I3(n5898_19) 
);
defparam n5898_s8.INIT=16'h0010;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_20),
    .I1(n5898_21),
    .I2(n5867_26) 
);
defparam n5898_s9.INIT=8'hE0;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_13),
    .I1(n5899_24),
    .I2(n5899_15),
    .I3(n5898_15) 
);
defparam n5899_s7.INIT=16'hF200;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5899_16),
    .I1(n5899_17),
    .I2(n5899_26),
    .I3(n5899_19) 
);
defparam n5899_s8.INIT=16'h0100;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_20),
    .I1(n5899_13),
    .I2(n5867_26) 
);
defparam n5899_s9.INIT=8'hE0;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_13),
    .I1(n5899_24),
    .I2(n5900_14),
    .I3(n5898_15) 
);
defparam n5900_s7.INIT=16'hF200;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5900_17),
    .I3(n5900_18) 
);
defparam n5900_s8.INIT=16'h0100;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_19),
    .I1(n5900_13),
    .I2(n5867_26) 
);
defparam n5900_s9.INIT=8'hE0;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_13),
    .I1(n5899_24),
    .I2(n5901_14),
    .I3(n5898_15) 
);
defparam n5901_s7.INIT=16'hF200;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5901_17),
    .I3(n5901_18) 
);
defparam n5901_s8.INIT=16'h0100;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_19),
    .I1(n5901_13),
    .I2(n5867_26) 
);
defparam n5901_s9.INIT=8'hE0;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT2 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(n6693_18),
    .I1(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache0_already_read_s7.INIT=4'h8;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache2_already_read_21),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s7.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_13),
    .I2(n5851_29),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s6.INIT=16'h1000;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h1;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h10;
  LUT3 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=8'h01;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6694_15),
    .I1(n6693_15),
    .I2(ff_cache_vram_rdata_7_12),
    .I3(n6693_16) 
);
defparam n6693_s5.INIT=16'h000D;
  LUT3 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_vram_wdata_31_9),
    .I1(n5851_29),
    .I2(n5874_24) 
);
defparam ff_vram_wdata_31_s5.INIT=8'h70;
  LUT3 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_19),
    .I1(ff_cache0_address_15_17),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s7.INIT=8'hA3;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_address_16_15),
    .I2(ff_cache_vram_write),
    .I3(n5851_29) 
);
defparam ff_cache1_address_16_s6.INIT=16'h5C00;
  LUT2 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache0_address_15_21),
    .I1(ff_cache2_address_16_12) 
);
defparam ff_cache2_address_16_s6.INIT=4'h2;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_14),
    .I1(n5851_29),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache3_address_16_s6.INIT=16'h007F;
  LUT3 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache3_address_16_17),
    .I2(n5851_29) 
);
defparam ff_cache3_address_16_s7.INIT=8'h40;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(n5851_29),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_9),
    .I3(n5874_24) 
);
defparam ff_vram_address_16_s11.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_en_s4.INIT=16'hEF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_21),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00F8;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache2_data_en_14),
    .I1(ff_cache2_data_en_12),
    .I2(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_already_read_17),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache3_data_en_s5.INIT=16'h0700;
  LUT2 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_2_s8.INIT=4'h4;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_address_15_21),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h0B00;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache0_address_15_19),
    .I1(n5643_10),
    .I2(n18_3),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'h7F00;
  LUT2 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_0_s6.INIT=4'h1;
  LUT4 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache3_data_31_20),
    .I1(ff_cache3_address_16_12),
    .I2(n5284_7),
    .I3(ff_cache3_address_16_19) 
);
defparam ff_cache3_data_mask_3_s7.INIT=16'h00FE;
  LUT2 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_data_en_12),
    .I1(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache3_data_mask_3_s9.INIT=4'h4;
  LUT2 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_mask_3_s6.INIT=4'h8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_vram_address_16_15),
    .I1(ff_vram_address_16_16),
    .I2(w_command_vram_valid),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s5.INIT=16'h00FE;
  LUT3 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_16),
    .I1(ff_cache1_already_read_14),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_mask_3_s8.INIT=8'h01;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_mask_3_11),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_mask_2_13),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_mask_1_11),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h3500;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache0_data_mask_0_11),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h3500;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_already_read_21),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_data_mask_3_17),
    .I3(n5284_7) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h00F8;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache0_data_mask_3_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_16),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hF400;
  LUT2 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_data_en_16),
    .I1(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache2_data_mask_3_s11.INIT=4'h4;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache0_data_mask_2_13),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_16),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache0_data_mask_1_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_16),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache0_data_mask_0_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_31_16),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'hF400;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_16),
    .I0(ff_cache1_already_read_9),
    .I1(ff_vram_address_16_25),
    .I2(ff_vram_address_16_18),
    .I3(ff_vram_address_16_27) 
);
defparam ff_vram_address_16_s12.INIT=16'h4F00;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n5851_33),
    .I1(n6695_17),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s9.INIT=16'h000D;
  LUT4 n6693_s8 (
    .F(n6693_14),
    .I0(ff_cache2_already_read_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6694_15) 
);
defparam n6693_s8.INIT=16'hAA3C;
  LUT2 n5850_s5 (
    .F(n5850_10),
    .I0(n6695_17),
    .I1(w_command_vram_write) 
);
defparam n5850_s5.INIT=4'h1;
  LUT3 n5850_s6 (
    .F(n5850_11),
    .I0(n5851_29),
    .I1(n5851_14),
    .I2(ff_cache_vram_write) 
);
defparam n5850_s6.INIT=8'h0D;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s4.INIT=4'h4;
  LUT3 n5643_s5 (
    .F(n5643_10),
    .I0(n5284_7),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache_vram_write) 
);
defparam n5643_s5.INIT=8'h40;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache1_address_16_15),
    .I1(n5851_31),
    .I2(ff_cache0_address_15_17),
    .I3(ff_cache3_address_16_17) 
);
defparam n5851_s11.INIT=16'h0001;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_22),
    .I1(n5851_23),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5851_s14.INIT=16'hFE00;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5851_s15.INIT=16'hCA00;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5851_s16.INIT=16'hCA00;
  LUT2 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_address[15]) 
);
defparam n5852_s11.INIT=4'h4;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(n5852_22),
    .I1(n6188_8),
    .I2(n5852_23),
    .I3(n6409_11) 
);
defparam n5852_s15.INIT=16'h0777;
  LUT2 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_address[14]) 
);
defparam n5853_s11.INIT=4'h4;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(n5853_21),
    .I1(n6188_8),
    .I2(n5853_22),
    .I3(n6409_11) 
);
defparam n5853_s15.INIT=16'h0777;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5854_s10.INIT=16'hCA00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5854_s11.INIT=16'hCA00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5854_s12.INIT=16'hCA00;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(n6411_9),
    .I1(n5854_19),
    .I2(n5854_22),
    .I3(n5866_7) 
);
defparam n5854_s13.INIT=16'h0007;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5855_17),
    .I1(n5855_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5855_s10.INIT=16'hFE00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5855_s11.INIT=16'hCA00;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5855_s12.INIT=16'hCA00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5856_s10.INIT=16'hCA00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(n5856_16),
    .I1(n5856_17),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5856_s11.INIT=16'hFE00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5856_18),
    .I1(n6188_8),
    .I2(n5856_19),
    .I3(n6409_11) 
);
defparam n5856_s12.INIT=16'h0777;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5857_s10.INIT=16'hCA00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(n5857_16),
    .I1(n5857_17),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5857_s11.INIT=16'hFE00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5857_18),
    .I1(n6188_8),
    .I2(n5857_19),
    .I3(n6409_11) 
);
defparam n5857_s12.INIT=16'h0777;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5858_s10.INIT=16'hCA00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5858_s11.INIT=16'hCA00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5858_s12.INIT=16'hCA00;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(n6411_9),
    .I1(n5858_17),
    .I2(n5858_20),
    .I3(n5866_7) 
);
defparam n5858_s13.INIT=16'h0007;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5859_17),
    .I1(n5859_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5859_s10.INIT=16'hFE00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5859_s11.INIT=16'hCA00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5859_s12.INIT=16'hCA00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5860_s10.INIT=16'hCA00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5860_s11.INIT=16'hCA00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5860_s12.INIT=16'hCA00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(n5860_17),
    .I1(n6411_13),
    .I2(n5860_20),
    .I3(n5866_7) 
);
defparam n5860_s13.INIT=16'h0007;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache2_address[6]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5861_s10.INIT=16'hCA00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5861_17),
    .I1(n5861_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5861_s11.INIT=16'hFE00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5861_s12.INIT=16'hCA00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5862_17),
    .I1(n5862_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5862_s10.INIT=16'hFE00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5862_s11.INIT=16'hCA00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache2_address[5]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5862_s12.INIT=16'hCA00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n5863_17),
    .I1(n5863_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5863_s10.INIT=16'hFE00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache2_address[4]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5863_s11.INIT=16'hCA00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5863_s12.INIT=16'hCA00;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5864_17),
    .I1(n5864_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5864_s10.INIT=16'hFE00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5864_s11.INIT=16'hCA00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache0_address[3]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5864_s12.INIT=16'hCA00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(n5865_17),
    .I1(n5865_18),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5865_s10.INIT=16'hFE00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache2_address[2]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5865_s11.INIT=16'hCA00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5865_s12.INIT=16'hCA00;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(w_command_vram_wdata[31]),
    .I1(ff_cache0_data[31]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5866_s6.INIT=16'hCA00;
  LUT3 n5866_s8 (
    .F(n5866_11),
    .I0(n6411_9),
    .I1(n5866_18),
    .I2(n5866_23) 
);
defparam n5866_s8.INIT=8'h07;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(w_command_vram_wdata[31]),
    .I1(ff_cache0_data[31]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5866_s9.INIT=16'h3500;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_18),
    .I1(n5866_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s10.INIT=16'h5300;
  LUT3 n5866_s12 (
    .F(n5866_15),
    .I0(n96_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_10) 
);
defparam n5866_s12.INIT=8'h70;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_cache1_data[30]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5867_s5.INIT=16'hCA00;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_cache2_data[30]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5867_s7.INIT=16'hCA00;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n6411_9),
    .I1(n5867_17),
    .I2(n5867_22),
    .I3(n5866_7) 
);
defparam n5867_s8.INIT=16'h0007;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_cache1_data[30]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5867_s9.INIT=16'h3500;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_cache2_data[30]),
    .I2(n5854_17),
    .I3(n5887_9) 
);
defparam n5867_s10.INIT=16'h3500;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(n5867_16),
    .I1(n5867_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s11.INIT=16'hCFFA;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(w_command_vram_wdata[29]),
    .I1(ff_cache0_data[29]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5868_s4.INIT=16'hCA00;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_16),
    .I1(n6411_13),
    .I2(n5868_23) 
);
defparam n5868_s7.INIT=8'h07;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(w_command_vram_wdata[29]),
    .I1(ff_cache0_data[29]),
    .I2(ff_priority[0]),
    .I3(n5851_25) 
);
defparam n5868_s8.INIT=16'h0C0A;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(n5868_15),
    .I1(n5868_14),
    .I2(ff_priority[0]),
    .I3(n5868_19) 
);
defparam n5868_s10.INIT=16'h3500;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_cache3_data[28]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5869_s6.INIT=16'hCA00;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_cache3_data[28]),
    .I2(n5851_26),
    .I3(n5897_9) 
);
defparam n5869_s9.INIT=16'h3500;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n5869_16),
    .I1(n5869_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s10.INIT=16'hFA3F;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_cache2_data[27]),
    .I2(n5854_17),
    .I3(n5887_9) 
);
defparam n5870_s6.INIT=16'hCA00;
  LUT2 n5870_s7 (
    .F(n5870_10),
    .I0(ff_priority[1]),
    .I1(n5870_17) 
);
defparam n5870_s7.INIT=4'h1;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_cache0_data[27]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5870_s8.INIT=16'hCA00;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_cache3_data[27]),
    .I2(n5851_26),
    .I3(ff_priority[1]) 
);
defparam n5870_s9.INIT=16'h3500;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_cache2_data[27]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5870_s10.INIT=16'hCA00;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_cache3_data[27]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5870_s11.INIT=16'hCA00;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(w_command_vram_wdata[27]),
    .I1(ff_cache0_data[27]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5870_s12.INIT=16'hCA00;
  LUT4 n5870_s13 (
    .F(n5870_16),
    .I0(n5870_17),
    .I1(n6411_13),
    .I2(n5870_20),
    .I3(n5866_7) 
);
defparam n5870_s13.INIT=16'h0007;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_16),
    .I1(n5871_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s7.INIT=16'hAFFC;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(w_command_vram_wdata[26]),
    .I1(n5871_14),
    .I2(n5852_20),
    .I3(n5880_12) 
);
defparam n5871_s9.INIT=16'hCF0A;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(n5871_15),
    .I1(n6188_8),
    .I2(n5871_16),
    .I3(n6411_9) 
);
defparam n5871_s10.INIT=16'h0777;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_cache1_data[25]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5872_s5.INIT=16'hCA00;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_cache2_data[25]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5872_s6.INIT=16'hCA00;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n6409_11),
    .I1(n5872_15),
    .I2(n5872_18),
    .I3(n5866_7) 
);
defparam n5872_s7.INIT=16'h0007;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_cache1_data[25]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5872_s8.INIT=16'h3500;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_cache2_data[25]),
    .I2(n5854_17),
    .I3(n5887_9) 
);
defparam n5872_s9.INIT=16'h3500;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(n5872_15),
    .I1(n5872_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s10.INIT=16'hCFFA;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s6.INIT=16'hCACC;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s7.INIT=16'hCACC;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_cache0_data[24]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5873_s8.INIT=16'h3500;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_cache1_data[24]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5873_s9.INIT=16'h3500;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_cache0_data[24]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5873_s10.INIT=16'hCA00;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_cache1_data[24]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5873_s11.INIT=16'hCA00;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(n5873_9),
    .I1(n6411_9),
    .I2(n5873_10),
    .I3(n6188_8) 
);
defparam n5873_s12.INIT=16'h0777;
  LUT4 n5873_s13 (
    .F(n5873_16),
    .I0(n5880_12),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_20),
    .I3(n5866_7) 
);
defparam n5873_s13.INIT=16'h00F1;
  LUT3 n5874_s6 (
    .F(n5874_9),
    .I0(ff_priority[1]),
    .I1(n5874_17),
    .I2(ff_priority[0]) 
);
defparam n5874_s6.INIT=8'h07;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_18),
    .I1(ff_priority[0]),
    .I2(n5874_19),
    .I3(ff_priority[1]) 
);
defparam n5874_s7.INIT=16'hBBF0;
  LUT2 n5874_s9 (
    .F(n5874_12),
    .I0(n104_9),
    .I1(ff_cache_vram_write) 
);
defparam n5874_s9.INIT=4'h4;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(n5874_17),
    .I1(n6188_8),
    .I2(n5874_19),
    .I3(n6411_13) 
);
defparam n5874_s12.INIT=16'h0777;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(n5880_12),
    .I1(w_command_vram_wdata[23]),
    .I2(n5852_20),
    .I3(n5866_7) 
);
defparam n5874_s13.INIT=16'h00F1;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(w_command_vram_wdata[22]),
    .I1(ff_cache0_data[22]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5875_s4.INIT=16'hCA00;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(w_command_vram_wdata[22]),
    .I1(ff_cache1_data[22]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5875_s5.INIT=16'hCA00;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_14),
    .I1(n6188_8),
    .I2(n5875_15),
    .I3(n6411_9) 
);
defparam n5875_s6.INIT=16'h0777;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5880_12),
    .I1(w_command_vram_wdata[22]),
    .I2(n5852_20),
    .I3(n5866_7) 
);
defparam n5875_s7.INIT=16'h00F1;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(w_command_vram_wdata[22]),
    .I1(ff_cache0_data[22]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5875_s8.INIT=16'h3500;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(w_command_vram_wdata[22]),
    .I1(ff_cache1_data[22]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5875_s9.INIT=16'h3500;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s10.INIT=16'h3500;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(w_command_vram_wdata[21]),
    .I1(ff_cache2_data[21]),
    .I2(n5854_17),
    .I3(ff_priority[1]) 
);
defparam n5876_s5.INIT=16'hCA00;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_15),
    .I1(ff_priority[0]),
    .I2(n5876_16),
    .I3(ff_priority[1]) 
);
defparam n5876_s6.INIT=16'hBBF0;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(w_command_vram_wdata[21]),
    .I1(ff_cache2_data[21]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5876_s9.INIT=16'hCA00;
  LUT3 n5876_s11 (
    .F(n5876_14),
    .I0(n6409_11),
    .I1(n5876_17),
    .I2(n5876_22) 
);
defparam n5876_s11.INIT=8'h07;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_cache2_data[20]),
    .I2(n5854_17),
    .I3(n5887_9) 
);
defparam n5877_s5.INIT=16'h3500;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_cache0_data[20]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5877_s6.INIT=16'h3500;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_15),
    .I1(n5877_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s7.INIT=16'h3500;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_cache2_data[20]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5877_s8.INIT=16'hCA00;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_cache0_data[20]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5877_s9.INIT=16'hCA00;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(n6411_9),
    .I1(n5877_16),
    .I2(n5877_19),
    .I3(n5866_7) 
);
defparam n5877_s11.INIT=16'h0007;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(w_command_vram_wdata[19]),
    .I1(ff_cache1_data[19]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5878_s4.INIT=16'h3500;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(w_command_vram_wdata[19]),
    .I1(ff_cache3_data[19]),
    .I2(n5851_26),
    .I3(n5897_9) 
);
defparam n5878_s5.INIT=16'h3500;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_13),
    .I1(n5878_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s6.INIT=16'h0503;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_15),
    .I1(n5878_16),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5878_s7.INIT=16'hFE00;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(w_command_vram_wdata[19]),
    .I1(ff_cache3_data[19]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5878_s8.INIT=16'hCA00;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_13),
    .I1(n6188_8),
    .I2(n5878_14),
    .I3(n6409_11) 
);
defparam n5878_s9.INIT=16'h0777;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_cache0_data[18]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5879_s4.INIT=16'h3500;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_cache1_data[18]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5879_s5.INIT=16'h3500;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_14),
    .I1(n5879_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s6.INIT=16'h3500;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_cache1_data[18]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5879_s7.INIT=16'hCA00;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_cache0_data[18]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5879_s8.INIT=16'hCA00;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(n5879_14),
    .I1(n6188_8),
    .I2(n5879_15),
    .I3(n6411_9) 
);
defparam n5879_s9.INIT=16'h0777;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5880_12),
    .I1(w_command_vram_wdata[18]),
    .I2(n5852_20),
    .I3(n5866_7) 
);
defparam n5879_s10.INIT=16'h00F1;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s6.INIT=16'hCACC;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_15),
    .I1(n5880_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s7.INIT=16'hFA0C;
  LUT2 n5880_s9 (
    .F(n5880_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5880_s9.INIT=4'h1;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(n5880_9),
    .I1(n6411_9),
    .I2(n5880_15),
    .I3(n6188_8) 
);
defparam n5880_s10.INIT=16'h0777;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(n6409_11),
    .I1(n5880_16),
    .I2(n5880_21),
    .I3(n5851_33) 
);
defparam n5880_s11.INIT=16'h0700;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s6.INIT=16'hCACC;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s7.INIT=16'hCACC;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_16),
    .I1(n5881_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s8.INIT=16'hFA0C;
  LUT3 n5881_s12 (
    .F(n5881_15),
    .I0(n6411_9),
    .I1(n5881_10),
    .I2(n5881_20) 
);
defparam n5881_s12.INIT=8'h70;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(w_command_vram_wdata[15]),
    .I1(ff_cache0_data[15]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(w_command_vram_wdata[15]),
    .I1(ff_cache1_data[15]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5882_s5.INIT=16'h3500;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_14),
    .I1(n5882_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s6.INIT=16'h3500;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_16),
    .I1(n5882_17),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(n5851_24) 
);
defparam n5882_s7.INIT=16'hFE00;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(w_command_vram_wdata[15]),
    .I1(ff_cache0_data[15]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5882_s9.INIT=16'hCA00;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s4.INIT=16'hCACC;
  LUT3 n5883_s5 (
    .F(n5883_8),
    .I0(n6188_8),
    .I1(n5883_13),
    .I2(n5883_20) 
);
defparam n5883_s5.INIT=8'h07;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_15),
    .I1(n6409_11),
    .I2(n5883_16),
    .I3(n6411_13) 
);
defparam n5883_s6.INIT=16'h0777;
  LUT3 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_13),
    .I1(n5883_15),
    .I2(ff_priority[1]) 
);
defparam n5883_s7.INIT=8'h53;
  LUT3 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_7),
    .I1(n5883_16),
    .I2(ff_priority[1]) 
);
defparam n5883_s8.INIT=8'h53;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s6.INIT=16'hCACC;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_14),
    .I1(n5884_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5884_s7.INIT=16'h03F5;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5884_9),
    .I1(n6411_9),
    .I2(n5884_15),
    .I3(n6188_8) 
);
defparam n5884_s9.INIT=16'h0777;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(n6409_11),
    .I1(n5884_14),
    .I2(n5884_20),
    .I3(n5851_33) 
);
defparam n5884_s10.INIT=16'h0700;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_14),
    .I1(n6188_8),
    .I2(n5885_15),
    .I3(n6411_9) 
);
defparam n5885_s5.INIT=16'h0777;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(n5852_20),
    .I1(w_command_vram_wdata[12]),
    .I2(n5885_16),
    .I3(n6409_11) 
);
defparam n5885_s6.INIT=16'h0BBB;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n5885_15),
    .I1(n5885_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s9.INIT=16'h5300;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(w_command_vram_wdata[11]),
    .I1(ff_cache3_data[11]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5886_s5.INIT=16'hCA00;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n6188_8),
    .I1(n5886_16),
    .I2(n5886_21),
    .I3(n5866_7) 
);
defparam n5886_s7.INIT=16'h0007;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(w_command_vram_wdata[11]),
    .I1(ff_cache3_data[11]),
    .I2(n5851_26),
    .I3(n5897_9) 
);
defparam n5886_s9.INIT=16'h3500;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(n5886_15),
    .I1(n5886_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s10.INIT=16'h0305;
  LUT2 n5887_s6 (
    .F(n5887_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5887_s6.INIT=4'h4;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s7.INIT=16'hCACC;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(w_command_vram_wdata[10]),
    .I1(ff_cache0_data[10]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5887_s8.INIT=16'h3500;
  LUT2 n5887_s10 (
    .F(n5887_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5887_s10.INIT=4'h4;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s11.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(w_command_vram_wdata[10]),
    .I1(ff_cache0_data[10]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5887_s12.INIT=16'hCA00;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(n5887_10),
    .I1(n6188_8),
    .I2(n5887_14),
    .I3(n6411_13) 
);
defparam n5887_s13.INIT=16'h0777;
  LUT3 n5887_s14 (
    .F(n5887_17),
    .I0(n6411_9),
    .I1(n5887_18),
    .I2(n5887_25) 
);
defparam n5887_s14.INIT=8'h07;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_cache1_data[9]),
    .I2(n5854_18),
    .I3(n5887_13) 
);
defparam n5888_s6.INIT=16'hCA00;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_cache2_data[9]),
    .I2(ff_priority[0]),
    .I3(n5854_17) 
);
defparam n5888_s7.INIT=16'h0305;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_cache3_data[9]),
    .I2(n5851_26),
    .I3(ff_priority[0]) 
);
defparam n5888_s9.INIT=16'h3500;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_cache2_data[9]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5888_s10.INIT=16'hCA00;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_cache3_data[9]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5888_s11.INIT=16'hCA00;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_cache1_data[9]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5888_s12.INIT=16'hCA00;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(n6409_11),
    .I1(n5888_17),
    .I2(n5888_22),
    .I3(n5866_7) 
);
defparam n5888_s13.INIT=16'h0007;
  LUT2 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_14),
    .I1(ff_priority[1]) 
);
defparam n5889_s4.INIT=4'h4;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(w_command_vram_wdata[8]),
    .I1(ff_cache3_data[8]),
    .I2(n5851_26),
    .I3(ff_priority[1]) 
);
defparam n5889_s5.INIT=16'hCA00;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_15),
    .I1(n5889_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s6.INIT=16'h0CFA;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(w_command_vram_wdata[8]),
    .I1(ff_cache3_data[8]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5889_s9.INIT=16'hCA00;
  LUT3 n5889_s10 (
    .F(n5889_13),
    .I0(n6188_8),
    .I1(n5889_14),
    .I2(n5889_17) 
);
defparam n5889_s10.INIT=8'h70;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(w_command_vram_wdata[7]),
    .I1(ff_cache0_data[7]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5890_s5.INIT=16'hCA00;
  LUT3 n5890_s7 (
    .F(n5890_10),
    .I0(n6411_9),
    .I1(n5890_17),
    .I2(n5890_22) 
);
defparam n5890_s7.INIT=8'h07;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(w_command_vram_wdata[7]),
    .I1(ff_cache0_data[7]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5890_s8.INIT=16'h3500;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n5890_16),
    .I1(n5890_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s9.INIT=16'hFACF;
  LUT3 n5890_s11 (
    .F(n5890_14),
    .I0(n120_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_10) 
);
defparam n5890_s11.INIT=8'h70;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(w_command_vram_wdata[6]),
    .I1(ff_cache3_data[6]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5891_s5.INIT=16'hCA00;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(w_command_vram_wdata[6]),
    .I1(ff_cache0_data[6]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5891_s6.INIT=16'hCA00;
  LUT3 n5891_s8 (
    .F(n5891_11),
    .I0(n6188_8),
    .I1(n5891_16),
    .I2(n5891_19) 
);
defparam n5891_s8.INIT=8'h07;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(w_command_vram_wdata[6]),
    .I1(ff_cache3_data[6]),
    .I2(n5851_26),
    .I3(n5897_9) 
);
defparam n5891_s9.INIT=16'h3500;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(w_command_vram_wdata[6]),
    .I1(ff_cache0_data[6]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5891_s10.INIT=16'h3500;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(n5891_15),
    .I1(n5891_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s11.INIT=16'hFACF;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_cache0_data[5]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5892_s5.INIT=16'hCA00;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_cache3_data[5]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5892_s6.INIT=16'hCA00;
  LUT3 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_16),
    .I1(n6411_13),
    .I2(n5892_19) 
);
defparam n5892_s8.INIT=8'h07;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_cache0_data[5]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5892_s9.INIT=16'h3500;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_cache3_data[5]),
    .I2(n5851_26),
    .I3(n5897_9) 
);
defparam n5892_s10.INIT=16'h3500;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(n5892_15),
    .I1(n5892_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s11.INIT=16'hFACF;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(w_command_vram_wdata[4]),
    .I1(ff_cache0_data[4]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5893_s6.INIT=16'hCA00;
  LUT3 n5893_s8 (
    .F(n5893_11),
    .I0(n6188_8),
    .I1(n5893_17),
    .I2(n5893_22) 
);
defparam n5893_s8.INIT=8'h07;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(w_command_vram_wdata[4]),
    .I1(ff_cache0_data[4]),
    .I2(n5851_25),
    .I3(ff_cache0_already_read_13) 
);
defparam n5893_s9.INIT=16'h3500;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(n5893_16),
    .I1(n5893_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5893_s11.INIT=16'h3500;
  LUT3 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_18),
    .I1(n6411_13),
    .I2(n5894_21) 
);
defparam n5894_s8.INIT=8'h07;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(n5894_17),
    .I1(n5894_18),
    .I2(ff_priority[0]),
    .I3(n5868_18) 
);
defparam n5894_s9.INIT=16'h3500;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(n5894_16),
    .I1(n5894_15),
    .I2(ff_priority[0]),
    .I3(n5868_19) 
);
defparam n5894_s10.INIT=16'h5300;
  LUT2 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_14),
    .I1(ff_priority[1]) 
);
defparam n5895_s4.INIT=4'h4;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(w_command_vram_wdata[2]),
    .I1(ff_cache3_data[2]),
    .I2(n5851_26),
    .I3(ff_priority[1]) 
);
defparam n5895_s5.INIT=16'hCA00;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_15),
    .I1(n5895_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s6.INIT=16'h0CFA;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(w_command_vram_wdata[2]),
    .I1(ff_cache3_data[2]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5895_s7.INIT=16'hCA00;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(n6188_8),
    .I1(n5895_14),
    .I2(n5895_19),
    .I3(n5866_7) 
);
defparam n5895_s10.INIT=16'h0007;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(w_command_vram_wdata[1]),
    .I1(ff_cache2_data[1]),
    .I2(ff_priority[0]),
    .I3(n5854_17) 
);
defparam n5896_s4.INIT=16'h0C0A;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_14),
    .I1(n5896_15),
    .I2(ff_priority[0]),
    .I3(n5868_18) 
);
defparam n5896_s6.INIT=16'hC500;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(w_command_vram_wdata[1]),
    .I1(ff_cache2_data[1]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5896_s8.INIT=16'hCA00;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n5896_13),
    .I1(n6411_9),
    .I2(n5896_14),
    .I3(n6409_11) 
);
defparam n5896_s9.INIT=16'h0777;
  LUT2 n5897_s6 (
    .F(n5897_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5897_s6.INIT=4'h8;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s7.INIT=16'hCACC;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s10.INIT=16'hCACC;
  LUT4 n5897_s13 (
    .F(n5897_16),
    .I0(n5897_10),
    .I1(n6411_9),
    .I2(n5897_17),
    .I3(n6409_11) 
);
defparam n5897_s13.INIT=16'h0777;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5851_25),
    .I1(n5854_18),
    .I2(n5898_20),
    .I3(ff_priority[0]) 
);
defparam n5898_s10.INIT=16'hC0A0;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5854_17),
    .I1(n5851_26),
    .I2(n5898_21),
    .I3(ff_priority[0]) 
);
defparam n5898_s11.INIT=16'hC0A0;
  LUT2 n5898_s12 (
    .F(n5898_15),
    .I0(n5851_29),
    .I1(n5883_18) 
);
defparam n5898_s12.INIT=4'h8;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5898_s13.INIT=16'hCA00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache3_data_mask[3]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5898_s14.INIT=16'hCA00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5854_18),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5898_27),
    .I3(n5898_25) 
);
defparam n5898_s15.INIT=16'h001F;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5898_s16.INIT=16'hCA00;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s17.INIT=16'h0503;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s18.INIT=16'h5300;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s10.INIT=16'h0503;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(n5854_17),
    .I1(n5851_26),
    .I2(n5899_20),
    .I3(ff_priority[0]) 
);
defparam n5899_s12.INIT=16'hC0A0;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache3_data_mask[2]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5899_s13.INIT=16'hCA00;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5899_s14.INIT=16'hCA00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(n5899_21),
    .I1(n6409_11),
    .I2(n5899_22),
    .I3(n6411_13) 
);
defparam n5899_s16.INIT=16'h0777;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s17.INIT=16'h5300;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s10.INIT=16'h0503;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5854_17),
    .I1(n5851_26),
    .I2(n5900_19),
    .I3(ff_priority[0]) 
);
defparam n5900_s11.INIT=16'hC0A0;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache1_data_mask[1]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5900_s12.INIT=16'hCA00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache3_data_mask[1]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5900_s13.INIT=16'hCA00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5851_25),
    .I3(n6409_11) 
);
defparam n5900_s14.INIT=16'hCA00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(n5854_17),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_20),
    .I3(n5900_23) 
);
defparam n5900_s15.INIT=16'h001F;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s16.INIT=16'h5300;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s10.INIT=16'h0503;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5854_17),
    .I1(n5851_26),
    .I2(n5901_19),
    .I3(ff_priority[0]) 
);
defparam n5901_s11.INIT=16'hC0A0;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache1_data_mask[0]),
    .I2(n5854_18),
    .I3(n6411_13) 
);
defparam n5901_s12.INIT=16'hCA00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache3_data_mask[0]),
    .I2(n5851_26),
    .I3(n6411_9) 
);
defparam n5901_s13.INIT=16'hCA00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5854_17),
    .I3(n6188_8) 
);
defparam n5901_s14.INIT=16'hCA00;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5851_25),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_20),
    .I3(n5901_23) 
);
defparam n5901_s15.INIT=16'h001F;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s16.INIT=16'h5300;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=16'h8000;
  LUT3 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache1_already_read_9),
    .I1(ff_vram_address_16_25),
    .I2(ff_vram_address_16_18) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=8'hB0;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache0_already_read),
    .I1(n18_3),
    .I2(n466_9),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h1000;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(ff_vram_address_16_25),
    .I1(ff_vram_address_16_18),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam n6693_s9.INIT=16'h00FB;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(n5284_7),
    .I1(n5851_29),
    .I2(ff_cache3_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s10.INIT=16'h4000;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_cache_vram_write),
    .I1(ff_cache3_already_read_13),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h000D;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_19),
    .I1(ff_cache0_already_read_17),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(n5887_13),
    .I3(ff_cache3_already_read_13) 
);
defparam ff_cache1_address_16_s7.INIT=16'h0BBB;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(n5851_31),
    .I1(n5851_29),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_16_s7.INIT=16'h0F77;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache3_data_en),
    .I1(n5897_9),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache3_address_16_s9.INIT=16'hD000;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6409_11),
    .I1(n6693_18),
    .I2(n6693_20) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache2_data_en_s7 (
    .F(ff_cache2_data_en_12),
    .I0(ff_cache3_already_read_13),
    .I1(n5851_29),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache2_data_en_s7.INIT=16'h00BF;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache0_address_15_17),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h1;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n6409_11),
    .I1(n6693_18),
    .I2(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'hE0;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(w_pulse1),
    .I1(n369_8),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_valid_s6.INIT=16'h5C00;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(n5851_29),
    .I1(ff_cache1_address_16_15),
    .I2(ff_cache1_data_31_19) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h70;
  LUT2 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(n5851_31),
    .I1(n5851_29) 
);
defparam ff_cache2_data_mask_3_s12.INIT=4'h8;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_18),
    .I0(ff_cache1_already_read),
    .I1(n508_9),
    .I2(n1350_4),
    .I3(n5625_9) 
);
defparam ff_vram_address_16_s14.INIT=16'h004F;
  LUT2 n6411_s6 (
    .F(n6411_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6411_s6.INIT=4'h4;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n6695_s10.INIT=16'h8000;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(ff_priority[0]),
    .I1(ff_cache0_address_15_15),
    .I2(ff_priority[1]),
    .I3(n6695_18) 
);
defparam n6695_s11.INIT=16'hF400;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n6695_19),
    .I1(n6695_20),
    .I2(n6695_21),
    .I3(n6695_22) 
);
defparam n6695_s12.INIT=16'h00FE;
  LUT4 n5851_s19 (
    .F(n5851_22),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[16]) 
);
defparam n5851_s19.INIT=16'h4000;
  LUT4 n5851_s20 (
    .F(n5851_23),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[16]) 
);
defparam n5851_s20.INIT=16'hBF00;
  LUT3 n5851_s21 (
    .F(n5851_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5851_s21.INIT=8'hD3;
  LUT2 n5851_s22 (
    .F(n5851_25),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache0_data_en) 
);
defparam n5851_s22.INIT=4'h4;
  LUT2 n5851_s23 (
    .F(n5851_26),
    .I0(n5873_17),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s23.INIT=4'h4;
  LUT4 n5851_s24 (
    .F(n5851_27),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5851_s24.INIT=16'hCACC;
  LUT4 n5852_s16 (
    .F(n5852_19),
    .I0(n5852_24),
    .I1(n5852_25),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s16.INIT=16'hCACC;
  LUT2 n5852_s17 (
    .F(n5852_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5852_s17.INIT=4'h6;
  LUT4 n5852_s18 (
    .F(n5852_21),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5852_s18.INIT=16'hCACC;
  LUT4 n5852_s19 (
    .F(n5852_22),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5852_s19.INIT=16'hCACC;
  LUT4 n5852_s20 (
    .F(n5852_23),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s20.INIT=16'hCACC;
  LUT4 n5853_s16 (
    .F(n5853_19),
    .I0(n5853_23),
    .I1(n5853_24),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s16.INIT=16'hCACC;
  LUT4 n5853_s17 (
    .F(n5853_20),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s17.INIT=16'hCACC;
  LUT4 n5853_s18 (
    .F(n5853_21),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5853_s18.INIT=16'hCACC;
  LUT4 n5853_s19 (
    .F(n5853_22),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s19.INIT=16'hCACC;
  LUT2 n5854_s14 (
    .F(n5854_17),
    .I0(n5873_18),
    .I1(ff_cache2_data_en) 
);
defparam n5854_s14.INIT=4'h4;
  LUT2 n5854_s15 (
    .F(n5854_18),
    .I0(n6695_15),
    .I1(ff_cache1_data_en) 
);
defparam n5854_s15.INIT=4'h4;
  LUT4 n5854_s16 (
    .F(n5854_19),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5854_s16.INIT=16'hCACC;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[12]) 
);
defparam n5855_s14.INIT=16'h4000;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[12]) 
);
defparam n5855_s15.INIT=16'hBF00;
  LUT4 n5855_s16 (
    .F(n5855_19),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5855_s16.INIT=16'hCACC;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[11]) 
);
defparam n5856_s13.INIT=16'hBF00;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[11]) 
);
defparam n5856_s14.INIT=16'h4000;
  LUT4 n5856_s15 (
    .F(n5856_18),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5856_s15.INIT=16'hCACC;
  LUT4 n5856_s16 (
    .F(n5856_19),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s16.INIT=16'hCACC;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[10]) 
);
defparam n5857_s13.INIT=16'hBF00;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[10]) 
);
defparam n5857_s14.INIT=16'h4000;
  LUT4 n5857_s15 (
    .F(n5857_18),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5857_s15.INIT=16'hCACC;
  LUT4 n5857_s16 (
    .F(n5857_19),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s16.INIT=16'hCACC;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s14.INIT=16'hCACC;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[8]) 
);
defparam n5859_s14.INIT=16'hBF00;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[8]) 
);
defparam n5859_s15.INIT=16'h4000;
  LUT4 n5859_s16 (
    .F(n5859_19),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s16.INIT=16'hCACC;
  LUT4 n5860_s14 (
    .F(n5860_17),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s14.INIT=16'hCACC;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[6]) 
);
defparam n5861_s14.INIT=16'hBF00;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[6]) 
);
defparam n5861_s15.INIT=16'h4000;
  LUT4 n5861_s16 (
    .F(n5861_19),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s16.INIT=16'hCACC;
  LUT4 n5862_s14 (
    .F(n5862_17),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[5]) 
);
defparam n5862_s14.INIT=16'hBF00;
  LUT4 n5862_s15 (
    .F(n5862_18),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[5]) 
);
defparam n5862_s15.INIT=16'h4000;
  LUT4 n5862_s16 (
    .F(n5862_19),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s16.INIT=16'hCACC;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[4]) 
);
defparam n5863_s14.INIT=16'hBF00;
  LUT4 n5863_s15 (
    .F(n5863_18),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[4]) 
);
defparam n5863_s15.INIT=16'h4000;
  LUT4 n5863_s16 (
    .F(n5863_19),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s16.INIT=16'hCACC;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[3]) 
);
defparam n5864_s14.INIT=16'hBF00;
  LUT4 n5864_s15 (
    .F(n5864_18),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[3]) 
);
defparam n5864_s15.INIT=16'h4000;
  LUT4 n5864_s16 (
    .F(n5864_19),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s16.INIT=16'hCACC;
  LUT4 n5865_s14 (
    .F(n5865_17),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address[2]) 
);
defparam n5865_s14.INIT=16'h4000;
  LUT4 n5865_s15 (
    .F(n5865_18),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_address[2]) 
);
defparam n5865_s15.INIT=16'hBF00;
  LUT4 n5865_s16 (
    .F(n5865_19),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s16.INIT=16'hCACC;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s13.INIT=16'hCACC;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s14.INIT=16'hCACC;
  LUT4 n5866_s15 (
    .F(n5866_18),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s15.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_17),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s11.INIT=16'hCACC;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s12.INIT=16'hCACC;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s13.INIT=16'hCACC;
  LUT2 n5868_s15 (
    .F(n5868_18),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5868_s15.INIT=4'h1;
  LUT2 n5868_s16 (
    .F(n5868_19),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5868_s16.INIT=4'h4;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s11.INIT=16'h3533;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s13.INIT=16'hCACC;
  LUT4 n5869_s14 (
    .F(n5869_17),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s14.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s11.INIT=16'hCACC;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s12.INIT=16'hCACC;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s13.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_17),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s11.INIT=16'hCACC;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s12.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5873_s14.INIT=16'h8000;
  LUT4 n5873_s15 (
    .F(n5873_18),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5873_s15.INIT=16'h8000;
  LUT4 n5874_s14 (
    .F(n5874_17),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s14.INIT=16'hCACC;
  LUT4 n5874_s15 (
    .F(n5874_18),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s15.INIT=16'hCACC;
  LUT4 n5874_s16 (
    .F(n5874_19),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s16.INIT=16'hCACC;
  LUT4 n5874_s17 (
    .F(n5874_20),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s17.INIT=16'hCACC;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s11.INIT=16'hCACC;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s12.INIT=16'hCACC;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s12.INIT=16'hCACC;
  LUT4 n5876_s13 (
    .F(n5876_16),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_17),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s12.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s10.INIT=16'hCACC;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s11.INIT=16'hCACC;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5878_s12.INIT=16'hBF00;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data[19]) 
);
defparam n5878_s13.INIT=16'h4000;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s11.INIT=16'hCACC;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s12.INIT=16'hCACC;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s12.INIT=16'hCACC;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s13.INIT=16'hCACC;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s13.INIT=16'hCACC;
  LUT4 n5881_s14 (
    .F(n5881_17),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s11.INIT=16'hCACC;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s12.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(n6695_15),
    .I1(n5880_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data[15]) 
);
defparam n5882_s13.INIT=16'h4000;
  LUT4 n5882_s14 (
    .F(n5882_17),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(n5880_12),
    .I3(w_command_vram_wdata[15]) 
);
defparam n5882_s14.INIT=16'hBF00;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s10.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s12.INIT=16'hCACC;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s13.INIT=16'hCACC;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s11.INIT=16'hCACC;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s12.INIT=16'hCACC;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s10.INIT=16'hCACC;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s11.INIT=16'hCACC;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s12.INIT=16'hCACC;
  LUT4 n5885_s13 (
    .F(n5885_16),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s13.INIT=16'hCACC;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s11.INIT=16'hCACC;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s12.INIT=16'hCACC;
  LUT4 n5886_s13 (
    .F(n5886_16),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s13.INIT=16'hCACC;
  LUT4 n5887_s15 (
    .F(n5887_18),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s15.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_17),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s11.INIT=16'hCACC;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s12.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_16),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_17),
    .I0(n5880_12),
    .I1(w_command_vram_wdata[8]),
    .I2(n5852_20),
    .I3(n5866_7) 
);
defparam n5889_s14.INIT=16'h00F1;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s12.INIT=16'hCACC;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_17),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s12.INIT=16'hCACC;
  LUT4 n5891_s13 (
    .F(n5891_16),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s13.INIT=16'hCACC;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s12.INIT=16'hCACC;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s12.INIT=16'hCACC;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s13.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_17),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s12.INIT=16'hCACC;
  LUT4 n5894_s13 (
    .F(n5894_16),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s13.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_17),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5894_s15 (
    .F(n5894_18),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s15.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5873_18),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s11.INIT=16'hCACC;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s12.INIT=16'hCACC;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s13.INIT=16'hCACC;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5873_17),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s10.INIT=16'hCACC;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s11.INIT=16'hCACC;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s12.INIT=16'h3533;
  LUT4 n5897_s14 (
    .F(n5897_17),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s14.INIT=16'hCACC;
  LUT4 n5897_s15 (
    .F(n5897_18),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s15.INIT=16'h3533;
  LUT4 n5899_s18 (
    .F(n5899_21),
    .I0(ff_cache0_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache0_address_15_15),
    .I3(ff_cache0_data_en) 
);
defparam n5899_s18.INIT=16'hCACC;
  LUT4 n5899_s19 (
    .F(n5899_22),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5899_s19.INIT=16'hCACC;
  LUT3 n5900_s17 (
    .F(n5900_20),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5900_s17.INIT=8'hB0;
  LUT3 n5901_s17 (
    .F(n5901_20),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5901_s17.INIT=8'hB0;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_address_15_s10.INIT=16'h8000;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(n5887_9),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_vram_address_16_s16 (
    .F(ff_vram_address_16_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_already_read),
    .I3(n592_9) 
);
defparam ff_vram_address_16_s16.INIT=16'h0B00;
  LUT4 ff_vram_address_16_s17 (
    .F(ff_vram_address_16_21),
    .I0(ff_cache2_already_read),
    .I1(n52_3),
    .I2(n550_9),
    .I3(ff_cache2_data_en) 
);
defparam ff_vram_address_16_s17.INIT=16'h1000;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(n5873_18),
    .I1(ff_priority[1]),
    .I2(n5873_17),
    .I3(ff_priority[0]) 
);
defparam n6695_s13.INIT=16'hF0BB;
  LUT3 n6695_s14 (
    .F(n6695_19),
    .I0(n5873_18),
    .I1(n6188_8),
    .I2(ff_cache2_data_en) 
);
defparam n6695_s14.INIT=8'h40;
  LUT3 n6695_s15 (
    .F(n6695_20),
    .I0(n5873_17),
    .I1(n6411_9),
    .I2(ff_cache3_data_en) 
);
defparam n6695_s15.INIT=8'h40;
  LUT4 n6695_s16 (
    .F(n6695_21),
    .I0(n6695_15),
    .I1(ff_cache1_data_en),
    .I2(ff_flush_state[0]),
    .I3(n6411_11) 
);
defparam n6695_s16.INIT=16'hF400;
  LUT3 n6695_s17 (
    .F(n6695_22),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_address_15_15),
    .I2(n6409_11) 
);
defparam n6695_s17.INIT=8'hD0;
  LUT3 n5852_s21 (
    .F(n5852_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_cache1_address[15]) 
);
defparam n5852_s21.INIT=8'h01;
  LUT3 n5852_s22 (
    .F(n5852_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[15]) 
);
defparam n5852_s22.INIT=8'h01;
  LUT3 n5853_s20 (
    .F(n5853_23),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_cache1_address[14]) 
);
defparam n5853_s20.INIT=8'h01;
  LUT3 n5853_s21 (
    .F(n5853_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[14]) 
);
defparam n5853_s21.INIT=8'h01;
  LUT4 n5868_s17 (
    .F(n5868_21),
    .I0(ff_priority[0]),
    .I1(n5868_16),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n5868_s17.INIT=16'h0007;
  LUT4 n5896_s14 (
    .F(n5896_18),
    .I0(ff_priority[0]),
    .I1(n5896_13),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5896_s14.INIT=16'h0700;
  LUT4 ff_cache2_data_en_s8 (
    .F(ff_cache2_data_en_14),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(n5284_7),
    .I3(ff_cache2_already_read_19) 
);
defparam ff_cache2_data_en_s8.INIT=16'h00F7;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(n5284_7),
    .I1(n5643_9),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s10.INIT=16'h1000;
  LUT4 n5897_s17 (
    .F(n5897_21),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5897_18),
    .I3(n5897_29) 
);
defparam n5897_s17.INIT=16'h00BF;
  LUT4 n5896_s15 (
    .F(n5896_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5896_15),
    .I3(n5896_22) 
);
defparam n5896_s15.INIT=16'h00BF;
  LUT4 n5869_s15 (
    .F(n5869_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5869_14),
    .I3(n5869_23) 
);
defparam n5869_s15.INIT=16'h00BF;
  LUT3 n6411_s7 (
    .F(n6411_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6411_s7.INIT=8'h10;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(n5866_7),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0001;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_13),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 ff_busy_s5 (
    .F(ff_busy_11),
    .I0(w_command_vram_valid),
    .I1(ff_busy_13),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_busy_s5.INIT=16'hFFF4;
  LUT4 ff_vram_address_16_s18 (
    .F(ff_vram_address_16_23),
    .I0(ff_vram_address_16_15),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s18.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_vram_wdata_31_8),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache3_data_31_18),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(ff_cache2_data_31_16),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(ff_cache1_data_31_23),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0004;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(n5625_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5625_s5.INIT=16'h54FF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(n1350_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5633_s5.INIT=16'h54FF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5638_s5.INIT=16'h54FF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(n5643_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5643_s6.INIT=16'h54FF;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hBF00;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache3_data_31_18),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(ff_cache2_data_31_16),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(ff_cache1_data_31_23),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0400;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(n5625_9),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5643_10) 
);
defparam n5624_s4.INIT=16'h45FF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(n1350_4),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5643_10) 
);
defparam n5632_s5.INIT=16'h45FF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5643_10) 
);
defparam n5637_s5.INIT=16'h45FF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(n5643_9),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5643_10) 
);
defparam n5642_s4.INIT=16'h45FF;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hBF00;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache3_data_31_18),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(ff_cache2_data_31_16),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(ff_cache1_data_31_23),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0400;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(n5625_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5623_s4.INIT=16'h45FF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(n1350_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5631_s5.INIT=16'h45FF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5636_s5.INIT=16'h45FF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(n5643_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5641_s4.INIT=16'h45FF;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h7F00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(ff_cache3_data_31_18),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s10.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_data_31_16),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s8.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(ff_cache1_data_31_23),
    .I1(n5284_7),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s8.INIT=16'h4000;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(n5625_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5622_s4.INIT=16'h15FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(n1350_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5630_s5.INIT=16'h15FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5635_s5.INIT=16'h15FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(n5643_9),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5643_10) 
);
defparam n5640_s4.INIT=16'h15FF;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n5851_s25 (
    .F(n5851_29),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_9) 
);
defparam n5851_s25.INIT=16'h4500;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_19),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h1000;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_14),
    .I3(n5643_10) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h4F00;
  LUT3 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(ff_cache3_address_16_14),
    .I1(n69_3),
    .I2(ff_cache3_data_en) 
);
defparam ff_cache3_data_31_s11.INIT=8'h45;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h004F;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_17),
    .I0(n5873_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s11.INIT=16'h4000;
  LUT4 n5890_s16 (
    .F(n5890_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5890_17),
    .I3(ff_cache_vram_write) 
);
defparam n5890_s16.INIT=16'h00F7;
  LUT3 n5887_s17 (
    .F(n5887_21),
    .I0(n5887_18),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5887_s17.INIT=8'h40;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_19),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5284_7) 
);
defparam ff_cache3_address_16_s12.INIT=16'h7F00;
  LUT3 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_17),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache3_already_read_s11.INIT=8'h80;
  LUT4 n5851_s26 (
    .F(n5851_31),
    .I0(n5873_18),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache2_data_en) 
);
defparam n5851_s26.INIT=16'h1000;
  LUT3 n5893_s16 (
    .F(n5893_20),
    .I0(n5893_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5893_s16.INIT=8'h10;
  LUT3 n5886_s15 (
    .F(n5886_19),
    .I0(n5886_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5886_s15.INIT=8'h10;
  LUT3 n5885_s14 (
    .F(n5885_18),
    .I0(n5885_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5885_s14.INIT=8'h10;
  LUT3 n5871_s15 (
    .F(n5871_19),
    .I0(n5871_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5871_s15.INIT=8'h10;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_19),
    .I0(n5284_7),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(w_command_vram_rdata_en) 
);
defparam ff_cache2_already_read_s12.INIT=16'h2000;
  LUT4 n5897_s18 (
    .F(n5897_23),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5897_13),
    .I3(n5867_20) 
);
defparam n5897_s18.INIT=16'hFB00;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_15),
    .I0(n6695_15),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hDF00;
  LUT3 n5897_s19 (
    .F(n5897_25),
    .I0(n5897_18),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5897_s19.INIT=8'h20;
  LUT3 n5871_s16 (
    .F(n5871_21),
    .I0(n5871_14),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5871_s16.INIT=8'h10;
  LUT4 n5866_s17 (
    .F(n5866_21),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5866_17),
    .I3(ff_cache_vram_write) 
);
defparam n5866_s17.INIT=16'h00FB;
  LUT4 n6695_s18 (
    .F(n6695_24),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n6695_15),
    .I3(n6695_16) 
);
defparam n6695_s18.INIT=16'h00BF;
  LUT3 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam ff_cache1_data_31_s13.INIT=8'h20;
  LUT4 n5887_s18 (
    .F(n5887_23),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5887_14),
    .I3(n5867_20) 
);
defparam n5887_s18.INIT=16'hFB00;
  LUT4 ff_cache3_data_31_s12 (
    .F(ff_cache3_data_31_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_already_read_21),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_data_31_s12.INIT=16'hB000;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_17),
    .I0(ff_cache0_address_15_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s11.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s12 (
    .F(ff_cache0_address_15_19),
    .I0(ff_cache3_already_read_13),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s12.INIT=16'hFD00;
  LUT3 n5897_s20 (
    .F(n5897_27),
    .I0(n5897_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5897_s20.INIT=8'h01;
  LUT3 n5888_s16 (
    .F(n5888_20),
    .I0(n5888_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5888_s16.INIT=8'h02;
  LUT3 n5885_s15 (
    .F(n5885_20),
    .I0(n5885_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5885_s15.INIT=8'h01;
  LUT4 n5876_s16 (
    .F(n5876_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5876_17),
    .I3(n5883_18) 
);
defparam n5876_s16.INIT=16'hEF00;
  LUT4 n5874_s18 (
    .F(n5874_22),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5874_20),
    .I3(n5851_37) 
);
defparam n5874_s18.INIT=16'hEF00;
  LUT3 n5869_s16 (
    .F(n5869_21),
    .I0(n5869_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5869_s16.INIT=8'h01;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=8'h02;
  LUT4 n5899_s20 (
    .F(n5899_24),
    .I0(n5851_25),
    .I1(n6695_15),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n5899_s20.INIT=16'hCF55;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(w_command_vram_wdata[13]),
    .I1(ff_cache1_data[13]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s14.INIT=16'hACAA;
  LUT4 n5880_s15 (
    .F(n5880_19),
    .I0(w_command_vram_wdata[17]),
    .I1(ff_cache1_data[17]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s15.INIT=16'hACAA;
  LUT4 ff_cache2_already_read_s13 (
    .F(ff_cache2_already_read_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache2_already_read_s13.INIT=16'hB0BB;
  LUT4 ff_vram_address_16_s19 (
    .F(ff_vram_address_16_25),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_vram_address_16_20),
    .I3(ff_vram_address_16_21) 
);
defparam ff_vram_address_16_s19.INIT=16'h000B;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n5643_10),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_address_16_12),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'hD0DD;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n1217_3),
    .I1(n518_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hACAA;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n1216_3),
    .I1(n517_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hACAA;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n1215_3),
    .I1(n516_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hACAA;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n1214_3),
    .I1(n515_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hACAA;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n1213_3),
    .I1(n514_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hACAA;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n1212_3),
    .I1(n513_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hACAA;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n1211_3),
    .I1(n512_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hACAA;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n1210_3),
    .I1(n511_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hACAA;
  LUT4 n5883_s14 (
    .F(n5883_18),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s14.INIT=16'h0001;
  LUT4 n5867_s16 (
    .F(n5867_20),
    .I0(n5851_37),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s16.INIT=16'h0002;
  LUT4 n6695_s19 (
    .F(n6695_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache_vram_write) 
);
defparam n6695_s19.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(ff_cache2_already_read_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0001;
  LUT4 n6693_s11 (
    .F(n6693_18),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s11.INIT=16'h0001;
  LUT4 n5874_s19 (
    .F(n5874_24),
    .I0(n5866_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s19.INIT=16'h0001;
  LUT4 n5851_s27 (
    .F(n5851_33),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5866_7) 
);
defparam n5851_s27.INIT=16'h00FE;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5901_s19 (
    .F(n5901_23),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5901_s19.INIT=16'hE00E;
  LUT4 n5900_s19 (
    .F(n5900_23),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5900_s19.INIT=16'hE00E;
  LUT4 n5898_s21 (
    .F(n5898_25),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5898_s21.INIT=16'hE00E;
  LUT4 n5897_s21 (
    .F(n5897_29),
    .I0(w_command_vram_wdata[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5880_12) 
);
defparam n5897_s21.INIT=16'h007D;
  LUT4 n5896_s16 (
    .F(n5896_22),
    .I0(w_command_vram_wdata[1]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5880_12) 
);
defparam n5896_s16.INIT=16'h007D;
  LUT4 n5895_s15 (
    .F(n5895_19),
    .I0(w_command_vram_wdata[2]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5895_s15.INIT=16'hE00E;
  LUT4 n5894_s17 (
    .F(n5894_21),
    .I0(w_command_vram_wdata[3]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5894_s17.INIT=16'hE00E;
  LUT4 n5893_s17 (
    .F(n5893_22),
    .I0(w_command_vram_wdata[4]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s17.INIT=16'hE00E;
  LUT4 n5892_s15 (
    .F(n5892_19),
    .I0(w_command_vram_wdata[5]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s15.INIT=16'hE00E;
  LUT4 n5891_s15 (
    .F(n5891_19),
    .I0(w_command_vram_wdata[6]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5891_s15.INIT=16'hE00E;
  LUT4 n5890_s17 (
    .F(n5890_22),
    .I0(w_command_vram_wdata[7]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5890_s17.INIT=16'hE00E;
  LUT4 n5888_s17 (
    .F(n5888_22),
    .I0(w_command_vram_wdata[9]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5888_s17.INIT=16'hE00E;
  LUT3 n5887_s19 (
    .F(n5887_25),
    .I0(w_command_vram_wdata[10]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5887_s19.INIT=8'h82;
  LUT4 n5886_s16 (
    .F(n5886_21),
    .I0(w_command_vram_wdata[11]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s16.INIT=16'hE00E;
  LUT3 n5884_s15 (
    .F(n5884_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[13]) 
);
defparam n5884_s15.INIT=8'h90;
  LUT4 n5883_s15 (
    .F(n5883_20),
    .I0(w_command_vram_wdata[14]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s15.INIT=16'hE00E;
  LUT4 n5881_s16 (
    .F(n5881_20),
    .I0(w_command_vram_wdata[16]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5866_7) 
);
defparam n5881_s16.INIT=16'h007D;
  LUT3 n5880_s16 (
    .F(n5880_21),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[17]) 
);
defparam n5880_s16.INIT=8'h90;
  LUT4 n5877_s15 (
    .F(n5877_19),
    .I0(w_command_vram_wdata[20]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s15.INIT=16'hE00E;
  LUT4 n5876_s17 (
    .F(n5876_22),
    .I0(w_command_vram_wdata[21]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s17.INIT=16'hE00E;
  LUT4 n5872_s14 (
    .F(n5872_18),
    .I0(w_command_vram_wdata[25]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5872_s14.INIT=16'hE00E;
  LUT4 n5870_s16 (
    .F(n5870_20),
    .I0(w_command_vram_wdata[27]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5870_s16.INIT=16'hE00E;
  LUT4 n5869_s17 (
    .F(n5869_23),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5880_12) 
);
defparam n5869_s17.INIT=16'h007D;
  LUT4 n5868_s18 (
    .F(n5868_23),
    .I0(w_command_vram_wdata[29]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s18.INIT=16'hE00E;
  LUT4 n5867_s17 (
    .F(n5867_22),
    .I0(w_command_vram_wdata[30]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s17.INIT=16'hE00E;
  LUT4 n5866_s18 (
    .F(n5866_23),
    .I0(w_command_vram_wdata[31]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s18.INIT=16'hE00E;
  LUT4 n5860_s16 (
    .F(n5860_20),
    .I0(w_command_vram_address[7]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s16.INIT=16'hE00E;
  LUT4 n5858_s16 (
    .F(n5858_20),
    .I0(w_command_vram_address[9]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5858_s16.INIT=16'hE00E;
  LUT4 n5854_s18 (
    .F(n5854_22),
    .I0(w_command_vram_address[13]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5854_s18.INIT=16'hE00E;
  LUT4 n5899_s21 (
    .F(n5899_26),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(n5880_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5899_s21.INIT=16'hE00E;
  LUT4 n5853_s22 (
    .F(n5853_26),
    .I0(w_command_vram_address[14]),
    .I1(n5853_19),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s22.INIT=16'hE00E;
  LUT4 n5852_s23 (
    .F(n5852_27),
    .I0(w_command_vram_address[15]),
    .I1(n5852_19),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s23.INIT=16'hE00E;
  LUT4 n5897_s22 (
    .F(n5897_31),
    .I0(n5897_13),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5897_s22.INIT=16'h2000;
  LUT4 n5894_s18 (
    .F(n5894_23),
    .I0(n5894_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5894_s18.INIT=16'h2000;
  LUT4 n5892_s16 (
    .F(n5892_21),
    .I0(n5892_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5892_s16.INIT=16'h2000;
  LUT4 n5890_s18 (
    .F(n5890_24),
    .I0(n5890_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5890_s18.INIT=16'h2000;
  LUT4 n5881_s17 (
    .F(n5881_22),
    .I0(n5881_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5881_s17.INIT=16'h2000;
  LUT4 n5869_s18 (
    .F(n5869_25),
    .I0(n5869_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5869_s18.INIT=16'h2000;
  LUT4 n5868_s19 (
    .F(n5868_25),
    .I0(n5868_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5868_s19.INIT=16'h2000;
  LUT4 n5866_s19 (
    .F(n5866_25),
    .I0(n5866_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5866_s19.INIT=16'h2000;
  LUT4 ff_cache2_data_en_s9 (
    .F(ff_cache2_data_en_16),
    .I0(n6693_18),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam ff_cache2_data_en_s9.INIT=16'h4555;
  LUT4 n5894_s19 (
    .F(n5894_25),
    .I0(n5894_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5894_s19.INIT=16'h0200;
  LUT4 n5893_s18 (
    .F(n5893_24),
    .I0(n5893_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5893_s18.INIT=16'h0200;
  LUT4 n5882_s15 (
    .F(n5882_19),
    .I0(n5882_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5882_s15.INIT=16'h0200;
  LUT4 n5876_s18 (
    .F(n5876_24),
    .I0(n5876_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5876_s18.INIT=16'h0200;
  LUT4 n5874_s20 (
    .F(n5874_26),
    .I0(n5874_18),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5874_s20.INIT=16'h0200;
  LUT4 n5872_s15 (
    .F(n5872_20),
    .I0(n5872_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5872_s15.INIT=16'h0200;
  LUT4 n5868_s20 (
    .F(n5868_27),
    .I0(n5868_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5868_s20.INIT=16'h0200;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(n6693_18),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache3_data_en_s6.INIT=16'h5455;
  LUT4 n5895_s16 (
    .F(n5895_21),
    .I0(n5895_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5895_s16.INIT=16'h2000;
  LUT4 n5894_s20 (
    .F(n5894_27),
    .I0(n5894_17),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5894_s20.INIT=16'h2000;
  LUT4 n5889_s15 (
    .F(n5889_19),
    .I0(n5889_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s15.INIT=16'h2000;
  LUT4 n5886_s17 (
    .F(n5886_23),
    .I0(n5886_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s17.INIT=16'h2000;
  LUT4 n5881_s18 (
    .F(n5881_24),
    .I0(n5881_17),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5881_s18.INIT=16'h2000;
  LUT4 n5874_s21 (
    .F(n5874_28),
    .I0(n5874_20),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s21.INIT=16'h2000;
  LUT4 n5871_s17 (
    .F(n5871_23),
    .I0(n5871_17),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s17.INIT=16'h2000;
  LUT4 n5867_s18 (
    .F(n5867_24),
    .I0(n5867_16),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s18.INIT=16'h2000;
  LUT4 ff_vram_address_16_s20 (
    .F(ff_vram_address_16_27),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_vram_address_16_s20.INIT=16'h0700;
  LUT3 n5894_s21 (
    .F(n5894_29),
    .I0(n124_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5894_s21.INIT=8'h40;
  LUT4 n5882_s16 (
    .F(n5882_21),
    .I0(n6188_8),
    .I1(n5882_14),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5882_s16.INIT=16'h0777;
  LUT4 n5869_s19 (
    .F(n5869_27),
    .I0(n6409_11),
    .I1(n5869_17),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5869_s19.INIT=16'h0777;
  LUT4 n5865_s17 (
    .F(n5865_21),
    .I0(n6409_11),
    .I1(n5865_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5865_s17.INIT=16'h0777;
  LUT4 n5864_s17 (
    .F(n5864_21),
    .I0(n6188_8),
    .I1(n5864_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5864_s17.INIT=16'h0777;
  LUT4 n5863_s17 (
    .F(n5863_21),
    .I0(n6409_11),
    .I1(n5863_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5863_s17.INIT=16'h0777;
  LUT4 n5862_s17 (
    .F(n5862_21),
    .I0(n6409_11),
    .I1(n5862_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5862_s17.INIT=16'h0777;
  LUT4 n5861_s17 (
    .F(n5861_21),
    .I0(n6409_11),
    .I1(n5861_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5861_s17.INIT=16'h0777;
  LUT4 n5859_s17 (
    .F(n5859_21),
    .I0(n6188_8),
    .I1(n5859_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5859_s17.INIT=16'h0777;
  LUT4 n5855_s17 (
    .F(n5855_21),
    .I0(n6411_9),
    .I1(n5855_19),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5855_s17.INIT=16'h0777;
  LUT4 n5853_s23 (
    .F(n5853_28),
    .I0(n6411_9),
    .I1(n5853_20),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5853_s23.INIT=16'h0777;
  LUT4 n5852_s24 (
    .F(n5852_29),
    .I0(n6411_9),
    .I1(n5852_21),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5852_s24.INIT=16'h0777;
  LUT4 n5851_s28 (
    .F(n5851_35),
    .I0(n6188_8),
    .I1(n5851_27),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5851_s28.INIT=16'h0777;
  LUT3 n5851_s29 (
    .F(n5851_37),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_write) 
);
defparam n5851_s29.INIT=8'h07;
  LUT4 n6693_s12 (
    .F(n6693_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam n6693_s12.INIT=16'h0007;
  LUT3 n5874_s22 (
    .F(n5874_30),
    .I0(n104_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5874_s22.INIT=8'h40;
  LUT3 n5853_s24 (
    .F(n5853_30),
    .I0(n83_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5853_s24.INIT=8'h40;
  LUT3 n5852_s25 (
    .F(n5852_31),
    .I0(n82_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5852_s25.INIT=8'h40;
  LUT4 n5898_s22 (
    .F(n5898_27),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_en),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5898_s22.INIT=16'h000B;
  LUT4 n5881_s19 (
    .F(n5881_26),
    .I0(ff_flush_state[2]),
    .I1(n5881_9),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5881_s19.INIT=16'h000D;
  LUT3 n5853_s25 (
    .F(n5853_32),
    .I0(n5853_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5853_s25.INIT=8'h01;
  LUT3 n5852_s26 (
    .F(n5852_33),
    .I0(n5852_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5852_s26.INIT=8'h01;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_cache1_data_mask_3_19),
    .I1(ff_cache_vram_rdata_en_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h0004;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_12),
    .I0(n6693_20),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s6.INIT=8'h02;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam n6694_s7.INIT=16'h0010;
  LUT4 ff_cache_vram_rdata_7_s8 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(w_command_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_7_s8.INIT=16'hEF00;
  LUT4 n5870_s17 (
    .F(n5870_22),
    .I0(n100_6),
    .I1(n100_7),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5870_s17.INIT=16'h3500;
  LUT4 n5871_s18 (
    .F(n5871_25),
    .I0(n5851_37),
    .I1(n101_6),
    .I2(n101_7),
    .I3(ff_priority[1]) 
);
defparam n5871_s18.INIT=16'h5044;
  LUT4 n5876_s19 (
    .F(n5876_26),
    .I0(n106_6),
    .I1(n106_7),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5876_s19.INIT=16'h3500;
  LUT4 n5877_s16 (
    .F(n5877_21),
    .I0(n5851_37),
    .I1(n107_6),
    .I2(n107_7),
    .I3(ff_priority[1]) 
);
defparam n5877_s16.INIT=16'h5044;
  LUT4 n5887_s20 (
    .F(n5887_27),
    .I0(n5867_26),
    .I1(n117_6),
    .I2(n117_7),
    .I3(ff_priority[1]) 
);
defparam n5887_s20.INIT=16'hA088;
  LUT4 n5888_s18 (
    .F(n5888_24),
    .I0(n118_6),
    .I1(n118_7),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5888_s18.INIT=16'h3500;
  LUT4 n5891_s16 (
    .F(n5891_21),
    .I0(n121_6),
    .I1(n121_7),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5891_s16.INIT=16'h3500;
  LUT4 n5892_s17 (
    .F(n5892_23),
    .I0(n122_6),
    .I1(n122_7),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5892_s17.INIT=16'h3500;
  LUT4 n5893_s19 (
    .F(n5893_26),
    .I0(n123_6),
    .I1(n123_7),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5893_s19.INIT=16'h3500;
  LUT4 n5897_s23 (
    .F(n5897_33),
    .I0(n5867_26),
    .I1(n127_6),
    .I2(n127_7),
    .I3(ff_priority[1]) 
);
defparam n5897_s23.INIT=16'hA088;
  LUT4 ff_busy_s6 (
    .F(ff_busy_13),
    .I0(n6694_15),
    .I1(ff_cache_vram_rdata_7_12),
    .I2(w_cache_vram_rdata_en),
    .I3(n5874_24) 
);
defparam ff_busy_s6.INIT=16'hFE00;
  LUT4 ff_cache0_address_15_s13 (
    .F(ff_cache0_address_15_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(n5022_10) 
);
defparam ff_cache0_address_15_s13.INIT=16'hB000;
  LUT4 n5898_s23 (
    .F(n5898_29),
    .I0(n5898_13),
    .I1(n5898_14),
    .I2(n5851_29),
    .I3(n5883_18) 
);
defparam n5898_s23.INIT=16'hE000;
  LUT4 ff_cache3_data_31_s13 (
    .F(ff_cache3_data_31_22),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_20),
    .I2(n6693_18),
    .I3(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache3_data_31_s13.INIT=16'hE000;
  LUT3 ff_cache1_data_31_s15 (
    .F(ff_cache1_data_31_25),
    .I0(n6693_18),
    .I1(ff_cache_vram_rdata_en_14),
    .I2(ff_cache1_data_31_19) 
);
defparam ff_cache1_data_31_s15.INIT=8'h08;
  LUT3 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(ff_cache1_already_read_14),
    .I1(n6693_18),
    .I2(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache1_already_read_s10.INIT=8'h40;
  LUT4 ff_cache_vram_rdata_7_s9 (
    .F(ff_cache_vram_rdata_7_14),
    .I0(ff_cache_vram_rdata_7_12),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(n6693_18),
    .I3(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache_vram_rdata_7_s9.INIT=16'hE000;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_15),
    .I0(ff_cache2_already_read_19),
    .I1(ff_cache2_address_16_11),
    .I2(n6693_18),
    .I3(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache2_address_16_s9.INIT=16'hE000;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(n6693_18),
    .I3(ff_cache_vram_rdata_en_14) 
);
defparam ff_cache0_already_read_s12.INIT=16'hE000;
  LUT4 n5866_s20 (
    .F(n5866_27),
    .I0(n5866_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s20.INIT=16'h0200;
  LUT4 n5876_s20 (
    .F(n5876_28),
    .I0(n5876_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s20.INIT=16'h0200;
  LUT4 n5877_s17 (
    .F(n5877_23),
    .I0(n5877_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s17.INIT=16'h0200;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(n5885_13),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s16.INIT=16'h0200;
  LUT4 n5886_s18 (
    .F(n5886_25),
    .I0(n5886_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s18.INIT=16'h0200;
  LUT4 n5889_s16 (
    .F(n5889_21),
    .I0(n5889_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s16.INIT=16'h0200;
  LUT4 n5890_s19 (
    .F(n5890_26),
    .I0(n5890_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5890_s19.INIT=16'h0200;
  LUT4 n5891_s17 (
    .F(n5891_23),
    .I0(n5891_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5891_s17.INIT=16'h0200;
  LUT4 n5893_s20 (
    .F(n5893_28),
    .I0(n5893_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s20.INIT=16'h0200;
  LUT4 n5895_s17 (
    .F(n5895_23),
    .I0(n5895_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5895_s17.INIT=16'h0200;
  LUT4 n5867_s19 (
    .F(n5867_26),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_write),
    .I3(n5851_33) 
);
defparam n5867_s19.INIT=16'h00F8;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_23),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_11),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n553_30,
  w_register_write,
  ff_reset_n2_1,
  n517_4,
  ff_next_vram5_3_9,
  n2017_7,
  n1493_15,
  ff_next_vram2_7_9,
  n369_9,
  ff_busy,
  ff_bus_write,
  ff_bus_valid,
  ff_port1,
  w_pulse1,
  n369_8,
  ff_vram_wdata_mask_3_6,
  w_command_vram_rdata_en,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  ff_read_color_9,
  w_next_1_8,
  n1846_102,
  n1846_105,
  n1851_105,
  ff_read_color_13,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n553_30;
input w_register_write;
input ff_reset_n2_1;
input n517_4;
input ff_next_vram5_3_9;
input n2017_7;
input n1493_15;
input ff_next_vram2_7_9;
input n369_9;
input ff_busy;
input ff_bus_write;
input ff_bus_valid;
input ff_port1;
input w_pulse1;
input n369_8;
input ff_vram_wdata_mask_3_6;
input w_command_vram_rdata_en;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output ff_read_color_9;
output w_next_1_8;
output n1846_102;
output n1846_105;
output n1851_105;
output ff_read_color_13;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n2491_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n2575_3;
wire n2576_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n639_3;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n2708_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n2815_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1423_3;
wire n1921_6;
wire n1922_5;
wire n1923_5;
wire n1924_5;
wire n1925_5;
wire n1926_5;
wire n1927_5;
wire n1928_5;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1836_94;
wire n1837_91;
wire n1838_91;
wire n1839_91;
wire n1840_91;
wire n1841_91;
wire n1842_91;
wire n1843_91;
wire n1844_91;
wire n1845_91;
wire n1846_91;
wire n1847_91;
wire n1848_91;
wire n1849_91;
wire n1850_91;
wire n1851_91;
wire n1852_91;
wire n1867_95;
wire n1868_93;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1866_105;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1477_7;
wire n1476_7;
wire n1383_8;
wire n1338_9;
wire n1219_7;
wire n1218_7;
wire n316_7;
wire n1826_93;
wire n1825_92;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n2490_4;
wire n317_4;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n359_4;
wire n359_5;
wire n359_6;
wire n367_4;
wire n639_4;
wire n639_5;
wire n647_4;
wire n2707_4;
wire n1036_4;
wire n1036_5;
wire n1036_6;
wire n1037_5;
wire n1038_4;
wire n1038_5;
wire n1039_5;
wire n1040_5;
wire n1041_5;
wire n1042_4;
wire n1042_5;
wire n1042_6;
wire n1043_4;
wire n1043_5;
wire n1044_4;
wire n1044_5;
wire n1044_6;
wire n1077_5;
wire n1077_6;
wire n1077_7;
wire n1079_5;
wire n1162_4;
wire n1163_4;
wire n1164_4;
wire n1165_4;
wire n1166_4;
wire n1167_4;
wire n1168_4;
wire n1169_4;
wire n1297_4;
wire n1297_5;
wire n1935_9;
wire n1935_10;
wire n1936_10;
wire n1936_11;
wire n1936_12;
wire n1936_13;
wire n1937_9;
wire n1937_10;
wire n1937_11;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1836_96;
wire n1837_92;
wire n1837_93;
wire n1837_94;
wire n1838_92;
wire n1839_92;
wire n1839_93;
wire n1839_94;
wire n1840_92;
wire n1840_93;
wire n1841_92;
wire n1841_93;
wire n1841_94;
wire n1842_92;
wire n1842_93;
wire n1842_94;
wire n1843_92;
wire n1844_92;
wire n1844_93;
wire n1844_94;
wire n1845_92;
wire n1845_93;
wire n1845_94;
wire n1846_92;
wire n1846_93;
wire n1846_94;
wire n1846_95;
wire n1847_92;
wire n1847_93;
wire n1847_94;
wire n1847_95;
wire n1848_92;
wire n1848_93;
wire n1848_94;
wire n1848_95;
wire n1849_92;
wire n1849_93;
wire n1849_94;
wire n1849_95;
wire n1850_92;
wire n1850_93;
wire n1850_94;
wire n1850_95;
wire n1851_92;
wire n1851_94;
wire n1851_95;
wire n1852_93;
wire n1852_94;
wire ff_read_color_11;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1930_11;
wire n1930_12;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_13;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_cache_vram_write_16;
wire n1863_118;
wire n1861_113;
wire n1861_115;
wire n1818_152;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1477_8;
wire n1383_9;
wire n1826_94;
wire n1826_95;
wire n1826_96;
wire n1825_93;
wire n1825_94;
wire n1825_95;
wire n1824_91;
wire n1824_92;
wire n1824_93;
wire n1824_94;
wire n1823_91;
wire n1823_93;
wire n1822_92;
wire n1822_93;
wire n1822_94;
wire n1821_91;
wire n1821_92;
wire n1821_93;
wire n1820_91;
wire n1820_92;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1819_96;
wire n1934_13;
wire n1934_14;
wire n1933_14;
wire n1933_15;
wire n1933_16;
wire n1932_14;
wire n1931_13;
wire n1931_14;
wire n1930_13;
wire n1929_15;
wire n1864_115;
wire ff_xsel_1_13;
wire ff_state_0_13;
wire ff_state_0_14;
wire n1865_127;
wire n317_6;
wire n317_7;
wire n317_8;
wire n359_7;
wire n359_8;
wire n359_9;
wire n604_9;
wire n1036_7;
wire n1036_9;
wire n1037_6;
wire n1038_6;
wire n1038_7;
wire n1039_6;
wire n1040_6;
wire n1041_6;
wire n1041_7;
wire n1042_7;
wire n1043_7;
wire n1043_8;
wire n1044_7;
wire n1044_8;
wire n1077_8;
wire n1297_6;
wire n1935_13;
wire n1935_14;
wire n1935_16;
wire n1936_14;
wire n1936_15;
wire n1936_16;
wire n1937_12;
wire n1937_14;
wire n1937_15;
wire n1937_20;
wire n1938_14;
wire n1938_16;
wire n1938_17;
wire n1938_18;
wire n1938_19;
wire n1938_20;
wire n1836_100;
wire n1836_101;
wire n1836_102;
wire n1838_93;
wire n1839_95;
wire n1840_94;
wire n1841_95;
wire n1841_96;
wire n1841_97;
wire n1841_98;
wire n1841_99;
wire n1843_93;
wire n1844_95;
wire n1844_96;
wire n1845_95;
wire n1845_96;
wire n1846_96;
wire n1846_98;
wire n1846_99;
wire n1847_96;
wire n1847_97;
wire n1847_98;
wire n1848_96;
wire n1848_97;
wire n1848_98;
wire n1849_96;
wire n1849_97;
wire n1849_98;
wire n1850_96;
wire n1850_97;
wire n1850_98;
wire n1851_96;
wire n1851_98;
wire n1852_97;
wire n1852_100;
wire ff_transfer_ready_10;
wire ff_transfer_ready_11;
wire n1930_15;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_next_state_5_15;
wire ff_next_state_0_14;
wire ff_state_5_16;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_15;
wire ff_cache_flush_start_16;
wire ff_count_valid_15;
wire ff_count_valid_16;
wire n1863_120;
wire n1826_97;
wire n1826_98;
wire n1826_99;
wire n1826_100;
wire n1825_96;
wire n1824_95;
wire n1824_96;
wire n1824_97;
wire n1823_94;
wire n1823_95;
wire n1823_96;
wire n1823_97;
wire n1822_95;
wire n1822_96;
wire n1821_95;
wire n1821_96;
wire n1821_97;
wire n1820_95;
wire n1819_97;
wire n1819_98;
wire n1934_15;
wire n1934_16;
wire n1933_18;
wire n1933_19;
wire n1933_20;
wire n1933_22;
wire n1931_15;
wire n1930_16;
wire n1930_17;
wire n1930_18;
wire n1929_17;
wire n1864_116;
wire n359_10;
wire n359_11;
wire n359_12;
wire n1038_8;
wire n1038_9;
wire n1041_8;
wire n1043_9;
wire n1077_9;
wire n1935_17;
wire n1935_18;
wire n1935_19;
wire n1935_20;
wire n1935_21;
wire n1935_22;
wire n1936_17;
wire n1936_18;
wire n1936_19;
wire n1937_21;
wire n1937_22;
wire n1937_23;
wire n1937_24;
wire n1937_25;
wire n1937_26;
wire n1937_27;
wire n1938_22;
wire n1938_24;
wire n1836_104;
wire n1836_105;
wire n1846_100;
wire n1847_99;
wire n1848_99;
wire n1849_99;
wire n1850_100;
wire n1851_99;
wire n1851_100;
wire ff_transfer_ready_12;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_next_state_5_17;
wire ff_state_5_17;
wire ff_cache_flush_start_17;
wire ff_count_valid_17;
wire n1826_101;
wire n1826_102;
wire n1825_97;
wire n1825_98;
wire n1824_98;
wire n1823_98;
wire n1823_99;
wire n1822_97;
wire n1822_98;
wire n1821_98;
wire n1821_99;
wire n1821_100;
wire n1821_101;
wire n1821_102;
wire n1821_103;
wire n1820_97;
wire n1820_98;
wire n1819_99;
wire n1819_100;
wire n1819_101;
wire n1934_19;
wire n1933_23;
wire n1933_24;
wire n1933_26;
wire n1930_19;
wire n1930_20;
wire n1930_21;
wire n1930_22;
wire n1036_11;
wire n1935_23;
wire n1935_24;
wire n1935_25;
wire n1935_26;
wire n1826_103;
wire n1826_104;
wire n1825_99;
wire n1825_100;
wire n1824_99;
wire n1823_100;
wire n1823_101;
wire n1822_99;
wire n1822_100;
wire n1820_99;
wire n1820_100;
wire n1820_101;
wire n1819_102;
wire n1819_103;
wire n1934_20;
wire n1836_107;
wire n1818_155;
wire n1036_13;
wire n1852_102;
wire n1836_109;
wire n1867_98;
wire n1852_104;
wire n1851_103;
wire n1933_28;
wire n1935_28;
wire n1935_30;
wire n1938_26;
wire ff_cache_vram_write_19;
wire ff_transfer_ready_14;
wire n1036_15;
wire n1039_8;
wire n1040_9;
wire n1852_106;
wire n1852_108;
wire ff_next_state_5_19;
wire n1937_29;
wire n1934_22;
wire n1938_28;
wire n1938_30;
wire n1937_31;
wire n604_11;
wire n1933_30;
wire ff_state_5_19;
wire n1820_103;
wire ff_next_state_0_18;
wire n1861_117;
wire n1865_130;
wire n1930_24;
wire n1862_110;
wire ff_border_detect_9;
wire n1863_122;
wire n1862_112;
wire ff_next_state_0_20;
wire n1934_24;
wire n1938_32;
wire n1937_33;
wire n1929_19;
wire n1933_32;
wire n1865_132;
wire ff_sx_9_10;
wire n2707_6;
wire n2490_6;
wire n1850_102;
wire n1849_102;
wire n1848_102;
wire n1847_102;
wire n1846_107;
wire n1041_10;
wire n1040_11;
wire n1037_8;
wire n604_13;
wire n1937_35;
wire n1929_21;
wire ff_next_state_5_21;
wire n1937_37;
wire n1932_16;
wire n1227_6;
wire n1226_6;
wire n1225_6;
wire n1224_6;
wire n1223_6;
wire n1222_6;
wire n1221_6;
wire n1220_6;
wire n1852_110;
wire n1836_111;
wire n1043_11;
wire n317_10;
wire n1473_11;
wire n1472_11;
wire n1475_11;
wire n1474_11;
wire n1820_105;
wire n1821_105;
wire n1822_102;
wire n1823_103;
wire n1480_10;
wire n1480_12;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1481_12;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1484_12;
wire n1485_10;
wire n1485_12;
wire n1486_10;
wire n1487_10;
wire ff_next_state_5_23;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1000_2;
wire n1000_0_COUT;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1644_1_SUM;
wire n1644_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire w_cache_flush_end;
wire n5284_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT4 w_next_0_s0 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s0.INIT=16'h8FFF;
  LUT4 n2491_s0 (
    .F(n2491_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s0.INIT=16'h0100;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_next_sx[8]),
    .I1(n317_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n317_s0.INIT=16'hCCCA;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_next_sx[7]),
    .I1(n318_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n318_s0.INIT=16'h333A;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(w_next_sx[6]),
    .I1(n319_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n319_s0.INIT=16'hCCCA;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(w_next_sx[5]),
    .I1(n320_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n320_s0.INIT=16'hCCCA;
  LUT4 n321_s0 (
    .F(n321_3),
    .I0(w_next_sx[4]),
    .I1(n321_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n321_s0.INIT=16'hCCCA;
  LUT4 n322_s0 (
    .F(n322_3),
    .I0(w_next_sx[3]),
    .I1(n322_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n322_s0.INIT=16'hCCCA;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(w_next_sx[2]),
    .I1(n323_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n323_s0.INIT=16'hCCCA;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(w_next_sx[1]),
    .I1(n324_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n324_s0.INIT=16'hCCCA;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(w_next_sx[0]),
    .I1(n325_4),
    .I2(n317_10),
    .I3(ff_start) 
);
defparam n325_s0.INIT=16'hCCCA;
  LUT4 n359_s0 (
    .F(n359_3),
    .I0(n359_4),
    .I1(w_register_write),
    .I2(n359_5),
    .I3(n359_6) 
);
defparam n359_s0.INIT=16'hFF10;
  LUT4 n367_s0 (
    .F(n367_3),
    .I0(n359_4),
    .I1(w_register_write),
    .I2(n359_5),
    .I3(n367_4) 
);
defparam n367_s0.INIT=16'hFF10;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT4 n2575_s0 (
    .F(n2575_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(n2490_4),
    .I3(w_register_num[2]) 
);
defparam n2575_s0.INIT=16'h4000;
  LUT4 n2576_s0 (
    .F(n2576_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(n2490_4),
    .I3(w_register_num[2]) 
);
defparam n2576_s0.INIT=16'h1000;
  LUT4 n604_s3 (
    .F(n604_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n604_s3.INIT=16'hCCCA;
  LUT4 n605_s3 (
    .F(n605_6),
    .I0(reg_dx[7]),
    .I1(w_next_dx[7]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n605_s3.INIT=16'hCCCA;
  LUT4 n606_s3 (
    .F(n606_6),
    .I0(reg_dx[6]),
    .I1(w_next_dx[6]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n606_s3.INIT=16'hCCCA;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(reg_dx[5]),
    .I1(w_next_dx[5]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n607_s3.INIT=16'hCCCA;
  LUT4 n608_s3 (
    .F(n608_6),
    .I0(reg_dx[4]),
    .I1(w_next_dx[4]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n608_s3.INIT=16'hCCCA;
  LUT4 n609_s3 (
    .F(n609_6),
    .I0(reg_dx[3]),
    .I1(w_next_dx[3]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n609_s3.INIT=16'hCCCA;
  LUT4 n610_s3 (
    .F(n610_6),
    .I0(reg_dx[2]),
    .I1(w_next_dx[2]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n610_s3.INIT=16'hCCCA;
  LUT4 n611_s3 (
    .F(n611_6),
    .I0(reg_dx[1]),
    .I1(w_next_dx[1]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n611_s3.INIT=16'hCCCA;
  LUT4 n612_s3 (
    .F(n612_6),
    .I0(reg_dx[0]),
    .I1(w_next_dx[0]),
    .I2(n604_11),
    .I3(n604_13) 
);
defparam n612_s3.INIT=16'hCCCA;
  LUT4 n639_s0 (
    .F(n639_3),
    .I0(n639_4),
    .I1(w_register_write),
    .I2(n359_5),
    .I3(n639_5) 
);
defparam n639_s0.INIT=16'hFF20;
  LUT4 n647_s0 (
    .F(n647_3),
    .I0(n639_4),
    .I1(w_register_write),
    .I2(n359_5),
    .I3(n647_4) 
);
defparam n647_s0.INIT=16'hFF20;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT4 n2708_s0 (
    .F(n2708_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s0.INIT=16'h0100;
  LUT4 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_5),
    .I2(n1036_6),
    .I3(ff_start) 
);
defparam n1036_s0.INIT=16'hF0EE;
  LUT4 n1037_s0 (
    .F(n1037_3),
    .I0(n1001_2),
    .I1(n604_11),
    .I2(n1037_8),
    .I3(n1037_5) 
);
defparam n1037_s0.INIT=16'h000B;
  LUT4 n1038_s0 (
    .F(n1038_3),
    .I0(n1002_2),
    .I1(n604_11),
    .I2(n1038_4),
    .I3(n1038_5) 
);
defparam n1038_s0.INIT=16'h000B;
  LUT4 n1039_s0 (
    .F(n1039_3),
    .I0(n1003_2),
    .I1(n604_11),
    .I2(n1039_8),
    .I3(n1039_5) 
);
defparam n1039_s0.INIT=16'h000B;
  LUT4 n1040_s0 (
    .F(n1040_3),
    .I0(n1004_2),
    .I1(n604_11),
    .I2(n1040_11),
    .I3(n1040_5) 
);
defparam n1040_s0.INIT=16'h000B;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(n1005_2),
    .I1(n604_11),
    .I2(n1041_10),
    .I3(n1041_5) 
);
defparam n1041_s0.INIT=16'hFFF8;
  LUT4 n1042_s0 (
    .F(n1042_3),
    .I0(ff_start),
    .I1(n1042_4),
    .I2(n1042_5),
    .I3(n1042_6) 
);
defparam n1042_s0.INIT=16'h0007;
  LUT4 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_5),
    .I2(n1043_11),
    .I3(ff_start) 
);
defparam n1043_s0.INIT=16'hF0EE;
  LUT4 n1044_s0 (
    .F(n1044_3),
    .I0(ff_nx[0]),
    .I1(n1044_4),
    .I2(n1044_5),
    .I3(n1044_6) 
);
defparam n1044_s0.INIT=16'h0007;
  LUT4 n1077_s1 (
    .F(n1077_4),
    .I0(n1077_5),
    .I1(n1077_6),
    .I2(w_register_write),
    .I3(n1077_7) 
);
defparam n1077_s1.INIT=16'hFF01;
  LUT4 n1079_s1 (
    .F(n1079_4),
    .I0(n1077_5),
    .I1(n1077_6),
    .I2(w_register_write),
    .I3(n1079_5) 
);
defparam n1079_s1.INIT=16'hFF01;
  LUT3 n1162_s0 (
    .F(n1162_3),
    .I0(w_register_data[1]),
    .I1(n1162_4),
    .I2(w_register_write) 
);
defparam n1162_s0.INIT=8'hAC;
  LUT3 n1163_s0 (
    .F(n1163_3),
    .I0(w_register_data[0]),
    .I1(n1163_4),
    .I2(w_register_write) 
);
defparam n1163_s0.INIT=8'hAC;
  LUT4 n1164_s0 (
    .F(n1164_3),
    .I0(w_register_data[7]),
    .I1(n1164_4),
    .I2(ff_ny[7]),
    .I3(w_register_write) 
);
defparam n1164_s0.INIT=16'hAA3C;
  LUT3 n1165_s0 (
    .F(n1165_3),
    .I0(w_register_data[6]),
    .I1(n1165_4),
    .I2(w_register_write) 
);
defparam n1165_s0.INIT=8'hAC;
  LUT3 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(n1166_4),
    .I2(w_register_write) 
);
defparam n1166_s0.INIT=8'hAC;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(n1167_4),
    .I2(ff_ny[4]),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT3 n1168_s0 (
    .F(n1168_3),
    .I0(w_register_data[3]),
    .I1(n1168_4),
    .I2(w_register_write) 
);
defparam n1168_s0.INIT=8'hAC;
  LUT3 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(n1169_4),
    .I2(w_register_write) 
);
defparam n1169_s0.INIT=8'hAC;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(reg_nx[8]),
    .I1(n1220_6),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hA3;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(reg_nx[7]),
    .I1(n1221_6),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hA3;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(reg_nx[6]),
    .I1(n1222_6),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hA3;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(reg_nx[5]),
    .I1(n1223_6),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hA3;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(reg_nx[4]),
    .I1(n1224_6),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hA3;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(reg_nx[3]),
    .I1(n1225_6),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hA3;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(reg_nx[2]),
    .I1(n1226_6),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hA3;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(reg_nx[1]),
    .I1(n1227_6),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hA3;
  LUT4 n2815_s0 (
    .F(n2815_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(n2707_4),
    .I3(w_register_num[2]) 
);
defparam n2815_s0.INIT=16'h4000;
  LUT4 n1297_s0 (
    .F(n1297_3),
    .I0(w_register_write),
    .I1(n1297_4),
    .I2(ff_state[5]),
    .I3(n1297_5) 
);
defparam n1297_s0.INIT=16'hFF40;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1423_s0 (
    .F(n1423_3),
    .I0(w_register_num[0]),
    .I1(n2707_4),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1423_s0.INIT=16'h4000;
  LUT4 n1921_s3 (
    .F(n1921_6),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s3.INIT=16'hCACC;
  LUT4 n1922_s2 (
    .F(n1922_5),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s2.INIT=16'hCACC;
  LUT4 n1923_s2 (
    .F(n1923_5),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s2.INIT=16'hCACC;
  LUT4 n1924_s2 (
    .F(n1924_5),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s2.INIT=16'hCACC;
  LUT4 n1925_s2 (
    .F(n1925_5),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s2.INIT=16'hCACC;
  LUT4 n1926_s2 (
    .F(n1926_5),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s2.INIT=16'hCACC;
  LUT4 n1927_s2 (
    .F(n1927_5),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s2.INIT=16'hCACC;
  LUT4 n1928_s2 (
    .F(n1928_5),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s2.INIT=16'hCACC;
  LUT4 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_9),
    .I1(n1935_10),
    .I2(n1935_30),
    .I3(n1935_28) 
);
defparam n1935_s5.INIT=16'h008F;
  LUT4 n1936_s6 (
    .F(n1936_9),
    .I0(n1936_10),
    .I1(n1936_11),
    .I2(n1936_12),
    .I3(n1936_13) 
);
defparam n1936_s6.INIT=16'h000D;
  LUT3 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_9),
    .I1(n1937_10),
    .I2(n1937_11) 
);
defparam n1937_s5.INIT=8'h10;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1938_11),
    .I2(n1938_12),
    .I3(n1938_26) 
);
defparam n1938_s6.INIT=16'hFF10;
  LUT4 n1836_s90 (
    .F(n1836_94),
    .I0(n1836_109),
    .I1(n553_30),
    .I2(n1836_96),
    .I3(n1836_107) 
);
defparam n1836_s90.INIT=16'h00F4;
  LUT4 n1837_s87 (
    .F(n1837_91),
    .I0(n1837_92),
    .I1(n1837_93),
    .I2(n553_30),
    .I3(n1837_94) 
);
defparam n1837_s87.INIT=16'h00F1;
  LUT4 n1838_s87 (
    .F(n1838_91),
    .I0(n1837_92),
    .I1(n1838_92),
    .I2(n1837_93),
    .I3(n553_30) 
);
defparam n1838_s87.INIT=16'h0DCC;
  LUT3 n1839_s87 (
    .F(n1839_91),
    .I0(n1839_92),
    .I1(n1839_93),
    .I2(n1839_94) 
);
defparam n1839_s87.INIT=8'h5C;
  LUT3 n1840_s87 (
    .F(n1840_91),
    .I0(n1840_92),
    .I1(n1839_93),
    .I2(n1840_93) 
);
defparam n1840_s87.INIT=8'hC5;
  LUT4 n1841_s87 (
    .F(n1841_91),
    .I0(n1841_92),
    .I1(n1841_93),
    .I2(n1840_92),
    .I3(n1841_94) 
);
defparam n1841_s87.INIT=16'h880F;
  LUT4 n1842_s87 (
    .F(n1842_91),
    .I0(n1842_92),
    .I1(n1842_93),
    .I2(n553_30),
    .I3(n1842_94) 
);
defparam n1842_s87.INIT=16'h00F1;
  LUT4 n1843_s87 (
    .F(n1843_91),
    .I0(n1842_92),
    .I1(n1843_92),
    .I2(n1842_93),
    .I3(n553_30) 
);
defparam n1843_s87.INIT=16'h0DCC;
  LUT4 n1844_s87 (
    .F(n1844_91),
    .I0(n1844_92),
    .I1(n553_30),
    .I2(n1844_93),
    .I3(n1844_94) 
);
defparam n1844_s87.INIT=16'h004F;
  LUT4 n1845_s87 (
    .F(n1845_91),
    .I0(n1845_92),
    .I1(n1845_93),
    .I2(n553_30),
    .I3(n1845_94) 
);
defparam n1845_s87.INIT=16'h0AFC;
  LUT4 n1846_s87 (
    .F(n1846_91),
    .I0(n1846_92),
    .I1(n1846_93),
    .I2(n1846_94),
    .I3(n1846_95) 
);
defparam n1846_s87.INIT=16'h00FE;
  LUT4 n1847_s87 (
    .F(n1847_91),
    .I0(n1847_92),
    .I1(n1847_93),
    .I2(n1847_94),
    .I3(n1847_95) 
);
defparam n1847_s87.INIT=16'h00FE;
  LUT4 n1848_s87 (
    .F(n1848_91),
    .I0(n1848_92),
    .I1(n1848_93),
    .I2(n1848_94),
    .I3(n1848_95) 
);
defparam n1848_s87.INIT=16'h00FE;
  LUT4 n1849_s87 (
    .F(n1849_91),
    .I0(n1849_92),
    .I1(n1849_93),
    .I2(n1849_94),
    .I3(n1849_95) 
);
defparam n1849_s87.INIT=16'h00FE;
  LUT4 n1850_s87 (
    .F(n1850_91),
    .I0(n1850_92),
    .I1(n1850_93),
    .I2(n1850_94),
    .I3(n1850_95) 
);
defparam n1850_s87.INIT=16'h00FE;
  LUT4 n1851_s87 (
    .F(n1851_91),
    .I0(n1851_92),
    .I1(n1851_103),
    .I2(n1851_94),
    .I3(n1851_95) 
);
defparam n1851_s87.INIT=16'h00FE;
  LUT4 n1852_s87 (
    .F(n1852_91),
    .I0(n1852_104),
    .I1(n1852_93),
    .I2(n1852_94),
    .I3(n1852_102) 
);
defparam n1852_s87.INIT=16'h3335;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_98) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_98) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT4 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_read_color_9),
    .I1(ff_read_color_13),
    .I2(ff_read_color_11),
    .I3(ff_start) 
);
defparam ff_read_color_s3.INIT=16'hFFF8;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_9),
    .I1(ff_read_color_13),
    .I2(ff_transfer_ready_7),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(w_cache_flush_end),
    .I1(ff_start) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n1930_s3 (
    .F(n1930_8),
    .I0(n1930_11),
    .I1(ff_cache_vram_valid),
    .I2(n1930_12),
    .I3(ff_start) 
);
defparam n1930_s3.INIT=16'hFF01;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_start),
    .I1(ff_source_7_7),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(n1044_4),
    .I1(ff_dx_8_9),
    .I2(ff_maj),
    .I3(ff_sx_9_10) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hC500;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_19),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT3 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_0_20),
    .I1(ff_next_state_5_19),
    .I2(ff_next_state_5_13) 
);
defparam ff_next_state_0_s7.INIT=8'h10;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFE0;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_12),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF02;
  LUT3 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_start),
    .I1(n5284_7),
    .I2(ff_cache_vram_write_15) 
);
defparam ff_cache_vram_valid_s7.INIT=8'hFB;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFF0E;
  LUT4 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_wdata_7_13),
    .I1(ff_cache_vram_write_16),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_write_s11.INIT=16'hAC00;
  LUT4 n1866_s91 (
    .F(n1866_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1866_s91.INIT=16'h00F8;
  LUT2 n1863_s101 (
    .F(n1863_117),
    .I0(n1863_118),
    .I1(ff_state[4]) 
);
defparam n1863_s101.INIT=4'h2;
  LUT3 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(n1861_117),
    .I2(n1861_115) 
);
defparam n1861_s98.INIT=8'h04;
  LUT2 n1818_s125 (
    .F(n1818_151),
    .I0(n1818_152),
    .I1(ff_state[5]) 
);
defparam n1818_s125.INIT=4'h1;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1463_9),
    .I1(n1479_8),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1479_s2.INIT=16'h0A03;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1462_9),
    .I1(n1478_8),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1478_s2.INIT=16'h0A03;
  LUT4 n1477_s2 (
    .F(n1477_7),
    .I0(n1479_9),
    .I1(n1485_12),
    .I2(n1481_12),
    .I3(n1477_8) 
);
defparam n1477_s2.INIT=16'hF044;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(n1479_9),
    .I1(n1484_12),
    .I2(n1480_12),
    .I3(n1477_8) 
);
defparam n1476_s2.INIT=16'hF044;
  LUT3 n1383_s3 (
    .F(n1383_8),
    .I0(n1383_9),
    .I1(ff_transfer_ready_7),
    .I2(n1297_5) 
);
defparam n1383_s3.INIT=8'h0E;
  LUT3 n1338_s4 (
    .F(n1338_9),
    .I0(ff_start),
    .I1(ff_read_color_9),
    .I2(ff_read_color_13) 
);
defparam n1338_s4.INIT=8'h40;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT3 n316_s2 (
    .F(n316_7),
    .I0(n317_10),
    .I1(ff_start),
    .I2(w_next_sx[9]) 
);
defparam n316_s2.INIT=8'h10;
  LUT3 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_94),
    .I1(n1826_95),
    .I2(n1826_96) 
);
defparam n1826_s87.INIT=8'hF4;
  LUT3 n1825_s86 (
    .F(n1825_92),
    .I0(n1825_93),
    .I1(n1825_94),
    .I2(n1825_95) 
);
defparam n1825_s86.INIT=8'hF4;
  LUT4 n1824_s84 (
    .F(n1824_90),
    .I0(n1824_91),
    .I1(n1824_92),
    .I2(n1824_93),
    .I3(n1824_94) 
);
defparam n1824_s84.INIT=16'h001F;
  LUT4 n1823_s84 (
    .F(n1823_90),
    .I0(n1823_91),
    .I1(n1823_103),
    .I2(n1823_93),
    .I3(ff_state[5]) 
);
defparam n1823_s84.INIT=16'h444F;
  LUT4 n1822_s84 (
    .F(n1822_90),
    .I0(n1822_102),
    .I1(n1822_92),
    .I2(n1822_93),
    .I3(n1822_94) 
);
defparam n1822_s84.INIT=16'h1F10;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(n1821_91),
    .I1(n1821_92),
    .I2(n1821_93),
    .I3(ff_state[5]) 
);
defparam n1821_s84.INIT=16'h0001;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(n1820_91),
    .I1(n1820_92),
    .I2(n1820_93),
    .I3(ff_state[5]) 
);
defparam n1820_s84.INIT=16'h00F4;
  LUT4 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1819_95),
    .I3(n1819_96) 
);
defparam n1819_s86.INIT=16'hFFD0;
  LUT3 n1934_s7 (
    .F(n1934_12),
    .I0(n1934_13),
    .I1(n1934_14),
    .I2(ff_start) 
);
defparam n1934_s7.INIT=8'h0D;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1933_14),
    .I1(n1933_15),
    .I2(n1933_16),
    .I3(n1933_32) 
);
defparam n1933_s8.INIT=16'h4F44;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(n1930_13),
    .I1(ff_eq),
    .I2(ff_state[4]),
    .I3(n1933_15) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT4 n1929_s8 (
    .F(n1929_13),
    .I0(n1929_21),
    .I1(n1929_15),
    .I2(n1933_15),
    .I3(n1929_19) 
);
defparam n1929_s8.INIT=16'hFF10;
  LUT2 n1864_s98 (
    .F(n1864_114),
    .I0(n1864_115),
    .I1(ff_state[4]) 
);
defparam n1864_s98.INIT=4'hE;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(ff_state[3]),
    .I1(n1862_112),
    .I2(n1861_117),
    .I3(n1862_110) 
);
defparam n1862_s92.INIT=16'hFF1F;
  LUT4 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_next_state_0_20),
    .I1(ff_cache_vram_valid),
    .I2(n1933_15),
    .I3(ff_cache_vram_write_16) 
);
defparam ff_cache_vram_address_16_s7.INIT=16'h1000;
  LUT3 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_next_state_0_20),
    .I1(ff_xsel_1_13),
    .I2(ff_next_state_5_13) 
);
defparam ff_xsel_1_s8.INIT=8'h10;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_start),
    .I1(ff_state_0_13),
    .I2(ff_state_0_14),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'hBF00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(ff_read_color_13),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(reg_sx[8]),
    .I1(reg_dx[8]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n317_s1.INIT=16'h0C0A;
  LUT4 n318_s1 (
    .F(n318_4),
    .I0(reg_sx[7]),
    .I1(reg_dx[7]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n318_s1.INIT=16'h0305;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(reg_sx[6]),
    .I1(reg_dx[6]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n319_s1.INIT=16'h0C0A;
  LUT4 n320_s1 (
    .F(n320_4),
    .I0(reg_sx[5]),
    .I1(reg_dx[5]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n320_s1.INIT=16'h0C0A;
  LUT4 n321_s1 (
    .F(n321_4),
    .I0(reg_sx[4]),
    .I1(reg_dx[4]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n321_s1.INIT=16'h0C0A;
  LUT4 n322_s1 (
    .F(n322_4),
    .I0(reg_sx[3]),
    .I1(reg_dx[3]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n322_s1.INIT=16'h0C0A;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(reg_sx[2]),
    .I1(reg_dx[2]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n323_s1.INIT=16'h0C0A;
  LUT4 n324_s1 (
    .F(n324_4),
    .I0(reg_sx[1]),
    .I1(reg_dx[1]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n324_s1.INIT=16'h0C0A;
  LUT4 n325_s1 (
    .F(n325_4),
    .I0(reg_sx[0]),
    .I1(reg_dx[0]),
    .I2(n317_6),
    .I3(n317_7) 
);
defparam n325_s1.INIT=16'h0C0A;
  LUT3 n359_s1 (
    .F(n359_4),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_9) 
);
defparam n359_s1.INIT=8'h01;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam n359_s2.INIT=8'h40;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(w_register_num[2]),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(n2490_4) 
);
defparam n359_s3.INIT=16'h4000;
  LUT4 n367_s1 (
    .F(n367_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n2490_4) 
);
defparam n367_s1.INIT=16'h1000;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(ff_maj),
    .I1(ff_dx_8_9),
    .I2(n359_4),
    .I3(n1077_6) 
);
defparam n639_s1.INIT=16'hBB0F;
  LUT4 n639_s2 (
    .F(n639_5),
    .I0(n2490_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n639_s2.INIT=16'h8000;
  LUT4 n647_s1 (
    .F(n647_4),
    .I0(w_register_num[0]),
    .I1(n2490_4),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n647_s1.INIT=16'h4000;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT4 n1036_s1 (
    .F(n1036_4),
    .I0(n1036_7),
    .I1(n1000_2),
    .I2(n1077_6),
    .I3(n359_4) 
);
defparam n1036_s1.INIT=16'h0C05;
  LUT4 n1036_s2 (
    .F(n1036_5),
    .I0(ff_nx[7]),
    .I1(n1036_15),
    .I2(ff_nx[8]),
    .I3(n1077_6) 
);
defparam n1036_s2.INIT=16'hB400;
  LUT4 n1036_s3 (
    .F(n1036_6),
    .I0(n517_4),
    .I1(n1036_9),
    .I2(reg_nx[8]),
    .I3(n317_7) 
);
defparam n1036_s3.INIT=16'h553C;
  LUT4 n1037_s2 (
    .F(n1037_5),
    .I0(n1077_6),
    .I1(n359_4),
    .I2(ff_start),
    .I3(n1037_6) 
);
defparam n1037_s2.INIT=16'hF100;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(ff_nx[5]),
    .I1(n1038_6),
    .I2(ff_nx[6]),
    .I3(n1044_4) 
);
defparam n1038_s1.INIT=16'h4B00;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(n1077_6),
    .I1(n359_4),
    .I2(ff_start),
    .I3(n1038_7) 
);
defparam n1038_s2.INIT=16'hF100;
  LUT4 n1039_s2 (
    .F(n1039_5),
    .I0(n1077_6),
    .I1(n359_4),
    .I2(ff_start),
    .I3(n1039_6) 
);
defparam n1039_s2.INIT=16'hF100;
  LUT4 n1040_s2 (
    .F(n1040_5),
    .I0(n1077_6),
    .I1(n359_4),
    .I2(ff_start),
    .I3(n1040_9) 
);
defparam n1040_s2.INIT=16'hF100;
  LUT3 n1041_s2 (
    .F(n1041_5),
    .I0(n359_4),
    .I1(ff_start),
    .I2(n1041_7) 
);
defparam n1041_s2.INIT=8'h0D;
  LUT2 n1042_s1 (
    .F(n1042_4),
    .I0(n1042_7),
    .I1(n317_7) 
);
defparam n1042_s1.INIT=4'h2;
  LUT4 n1042_s2 (
    .F(n1042_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(n1044_4) 
);
defparam n1042_s2.INIT=16'h1E00;
  LUT4 n1042_s3 (
    .F(n1042_6),
    .I0(n1042_4),
    .I1(n1006_2),
    .I2(n359_4),
    .I3(n604_9) 
);
defparam n1042_s3.INIT=16'h3A00;
  LUT4 n1043_s1 (
    .F(n1043_4),
    .I0(n1043_7),
    .I1(n1007_2),
    .I2(n1077_6),
    .I3(n359_4) 
);
defparam n1043_s1.INIT=16'h0C05;
  LUT3 n1043_s2 (
    .F(n1043_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(n1077_6) 
);
defparam n1043_s2.INIT=8'h90;
  LUT2 n1044_s1 (
    .F(n1044_4),
    .I0(ff_start),
    .I1(n1077_6) 
);
defparam n1044_s1.INIT=4'h4;
  LUT4 n1044_s2 (
    .F(n1044_5),
    .I0(n517_4),
    .I1(n1044_7),
    .I2(n317_7),
    .I3(ff_start) 
);
defparam n1044_s2.INIT=16'h5C00;
  LUT4 n1044_s3 (
    .F(n1044_6),
    .I0(n1044_8),
    .I1(n1008_2),
    .I2(n359_4),
    .I3(n604_9) 
);
defparam n1044_s3.INIT=16'h3500;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(n1077_8),
    .I1(n359_4),
    .I2(n359_5),
    .I3(ff_start) 
);
defparam n1077_s2.INIT=16'h00EF;
  LUT4 n1077_s3 (
    .F(n1077_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1077_s3.INIT=16'h4000;
  LUT4 n1077_s4 (
    .F(n1077_7),
    .I0(w_register_num[2]),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(n2707_4) 
);
defparam n1077_s4.INIT=16'h4000;
  LUT4 n1079_s2 (
    .F(n1079_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n2707_4) 
);
defparam n1079_s2.INIT=16'h1000;
  LUT4 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1164_4),
    .I3(ff_ny[9]) 
);
defparam n1162_s1.INIT=16'hEF10;
  LUT3 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[7]),
    .I1(n1164_4),
    .I2(ff_ny[8]) 
);
defparam n1163_s1.INIT=8'hB4;
  LUT4 n1164_s1 (
    .F(n1164_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1167_4) 
);
defparam n1164_s1.INIT=16'h0100;
  LUT4 n1165_s1 (
    .F(n1165_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1167_4),
    .I3(ff_ny[6]) 
);
defparam n1165_s1.INIT=16'hEF10;
  LUT3 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4),
    .I2(ff_ny[5]) 
);
defparam n1166_s1.INIT=8'hB4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT4 n1168_s1 (
    .F(n1168_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1168_s1.INIT=16'hFE01;
  LUT3 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1169_s1.INIT=8'hE1;
  LUT2 n1297_s1 (
    .F(n1297_4),
    .I0(ff_state[0]),
    .I1(n1297_6) 
);
defparam n1297_s1.INIT=4'h4;
  LUT4 n1297_s2 (
    .F(n1297_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(n2707_4),
    .I3(w_register_num[2]) 
);
defparam n1297_s2.INIT=16'h1000;
  LUT4 n1935_s6 (
    .F(n1935_9),
    .I0(ff_state_5_13),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1935_s6.INIT=16'hFE8F;
  LUT4 n1935_s7 (
    .F(n1935_10),
    .I0(ff_state[0]),
    .I1(n1935_13),
    .I2(ff_state[4]),
    .I3(n1935_14) 
);
defparam n1935_s7.INIT=16'h3070;
  LUT2 n1936_s7 (
    .F(n1936_10),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1936_s7.INIT=4'h4;
  LUT3 n1936_s8 (
    .F(n1936_11),
    .I0(ff_state[4]),
    .I1(ff_state_5_13),
    .I2(n1936_14) 
);
defparam n1936_s8.INIT=8'hE0;
  LUT4 n1936_s9 (
    .F(n1936_12),
    .I0(ff_state_5_13),
    .I1(n1936_15),
    .I2(n1936_16),
    .I3(n1933_15) 
);
defparam n1936_s9.INIT=16'h4F00;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1936_s10.INIT=16'h3D00;
  LUT4 n1937_s6 (
    .F(n1937_9),
    .I0(n1937_12),
    .I1(n1937_29),
    .I2(n1937_14),
    .I3(n1933_15) 
);
defparam n1937_s6.INIT=16'hF400;
  LUT4 n1937_s7 (
    .F(n1937_10),
    .I0(ff_state_5_13),
    .I1(n1937_15),
    .I2(n1937_31),
    .I3(n1937_37) 
);
defparam n1937_s7.INIT=16'h1F00;
  LUT4 n1937_s8 (
    .F(n1937_11),
    .I0(n1937_35),
    .I1(ff_state_5_13),
    .I2(n1937_33),
    .I3(n1937_20) 
);
defparam n1937_s8.INIT=16'h8F00;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n1938_14),
    .I1(ff_state_5_13),
    .I2(n1938_30),
    .I3(n1938_16) 
);
defparam n1938_s7.INIT=16'h0E00;
  LUT4 n1938_s8 (
    .F(n1938_11),
    .I0(n1938_17),
    .I1(ff_state_5_13),
    .I2(n1935_14),
    .I3(n1938_18) 
);
defparam n1938_s8.INIT=16'h0D00;
  LUT3 n1938_s9 (
    .F(n1938_12),
    .I0(ff_state[4]),
    .I1(n1938_19),
    .I2(n1938_20) 
);
defparam n1938_s9.INIT=8'hB0;
  LUT4 n1836_s92 (
    .F(n1836_96),
    .I0(n1836_100),
    .I1(n1836_101),
    .I2(n553_30),
    .I3(n1841_93) 
);
defparam n1836_s92.INIT=16'hFA0C;
  LUT4 n1837_s88 (
    .F(n1837_92),
    .I0(ff_sy[8]),
    .I1(ff_sy[7]),
    .I2(n1841_93),
    .I3(ff_next_vram5_3_9) 
);
defparam n1837_s88.INIT=16'h0503;
  LUT4 n1837_s89 (
    .F(n1837_93),
    .I0(ff_dy[8]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram5_3_9),
    .I3(n1841_93) 
);
defparam n1837_s89.INIT=16'h5300;
  LUT4 n1837_s90 (
    .F(n1837_94),
    .I0(n1836_101),
    .I1(n1836_100),
    .I2(n1841_93),
    .I3(n553_30) 
);
defparam n1837_s90.INIT=16'h3500;
  LUT4 n1838_s88 (
    .F(n1838_92),
    .I0(n553_30),
    .I1(n1838_93),
    .I2(n1841_93),
    .I3(n1839_92) 
);
defparam n1838_s88.INIT=16'h00F1;
  LUT4 n1839_s88 (
    .F(n1839_92),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram5_3_9),
    .I3(n1841_93) 
);
defparam n1839_s88.INIT=16'h5300;
  LUT4 n1839_s89 (
    .F(n1839_93),
    .I0(ff_dy[6]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram5_3_9),
    .I3(n1841_93) 
);
defparam n1839_s89.INIT=16'hAC00;
  LUT4 n1839_s90 (
    .F(n1839_94),
    .I0(n1838_93),
    .I1(n1839_95),
    .I2(n1841_93),
    .I3(n553_30) 
);
defparam n1839_s90.INIT=16'hF50C;
  LUT4 n1840_s88 (
    .F(n1840_92),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram5_3_9),
    .I3(n1841_93) 
);
defparam n1840_s88.INIT=16'h5300;
  LUT4 n1840_s89 (
    .F(n1840_93),
    .I0(n1839_95),
    .I1(n1841_93),
    .I2(n1840_94),
    .I3(n553_30) 
);
defparam n1840_s89.INIT=16'hDDF0;
  LUT3 n1841_s88 (
    .F(n1841_92),
    .I0(ff_dy[4]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1841_s88.INIT=8'hAC;
  LUT4 n1841_s89 (
    .F(n1841_93),
    .I0(n1841_95),
    .I1(ff_xsel_1_13),
    .I2(n1841_96),
    .I3(n1841_97) 
);
defparam n1841_s89.INIT=16'hBB0B;
  LUT4 n1841_s90 (
    .F(n1841_94),
    .I0(n1840_94),
    .I1(n553_30),
    .I2(n1841_98),
    .I3(n1841_99) 
);
defparam n1841_s90.INIT=16'h0BBB;
  LUT4 n1842_s88 (
    .F(n1842_92),
    .I0(ff_sy[3]),
    .I1(ff_sy[2]),
    .I2(n1841_93),
    .I3(ff_next_vram5_3_9) 
);
defparam n1842_s88.INIT=16'h0503;
  LUT4 n1842_s89 (
    .F(n1842_93),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram5_3_9),
    .I3(n1841_93) 
);
defparam n1842_s89.INIT=16'h5300;
  LUT4 n1842_s90 (
    .F(n1842_94),
    .I0(n1841_92),
    .I1(n1841_98),
    .I2(n1841_93),
    .I3(n553_30) 
);
defparam n1842_s90.INIT=16'h5300;
  LUT4 n1843_s88 (
    .F(n1843_92),
    .I0(n553_30),
    .I1(n1843_93),
    .I2(n1844_92),
    .I3(n1841_93) 
);
defparam n1843_s88.INIT=16'h0C05;
  LUT4 n1844_s88 (
    .F(n1844_92),
    .I0(ff_sy[2]),
    .I1(ff_sy[1]),
    .I2(n1841_93),
    .I3(ff_next_vram5_3_9) 
);
defparam n1844_s88.INIT=16'h0503;
  LUT4 n1844_s89 (
    .F(n1844_93),
    .I0(n1844_95),
    .I1(n553_30),
    .I2(n1844_96),
    .I3(n1841_93) 
);
defparam n1844_s89.INIT=16'h0FDD;
  LUT3 n1844_s90 (
    .F(n1844_94),
    .I0(n1843_93),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1844_s90.INIT=8'h40;
  LUT3 n1845_s88 (
    .F(n1845_92),
    .I0(ff_sy[0]),
    .I1(n1845_95),
    .I2(ff_next_vram5_3_9) 
);
defparam n1845_s88.INIT=8'hAC;
  LUT3 n1845_s89 (
    .F(n1845_93),
    .I0(ff_dy[0]),
    .I1(n1845_96),
    .I2(ff_next_vram5_3_9) 
);
defparam n1845_s89.INIT=8'hAC;
  LUT4 n1845_s90 (
    .F(n1845_94),
    .I0(n1844_95),
    .I1(n1844_96),
    .I2(n553_30),
    .I3(n1841_93) 
);
defparam n1845_s90.INIT=16'h305F;
  LUT2 n1846_s88 (
    .F(n1846_92),
    .I0(n1846_96),
    .I1(n1841_93) 
);
defparam n1846_s88.INIT=4'h4;
  LUT4 n1846_s89 (
    .F(n1846_93),
    .I0(n1846_105),
    .I1(n1846_98),
    .I2(n1846_99),
    .I3(n1841_99) 
);
defparam n1846_s89.INIT=16'hF100;
  LUT3 n1846_s90 (
    .F(n1846_94),
    .I0(n1841_93),
    .I1(n1845_92),
    .I2(n553_30) 
);
defparam n1846_s90.INIT=8'hE0;
  LUT3 n1846_s91 (
    .F(n1846_95),
    .I0(n1845_93),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1846_s91.INIT=8'h40;
  LUT2 n1847_s88 (
    .F(n1847_92),
    .I0(n1847_96),
    .I1(n1841_93) 
);
defparam n1847_s88.INIT=4'h4;
  LUT4 n1847_s89 (
    .F(n1847_93),
    .I0(n1846_105),
    .I1(n1847_97),
    .I2(n1847_98),
    .I3(n1841_99) 
);
defparam n1847_s89.INIT=16'hF100;
  LUT4 n1847_s90 (
    .F(n1847_94),
    .I0(n1841_93),
    .I1(n1846_98),
    .I2(n1846_99),
    .I3(n553_30) 
);
defparam n1847_s90.INIT=16'hFB00;
  LUT3 n1847_s91 (
    .F(n1847_95),
    .I0(n1846_96),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1847_s91.INIT=8'h80;
  LUT2 n1848_s88 (
    .F(n1848_92),
    .I0(n1848_96),
    .I1(n1841_93) 
);
defparam n1848_s88.INIT=4'h4;
  LUT4 n1848_s89 (
    .F(n1848_93),
    .I0(n1846_105),
    .I1(n1848_97),
    .I2(n1848_98),
    .I3(n1841_99) 
);
defparam n1848_s89.INIT=16'hF100;
  LUT4 n1848_s90 (
    .F(n1848_94),
    .I0(n1841_93),
    .I1(n1847_97),
    .I2(n1847_98),
    .I3(n553_30) 
);
defparam n1848_s90.INIT=16'hFB00;
  LUT3 n1848_s91 (
    .F(n1848_95),
    .I0(n1847_96),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1848_s91.INIT=8'h80;
  LUT2 n1849_s88 (
    .F(n1849_92),
    .I0(n1849_96),
    .I1(n1841_93) 
);
defparam n1849_s88.INIT=4'h4;
  LUT4 n1849_s89 (
    .F(n1849_93),
    .I0(n1846_105),
    .I1(n1849_97),
    .I2(n1849_98),
    .I3(n1841_99) 
);
defparam n1849_s89.INIT=16'hF100;
  LUT4 n1849_s90 (
    .F(n1849_94),
    .I0(n1841_93),
    .I1(n1848_97),
    .I2(n1848_98),
    .I3(n553_30) 
);
defparam n1849_s90.INIT=16'hFB00;
  LUT3 n1849_s91 (
    .F(n1849_95),
    .I0(n1848_96),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1849_s91.INIT=8'h80;
  LUT4 n1850_s88 (
    .F(n1850_92),
    .I0(n1841_93),
    .I1(n1849_97),
    .I2(n1849_98),
    .I3(n553_30) 
);
defparam n1850_s88.INIT=16'hFB00;
  LUT4 n1850_s89 (
    .F(n1850_93),
    .I0(n1846_105),
    .I1(n1850_96),
    .I2(n1850_97),
    .I3(n1841_99) 
);
defparam n1850_s89.INIT=16'hF100;
  LUT2 n1850_s90 (
    .F(n1850_94),
    .I0(n1850_98),
    .I1(n1841_93) 
);
defparam n1850_s90.INIT=4'h4;
  LUT3 n1850_s91 (
    .F(n1850_95),
    .I0(n1849_96),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1850_s91.INIT=8'h80;
  LUT2 n1851_s88 (
    .F(n1851_92),
    .I0(n1851_96),
    .I1(n1841_93) 
);
defparam n1851_s88.INIT=4'h4;
  LUT4 n1851_s90 (
    .F(n1851_94),
    .I0(n1841_93),
    .I1(n1850_96),
    .I2(n1850_97),
    .I3(n553_30) 
);
defparam n1851_s90.INIT=16'hFB00;
  LUT3 n1851_s91 (
    .F(n1851_95),
    .I0(n1850_98),
    .I1(n1841_93),
    .I2(n553_30) 
);
defparam n1851_s91.INIT=8'h80;
  LUT2 n1852_s89 (
    .F(n1852_93),
    .I0(n1851_96),
    .I1(n553_30) 
);
defparam n1852_s89.INIT=4'h8;
  LUT4 n1852_s90 (
    .F(n1852_94),
    .I0(n1852_97),
    .I1(n1852_108),
    .I2(n1852_106),
    .I3(n1841_93) 
);
defparam n1852_s90.INIT=16'hFB00;
  LUT4 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_read_color_s4.INIT=16'h4000;
  LUT3 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(n1297_6),
    .I1(ff_state[0]),
    .I2(ff_state[5]) 
);
defparam ff_read_color_s6.INIT=8'h80;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_cache_vram_wdata_7_13),
    .I1(ff_transfer_ready_14),
    .I2(ff_command[2]),
    .I3(ff_transfer_ready_10) 
);
defparam ff_transfer_ready_s4.INIT=16'hCA00;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_11),
    .I3(n1297_5) 
);
defparam ff_transfer_ready_s5.INIT=16'h001F;
  LUT3 n1930_s5 (
    .F(n1930_11),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_state[5]) 
);
defparam n1930_s5.INIT=8'h70;
  LUT3 n1930_s6 (
    .F(n1930_12),
    .I0(n1930_24),
    .I1(n1930_15),
    .I2(ff_state[5]) 
);
defparam n1930_s6.INIT=8'h01;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(n1865_127) 
);
defparam ff_source_7_s3.INIT=16'h0100;
  LUT2 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(n1278_9) 
);
defparam ff_dx_8_s4.INIT=4'h4;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(n1841_95),
    .I1(ff_state[3]),
    .I2(ff_cache_vram_wdata_7_15),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'hF077;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_cache_vram_wdata_7_16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h8000;
  LUT2 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=4'h1;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(n1930_24),
    .I1(ff_next_state_5_23),
    .I2(ff_next_state_5_15),
    .I3(ff_next_state_5_21) 
);
defparam ff_next_state_5_s9.INIT=16'h0100;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_19),
    .I1(w_status_transfer_ready),
    .I2(ff_read_color),
    .I3(ff_read_color_11) 
);
defparam ff_state_5_s7.INIT=16'h7077;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(n359_8),
    .I1(n359_9),
    .I2(n359_7),
    .I3(n1077_8) 
);
defparam ff_state_5_s8.INIT=16'hFE00;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_state[5]),
    .I3(ff_state_5_16) 
);
defparam ff_state_5_s9.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1930_15),
    .I1(n1841_96),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hF0EE;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_cache_flush_start_15),
    .I1(ff_cache_flush_start_16),
    .I2(ff_state[4]) 
);
defparam ff_cache_flush_start_s8.INIT=8'h0B;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(n1931_13),
    .I1(ff_count_valid_15),
    .I2(n1297_6),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'hF800;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1938_30),
    .I1(ff_next_state_5_15),
    .I2(ff_count_valid_16),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s9.INIT=16'h00F4;
  LUT3 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(n1930_24),
    .I1(ff_next_state_5_23),
    .I2(ff_cache_vram_write_19) 
);
defparam ff_cache_vram_write_s12.INIT=8'h01;
  LUT4 n1863_s102 (
    .F(n1863_118),
    .I0(ff_next_state[3]),
    .I1(n1863_122),
    .I2(n1863_120),
    .I3(ff_state[3]) 
);
defparam n1863_s102.INIT=16'h0FB0;
  LUT4 n1861_s99 (
    .F(n1861_113),
    .I0(ff_next_state[5]),
    .I1(ff_next_state_0_14),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1861_s99.INIT=16'h0700;
  LUT4 n1861_s101 (
    .F(n1861_115),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1861_s101.INIT=16'h5300;
  LUT4 n1818_s126 (
    .F(n1818_152),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_20),
    .I2(n1818_155),
    .I3(ff_next_state_5_19) 
);
defparam n1818_s126.INIT=16'h0007;
  LUT4 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(n517_4),
    .I3(ff_xsel[0]) 
);
defparam n1479_s3.INIT=16'h3335;
  LUT2 n1479_s4 (
    .F(n1479_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30) 
);
defparam n1479_s4.INIT=4'h4;
  LUT4 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(n517_4),
    .I3(ff_xsel[0]) 
);
defparam n1478_s3.INIT=16'h3335;
  LUT2 n1477_s3 (
    .F(n1477_8),
    .I0(n553_30),
    .I1(ff_xsel[0]) 
);
defparam n1477_s3.INIT=4'h1;
  LUT3 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_transfer_ready_11),
    .I2(ff_count_valid) 
);
defparam n1383_s4.INIT=8'h40;
  LUT4 n1826_s88 (
    .F(n1826_94),
    .I0(ff_read_byte[0]),
    .I1(n1826_97),
    .I2(n1826_98),
    .I3(n1826_99) 
);
defparam n1826_s88.INIT=16'h5300;
  LUT4 n1826_s89 (
    .F(n1826_95),
    .I0(ff_color[0]),
    .I1(n1826_99),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1826_s89.INIT=16'h000E;
  LUT4 n1826_s90 (
    .F(n1826_96),
    .I0(ff_read_byte[0]),
    .I1(n1826_97),
    .I2(n1826_100),
    .I3(ff_state_0_14) 
);
defparam n1826_s90.INIT=16'hCA00;
  LUT4 n1825_s87 (
    .F(n1825_93),
    .I0(ff_read_byte[1]),
    .I1(n1825_96),
    .I2(n1826_98),
    .I3(n1826_99) 
);
defparam n1825_s87.INIT=16'h5300;
  LUT4 n1825_s88 (
    .F(n1825_94),
    .I0(ff_color[1]),
    .I1(n1826_99),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1825_s88.INIT=16'h000E;
  LUT4 n1825_s89 (
    .F(n1825_95),
    .I0(ff_read_byte[1]),
    .I1(n1825_96),
    .I2(n1826_100),
    .I3(ff_state_0_14) 
);
defparam n1825_s89.INIT=16'hCA00;
  LUT3 n1824_s85 (
    .F(n1824_91),
    .I0(n1824_95),
    .I1(n1826_97),
    .I2(n553_30) 
);
defparam n1824_s85.INIT=8'h3A;
  LUT3 n1824_s86 (
    .F(n1824_92),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n553_30) 
);
defparam n1824_s86.INIT=8'hD3;
  LUT4 n1824_s87 (
    .F(n1824_93),
    .I0(ff_read_byte[2]),
    .I1(n1824_92),
    .I2(n517_4),
    .I3(n1824_96) 
);
defparam n1824_s87.INIT=16'h0007;
  LUT4 n1824_s88 (
    .F(n1824_94),
    .I0(n1824_95),
    .I1(n517_4),
    .I2(n1822_93),
    .I3(n1824_97) 
);
defparam n1824_s88.INIT=16'h008F;
  LUT4 n1823_s85 (
    .F(n1823_91),
    .I0(n1823_94),
    .I1(n1825_96),
    .I2(n553_30),
    .I3(n1824_92) 
);
defparam n1823_s85.INIT=16'h0035;
  LUT4 n1823_s87 (
    .F(n1823_93),
    .I0(n517_4),
    .I1(n1823_94),
    .I2(n1823_97),
    .I3(n1823_96) 
);
defparam n1823_s87.INIT=16'h770F;
  LUT4 n1822_s86 (
    .F(n1822_92),
    .I0(ff_read_byte[4]),
    .I1(n1826_97),
    .I2(n517_4),
    .I3(n1822_96) 
);
defparam n1822_s86.INIT=16'h0503;
  LUT2 n1822_s87 (
    .F(n1822_93),
    .I0(ff_state[5]),
    .I1(n1823_96) 
);
defparam n1822_s87.INIT=4'h4;
  LUT4 n1822_s88 (
    .F(n1822_94),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1822_s88.INIT=16'h0C0A;
  LUT4 n1821_s85 (
    .F(n1821_91),
    .I0(ff_read_byte[5]),
    .I1(n1825_96),
    .I2(n1822_96),
    .I3(n1821_105) 
);
defparam n1821_s85.INIT=16'h5300;
  LUT4 n1821_s86 (
    .F(n1821_92),
    .I0(n1821_95),
    .I1(w_status_color[5]),
    .I2(n1821_96),
    .I3(n1821_97) 
);
defparam n1821_s86.INIT=16'h3A00;
  LUT4 n1821_s87 (
    .F(n1821_93),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(n1823_96),
    .I3(ff_state[4]) 
);
defparam n1821_s87.INIT=16'h0305;
  LUT4 n1820_s85 (
    .F(n1820_91),
    .I0(n1824_95),
    .I1(n1826_97),
    .I2(n553_30),
    .I3(n1820_103) 
);
defparam n1820_s85.INIT=16'h3A00;
  LUT3 n1820_s86 (
    .F(n1820_92),
    .I0(n1820_95),
    .I1(n1820_105),
    .I2(n1823_96) 
);
defparam n1820_s86.INIT=8'h10;
  LUT4 n1820_s87 (
    .F(n1820_93),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1823_96),
    .I3(ff_state[4]) 
);
defparam n1820_s87.INIT=16'h0C0A;
  LUT3 n1819_s87 (
    .F(n1819_93),
    .I0(ff_dx[1]),
    .I1(n553_30),
    .I2(ff_dx[0]) 
);
defparam n1819_s87.INIT=8'h07;
  LUT3 n1819_s88 (
    .F(n1819_94),
    .I0(n1823_94),
    .I1(n1825_96),
    .I2(n553_30) 
);
defparam n1819_s88.INIT=8'hCA;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(ff_read_byte[7]),
    .I1(n1819_93),
    .I2(n1819_97),
    .I3(n517_4) 
);
defparam n1819_s89.INIT=16'h00E0;
  LUT4 n1819_s90 (
    .F(n1819_96),
    .I0(n1819_98),
    .I1(n517_4),
    .I2(n1823_96),
    .I3(n1819_97) 
);
defparam n1819_s90.INIT=16'h4F00;
  LUT3 n1934_s8 (
    .F(n1934_13),
    .I0(ff_read_color_11),
    .I1(ff_state_5_13),
    .I2(n1934_15) 
);
defparam n1934_s8.INIT=8'h70;
  LUT4 n1934_s9 (
    .F(n1934_14),
    .I0(n1934_16),
    .I1(ff_state_5_13),
    .I2(n1934_24),
    .I3(n1935_14) 
);
defparam n1934_s9.INIT=16'h80D0;
  LUT4 n1933_s9 (
    .F(n1933_14),
    .I0(n1933_18),
    .I1(ff_state_5_13),
    .I2(n1933_19),
    .I3(n1933_20) 
);
defparam n1933_s9.INIT=16'h0700;
  LUT2 n1933_s10 (
    .F(n1933_15),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1933_s10.INIT=4'h1;
  LUT4 n1933_s11 (
    .F(n1933_16),
    .I0(ff_state_5_13),
    .I1(ff_state[0]),
    .I2(n1933_28),
    .I3(n1933_22) 
);
defparam n1933_s11.INIT=16'h004F;
  LUT4 n1932_s9 (
    .F(n1932_14),
    .I0(n1841_96),
    .I1(ff_cache_vram_write_19),
    .I2(ff_next_state_0_18),
    .I3(ff_next_state_0_14) 
);
defparam n1932_s9.INIT=16'h0E00;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(n1931_15),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1931_s9.INIT=16'h8000;
  LUT3 n1930_s7 (
    .F(n1930_13),
    .I0(n1930_16),
    .I1(n1930_17),
    .I2(n1930_18) 
);
defparam n1930_s7.INIT=8'h80;
  LUT2 n1929_s10 (
    .F(n1929_15),
    .I0(n1929_17),
    .I1(ff_state[4]) 
);
defparam n1929_s10.INIT=4'h8;
  LUT2 w_next_1_s3 (
    .F(w_next_1_8),
    .I0(reg_screen_mode[2]),
    .I1(n2017_7) 
);
defparam w_next_1_s3.INIT=4'h4;
  LUT4 n1864_s99 (
    .F(n1864_115),
    .I0(ff_state[3]),
    .I1(ff_next_state[2]),
    .I2(n1863_122),
    .I3(n1864_116) 
);
defparam n1864_s99.INIT=16'h00EF;
  LUT4 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_xsel_1_s9.INIT=16'h0E00;
  LUT3 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]) 
);
defparam ff_state_0_s8.INIT=8'h10;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT2 n1865_s107 (
    .F(n1865_127),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1865_s107.INIT=4'h4;
  LUT4 n317_s3 (
    .F(n317_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n317_s3.INIT=16'h9000;
  LUT4 n317_s4 (
    .F(n317_7),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n317_s4.INIT=16'h4000;
  LUT4 n317_s5 (
    .F(n317_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n317_s5.INIT=16'h1000;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(ff_nx[4]),
    .I1(n359_10),
    .I2(n1040_6) 
);
defparam n359_s4.INIT=8'h40;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(n2017_7),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n359_11) 
);
defparam n359_s5.INIT=16'h00F4;
  LUT4 n359_s6 (
    .F(n359_9),
    .I0(n2017_7),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n359_12) 
);
defparam n359_s6.INIT=16'hF400;
  LUT2 n604_s6 (
    .F(n604_9),
    .I0(n1077_6),
    .I1(ff_start) 
);
defparam n604_s6.INIT=4'h1;
  LUT4 n1036_s4 (
    .F(n1036_7),
    .I0(reg_nx[7]),
    .I1(n1036_13),
    .I2(n317_7),
    .I3(reg_nx[8]) 
);
defparam n1036_s4.INIT=16'h040B;
  LUT3 n1036_s6 (
    .F(n1036_9),
    .I0(n1077_6),
    .I1(reg_nx[7]),
    .I2(n1036_13) 
);
defparam n1036_s6.INIT=8'h10;
  LUT4 n1037_s3 (
    .F(n1037_6),
    .I0(n1077_6),
    .I1(n1036_13),
    .I2(n317_7),
    .I3(reg_nx[7]) 
);
defparam n1037_s3.INIT=16'h040B;
  LUT2 n1038_s3 (
    .F(n1038_6),
    .I0(ff_nx[4]),
    .I1(n1040_6) 
);
defparam n1038_s3.INIT=4'h4;
  LUT4 n1038_s4 (
    .F(n1038_7),
    .I0(n1038_8),
    .I1(n1038_9),
    .I2(n317_7),
    .I3(reg_nx[6]) 
);
defparam n1038_s4.INIT=16'h0807;
  LUT4 n1039_s3 (
    .F(n1039_6),
    .I0(reg_nx[4]),
    .I1(n1038_8),
    .I2(n317_7),
    .I3(reg_nx[5]) 
);
defparam n1039_s3.INIT=16'h040B;
  LUT4 n1040_s3 (
    .F(n1040_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1040_s3.INIT=16'h0001;
  LUT4 n1041_s3 (
    .F(n1041_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1041_s3.INIT=16'hFE01;
  LUT3 n1041_s4 (
    .F(n1041_7),
    .I0(n317_7),
    .I1(n1041_8),
    .I2(reg_nx[3]) 
);
defparam n1041_s4.INIT=8'h41;
  LUT4 n1042_s4 (
    .F(n1042_7),
    .I0(n1077_6),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(reg_nx[2]) 
);
defparam n1042_s4.INIT=16'h01FE;
  LUT4 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_9),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n317_7) 
);
defparam n1043_s4.INIT=16'h00BE;
  LUT4 n1043_s5 (
    .F(n1043_8),
    .I0(n1077_6),
    .I1(n1043_9),
    .I2(reg_nx[0]),
    .I3(reg_nx[1]) 
);
defparam n1043_s5.INIT=16'h45FE;
  LUT3 n1044_s4 (
    .F(n1044_7),
    .I0(w_next[0]),
    .I1(n1077_6),
    .I2(reg_nx[0]) 
);
defparam n1044_s4.INIT=8'h3D;
  LUT3 n1044_s5 (
    .F(n1044_8),
    .I0(n317_7),
    .I1(reg_nx[0]),
    .I2(w_next[0]) 
);
defparam n1044_s5.INIT=8'h10;
  LUT4 n1077_s5 (
    .F(n1077_8),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n1167_4),
    .I3(n1077_9) 
);
defparam n1077_s5.INIT=16'h1000;
  LUT4 n1297_s3 (
    .F(n1297_6),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1297_s3.INIT=16'h0001;
  LUT2 n1935_s10 (
    .F(n1935_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1935_s10.INIT=4'h1;
  LUT4 n1935_s11 (
    .F(n1935_14),
    .I0(n359_7),
    .I1(n1935_17),
    .I2(n1935_18),
    .I3(n1935_19) 
);
defparam n1935_s11.INIT=16'h1000;
  LUT4 n1935_s13 (
    .F(n1935_16),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1935_22) 
);
defparam n1935_s13.INIT=16'h006B;
  LUT3 n1936_s11 (
    .F(n1936_14),
    .I0(ff_count_valid_15),
    .I1(n1937_35),
    .I2(n1936_17) 
);
defparam n1936_s11.INIT=8'h0E;
  LUT3 n1936_s12 (
    .F(n1936_15),
    .I0(n1936_18),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1936_s12.INIT=8'h41;
  LUT3 n1936_s13 (
    .F(n1936_16),
    .I0(n1936_19),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1936_s13.INIT=8'h7E;
  LUT4 n1937_s9 (
    .F(n1937_12),
    .I0(n359_7),
    .I1(n1937_21),
    .I2(n1935_18),
    .I3(n1937_22) 
);
defparam n1937_s9.INIT=16'hBF00;
  LUT4 n1937_s11 (
    .F(n1937_14),
    .I0(ff_cache_flush_start_15),
    .I1(n1937_23),
    .I2(ff_cache_flush_start_16),
    .I3(n1841_96) 
);
defparam n1937_s11.INIT=16'h2F00;
  LUT3 n1937_s12 (
    .F(n1937_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1937_s12.INIT=8'h3D;
  LUT4 n1937_s17 (
    .F(n1937_20),
    .I0(n1937_26),
    .I1(ff_state[5]),
    .I2(n1937_27),
    .I3(ff_start) 
);
defparam n1937_s17.INIT=16'hF077;
  LUT3 n1938_s11 (
    .F(n1938_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1938_s11.INIT=8'h3E;
  LUT4 n1938_s13 (
    .F(n1938_16),
    .I0(ff_state[0]),
    .I1(n1826_99),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1938_s13.INIT=16'hB000;
  LUT2 n1938_s14 (
    .F(n1938_17),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1938_s14.INIT=4'h4;
  LUT3 n1938_s15 (
    .F(n1938_18),
    .I0(n1862_110),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1938_s15.INIT=8'h10;
  LUT4 n1938_s16 (
    .F(n1938_19),
    .I0(n1938_17),
    .I1(ff_cache_vram_wdata_7_16),
    .I2(n1938_28),
    .I3(n1937_23) 
);
defparam n1938_s16.INIT=16'h7654;
  LUT3 n1938_s17 (
    .F(n1938_20),
    .I0(n1938_22),
    .I1(n1938_32),
    .I2(n1938_24) 
);
defparam n1938_s17.INIT=8'h0B;
  LUT3 n1836_s96 (
    .F(n1836_100),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1836_s96.INIT=8'hAC;
  LUT3 n1836_s97 (
    .F(n1836_101),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1836_s97.INIT=8'hAC;
  LUT2 n1836_s98 (
    .F(n1836_102),
    .I0(n2017_7),
    .I1(ff_dx[0]) 
);
defparam n1836_s98.INIT=4'h4;
  LUT3 n1838_s89 (
    .F(n1838_93),
    .I0(ff_sy[7]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1838_s89.INIT=8'h53;
  LUT3 n1839_s91 (
    .F(n1839_95),
    .I0(ff_sy[6]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1839_s91.INIT=8'hAC;
  LUT4 n1840_s90 (
    .F(n1840_94),
    .I0(ff_sy[5]),
    .I1(ff_sy[4]),
    .I2(n1841_93),
    .I3(ff_next_vram5_3_9) 
);
defparam n1840_s90.INIT=16'h0503;
  LUT3 n1841_s91 (
    .F(n1841_95),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1841_s91.INIT=8'hCA;
  LUT2 n1841_s92 (
    .F(n1841_96),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1841_s92.INIT=4'h1;
  LUT3 n1841_s93 (
    .F(n1841_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1841_s93.INIT=8'h78;
  LUT3 n1841_s94 (
    .F(n1841_98),
    .I0(ff_sy[4]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1841_s94.INIT=8'hAC;
  LUT2 n1841_s95 (
    .F(n1841_99),
    .I0(n1841_93),
    .I1(n553_30) 
);
defparam n1841_s95.INIT=4'h1;
  LUT3 n1843_s89 (
    .F(n1843_93),
    .I0(ff_dy[2]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1843_s89.INIT=8'hAC;
  LUT3 n1844_s91 (
    .F(n1844_95),
    .I0(ff_sy[1]),
    .I1(ff_sy[0]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1844_s91.INIT=8'hAC;
  LUT3 n1844_s92 (
    .F(n1844_96),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1844_s92.INIT=8'hAC;
  LUT4 n1845_s91 (
    .F(n1845_95),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1845_s91.INIT=16'hCACC;
  LUT4 n1845_s92 (
    .F(n1845_96),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1845_s92.INIT=16'hCACC;
  LUT4 n1846_s92 (
    .F(n1846_96),
    .I0(n1479_9),
    .I1(ff_dx[7]),
    .I2(n1846_105),
    .I3(n1846_100) 
);
defparam n1846_s92.INIT=16'h3730;
  LUT4 n1846_s94 (
    .F(n1846_98),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[8]),
    .I2(w_status_border_position[6]),
    .I3(n2017_7) 
);
defparam n1846_s94.INIT=16'hBB0F;
  LUT3 n1846_s95 (
    .F(n1846_99),
    .I0(n1846_102),
    .I1(n1846_107),
    .I2(reg_screen_mode[3]) 
);
defparam n1846_s95.INIT=8'h84;
  LUT4 n1847_s92 (
    .F(n1847_96),
    .I0(n1479_9),
    .I1(ff_dx[6]),
    .I2(n1846_105),
    .I3(n1847_99) 
);
defparam n1847_s92.INIT=16'h3730;
  LUT4 n1847_s93 (
    .F(n1847_97),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[7]),
    .I2(w_status_border_position[5]),
    .I3(n2017_7) 
);
defparam n1847_s93.INIT=16'hBB0F;
  LUT3 n1847_s94 (
    .F(n1847_98),
    .I0(n1846_102),
    .I1(n1847_102),
    .I2(reg_screen_mode[3]) 
);
defparam n1847_s94.INIT=8'h84;
  LUT4 n1848_s92 (
    .F(n1848_96),
    .I0(n1479_9),
    .I1(ff_dx[5]),
    .I2(n1846_105),
    .I3(n1848_99) 
);
defparam n1848_s92.INIT=16'h3730;
  LUT4 n1848_s93 (
    .F(n1848_97),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[6]),
    .I2(w_status_border_position[4]),
    .I3(n2017_7) 
);
defparam n1848_s93.INIT=16'hBB0F;
  LUT3 n1848_s94 (
    .F(n1848_98),
    .I0(n1846_102),
    .I1(n1848_102),
    .I2(reg_screen_mode[3]) 
);
defparam n1848_s94.INIT=8'h84;
  LUT4 n1849_s92 (
    .F(n1849_96),
    .I0(n1479_9),
    .I1(ff_dx[4]),
    .I2(n1846_105),
    .I3(n1849_99) 
);
defparam n1849_s92.INIT=16'h3730;
  LUT4 n1849_s93 (
    .F(n1849_97),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[5]),
    .I2(w_status_border_position[3]),
    .I3(n2017_7) 
);
defparam n1849_s93.INIT=16'hBB0F;
  LUT3 n1849_s94 (
    .F(n1849_98),
    .I0(n1846_102),
    .I1(n1849_102),
    .I2(reg_screen_mode[3]) 
);
defparam n1849_s94.INIT=8'h84;
  LUT4 n1850_s92 (
    .F(n1850_96),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[4]),
    .I2(w_status_border_position[2]),
    .I3(n2017_7) 
);
defparam n1850_s92.INIT=16'hBB0F;
  LUT3 n1850_s93 (
    .F(n1850_97),
    .I0(n1846_102),
    .I1(n1850_102),
    .I2(reg_screen_mode[3]) 
);
defparam n1850_s93.INIT=8'h84;
  LUT4 n1850_s94 (
    .F(n1850_98),
    .I0(n1479_9),
    .I1(ff_dx[3]),
    .I2(n1846_105),
    .I3(n1850_100) 
);
defparam n1850_s94.INIT=16'h3730;
  LUT4 n1851_s92 (
    .F(n1851_96),
    .I0(n1479_9),
    .I1(ff_dx[2]),
    .I2(n1846_105),
    .I3(n1851_99) 
);
defparam n1851_s92.INIT=16'h3730;
  LUT3 n1851_s94 (
    .F(n1851_98),
    .I0(n1493_15),
    .I1(n1851_105),
    .I2(w_status_border_position[2]) 
);
defparam n1851_s94.INIT=8'h40;
  LUT2 n1852_s93 (
    .F(n1852_97),
    .I0(n1846_105),
    .I1(ff_dx[1]) 
);
defparam n1852_s93.INIT=4'h8;
  LUT3 n1852_s96 (
    .F(n1852_100),
    .I0(n1493_15),
    .I1(n1851_105),
    .I2(w_status_border_position[1]) 
);
defparam n1852_s96.INIT=8'h40;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s7.INIT=16'h4000;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s8.INIT=16'h1000;
  LUT4 n1930_s9 (
    .F(n1930_15),
    .I0(n1937_25),
    .I1(n1937_24),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1930_s9.INIT=16'h4000;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_11),
    .I3(ff_dx_8_12) 
);
defparam ff_dx_8_s5.INIT=16'h1000;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h9EF3;
  LUT2 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=4'h8;
  LUT3 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_state[3]),
    .I1(n1937_24),
    .I2(ff_state[4]) 
);
defparam ff_next_state_5_s11.INIT=8'hB0;
  LUT2 ff_next_state_0_s10 (
    .F(ff_next_state_0_14),
    .I0(n2017_7),
    .I1(ff_dx[8]) 
);
defparam ff_next_state_0_s10.INIT=4'h4;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state_5_17),
    .I1(ff_transfer_ready_12),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_5_s11.INIT=16'h007F;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_count_valid_15) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(n2017_7),
    .I1(ff_state[0]),
    .I2(ff_dx[8]),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s10.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(n2017_7),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_flush_start_17) 
);
defparam ff_cache_flush_start_s11.INIT=16'h3037;
  LUT3 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_count_valid_s10.INIT=8'h80;
  LUT3 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[3]),
    .I1(n1937_23),
    .I2(ff_count_valid_17) 
);
defparam ff_count_valid_s11.INIT=8'h0E;
  LUT4 n1863_s104 (
    .F(n1863_120),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1863_s104.INIT=16'h415F;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(ff_logical_opration[2]),
    .I1(n1826_101),
    .I2(n1821_96),
    .I3(n1826_102) 
);
defparam n1826_s91.INIT=16'h3B30;
  LUT4 n1826_s92 (
    .F(n1826_98),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1826_s92.INIT=16'h0733;
  LUT2 n1826_s93 (
    .F(n1826_99),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1826_s93.INIT=4'h8;
  LUT4 n1826_s94 (
    .F(n1826_100),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1826_98),
    .I3(ff_state[3]) 
);
defparam n1826_s94.INIT=16'h0C07;
  LUT4 n1825_s90 (
    .F(n1825_96),
    .I0(ff_logical_opration[2]),
    .I1(n1825_97),
    .I2(n1821_96),
    .I3(n1825_98) 
);
defparam n1825_s90.INIT=16'h303B;
  LUT3 n1824_s89 (
    .F(n1824_95),
    .I0(n1824_98),
    .I1(w_status_color[2]),
    .I2(n1821_96) 
);
defparam n1824_s89.INIT=8'h3A;
  LUT4 n1824_s90 (
    .F(n1824_96),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1823_96),
    .I3(ff_state[4]) 
);
defparam n1824_s90.INIT=16'h0C0A;
  LUT2 n1824_s91 (
    .F(n1824_97),
    .I0(ff_state[5]),
    .I1(n1824_96) 
);
defparam n1824_s91.INIT=4'h4;
  LUT4 n1823_s88 (
    .F(n1823_94),
    .I0(n1823_98),
    .I1(w_status_color[3]),
    .I2(n1821_96),
    .I3(n1823_99) 
);
defparam n1823_s88.INIT=16'hCEC0;
  LUT3 n1823_s89 (
    .F(n1823_95),
    .I0(ff_read_byte[3]),
    .I1(n1824_92),
    .I2(ff_state[5]) 
);
defparam n1823_s89.INIT=8'h0B;
  LUT4 n1823_s90 (
    .F(n1823_96),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1823_s90.INIT=16'hC788;
  LUT3 n1823_s91 (
    .F(n1823_97),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1823_s91.INIT=8'hCA;
  LUT4 n1822_s89 (
    .F(n1822_95),
    .I0(ff_logical_opration[2]),
    .I1(n1822_97),
    .I2(n1821_96),
    .I3(n1822_98) 
);
defparam n1822_s89.INIT=16'h303B;
  LUT3 n1822_s90 (
    .F(n1822_96),
    .I0(ff_dx[1]),
    .I1(n553_30),
    .I2(ff_dx[0]) 
);
defparam n1822_s90.INIT=8'hBC;
  LUT3 n1821_s89 (
    .F(n1821_95),
    .I0(n1821_98),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1821_s89.INIT=8'hDB;
  LUT3 n1821_s90 (
    .F(n1821_96),
    .I0(ff_source[0]),
    .I1(n1821_99),
    .I2(n1821_100) 
);
defparam n1821_s90.INIT=8'h40;
  LUT4 n1821_s91 (
    .F(n1821_97),
    .I0(n1821_101),
    .I1(n1821_102),
    .I2(ff_source[5]),
    .I3(n1821_103) 
);
defparam n1821_s91.INIT=16'hEF00;
  LUT4 n1820_s89 (
    .F(n1820_95),
    .I0(n1820_97),
    .I1(w_status_color[6]),
    .I2(n1821_96),
    .I3(n1820_98) 
);
defparam n1820_s89.INIT=16'h3500;
  LUT3 n1819_s91 (
    .F(n1819_97),
    .I0(n1819_99),
    .I1(n1823_96),
    .I2(ff_state[5]) 
);
defparam n1819_s91.INIT=8'h0D;
  LUT4 n1819_s92 (
    .F(n1819_98),
    .I0(n1819_100),
    .I1(w_status_color[7]),
    .I2(n1819_101),
    .I3(n1821_96) 
);
defparam n1819_s92.INIT=16'h030A;
  LUT4 n1934_s10 (
    .F(n1934_15),
    .I0(n1934_22),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n1934_19) 
);
defparam n1934_s10.INIT=16'h00FE;
  LUT4 n1934_s11 (
    .F(n1934_16),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1934_s11.INIT=16'h8A7C;
  LUT2 n1933_s13 (
    .F(n1933_18),
    .I0(n1933_23),
    .I1(ff_state[4]) 
);
defparam n1933_s13.INIT=4'h4;
  LUT4 n1933_s14 (
    .F(n1933_19),
    .I0(n359_7),
    .I1(n1937_21),
    .I2(n1935_18),
    .I3(n1933_24) 
);
defparam n1933_s14.INIT=16'hBF00;
  LUT3 n1933_s15 (
    .F(n1933_20),
    .I0(n1933_30),
    .I1(n1938_28),
    .I2(n1930_15) 
);
defparam n1933_s15.INIT=8'h0D;
  LUT3 n1933_s17 (
    .F(n1933_22),
    .I0(n1933_26),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n1933_s17.INIT=8'h40;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1931_s10.INIT=16'h4000;
  LUT3 n1930_s10 (
    .F(n1930_16),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]),
    .I2(n1930_19) 
);
defparam n1930_s10.INIT=8'h90;
  LUT4 n1930_s11 (
    .F(n1930_17),
    .I0(n1930_20),
    .I1(w_status_border_position[6]),
    .I2(reg_sx[6]),
    .I3(n1930_21) 
);
defparam n1930_s11.INIT=16'h8200;
  LUT4 n1930_s12 (
    .F(n1930_18),
    .I0(n1930_22),
    .I1(ff_sx[9]),
    .I2(reg_sx[2]),
    .I3(w_status_border_position[2]) 
);
defparam n1930_s12.INIT=16'h2002;
  LUT4 n1929_s12 (
    .F(n1929_17),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1929_s12.INIT=16'hB64F;
  LUT4 n1864_s100 (
    .F(n1864_116),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1864_s100.INIT=16'hC8FC;
  LUT4 n359_s7 (
    .F(n359_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(ff_nx[8]) 
);
defparam n359_s7.INIT=16'h0001;
  LUT4 n359_s8 (
    .F(n359_11),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n359_s8.INIT=16'hF13F;
  LUT4 n359_s9 (
    .F(n359_12),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n359_s9.INIT=16'hEF00;
  LUT2 n1038_s5 (
    .F(n1038_8),
    .I0(n1077_6),
    .I1(n1036_11) 
);
defparam n1038_s5.INIT=4'h4;
  LUT2 n1038_s6 (
    .F(n1038_9),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]) 
);
defparam n1038_s6.INIT=4'h1;
  LUT4 n1041_s5 (
    .F(n1041_8),
    .I0(n1077_6),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1041_s5.INIT=16'h0001;
  LUT4 n1043_s6 (
    .F(n1043_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1043_s6.INIT=16'h4000;
  LUT4 n1077_s6 (
    .F(n1077_9),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1077_s6.INIT=16'h0001;
  LUT3 n1935_s14 (
    .F(n1935_17),
    .I0(n1935_23),
    .I1(n1935_24),
    .I2(n1935_25) 
);
defparam n1935_s14.INIT=8'h80;
  LUT3 n1935_s15 (
    .F(n1935_18),
    .I0(w_next_dx[8]),
    .I1(n2017_7),
    .I2(w_next_dx[9]) 
);
defparam n1935_s15.INIT=8'h0D;
  LUT2 n1935_s16 (
    .F(n1935_19),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1935_s16.INIT=4'h1;
  LUT3 n1935_s17 (
    .F(n1935_20),
    .I0(n1935_26),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n1935_s17.INIT=8'h41;
  LUT4 n1935_s18 (
    .F(n1935_21),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1935_s18.INIT=16'hE000;
  LUT4 n1935_s19 (
    .F(n1935_22),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1935_s19.INIT=16'h9E54;
  LUT4 n1936_s14 (
    .F(n1936_17),
    .I0(ff_next_state[2]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1936_s14.INIT=16'hF34F;
  LUT4 n1936_s15 (
    .F(n1936_18),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1936_s15.INIT=16'h533F;
  LUT4 n1936_s16 (
    .F(n1936_19),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1936_s16.INIT=16'h438E;
  LUT4 n1937_s18 (
    .F(n1937_21),
    .I0(n1935_24),
    .I1(n1935_25),
    .I2(n1935_23),
    .I3(ff_state[0]) 
);
defparam n1937_s18.INIT=16'h007F;
  LUT4 n1937_s19 (
    .F(n1937_22),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1937_s19.INIT=16'h000D;
  LUT4 n1937_s20 (
    .F(n1937_23),
    .I0(n2017_7),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_state[0]) 
);
defparam n1937_s20.INIT=16'h00F4;
  LUT3 n1937_s21 (
    .F(n1937_24),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1937_s21.INIT=8'h40;
  LUT2 n1937_s22 (
    .F(n1937_25),
    .I0(ff_eq),
    .I1(n1644_3) 
);
defparam n1937_s22.INIT=4'h6;
  LUT4 n1937_s23 (
    .F(n1937_26),
    .I0(ff_next_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1937_s23.INIT=16'hF34F;
  LUT3 n1937_s24 (
    .F(n1937_27),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1937_s24.INIT=8'h0E;
  LUT4 n1938_s19 (
    .F(n1938_22),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_count_valid_15) 
);
defparam n1938_s19.INIT=16'h2C00;
  LUT4 n1938_s21 (
    .F(n1938_24),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1938_s21.INIT=16'h0E00;
  LUT4 n1836_s100 (
    .F(n1836_104),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[2]),
    .I2(w_status_border_position[0]),
    .I3(n2017_7) 
);
defparam n1836_s100.INIT=16'hBB0F;
  LUT4 n1836_s101 (
    .F(n1836_105),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]),
    .I3(n2017_7) 
);
defparam n1836_s101.INIT=16'hCA00;
  LUT4 n1846_s96 (
    .F(n1846_100),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[8]),
    .I2(ff_dx[6]),
    .I3(n2017_7) 
);
defparam n1846_s96.INIT=16'hBB0F;
  LUT3 n1846_s98 (
    .F(n1846_102),
    .I0(n2017_7),
    .I1(n553_30),
    .I2(ff_next_vram2_7_9) 
);
defparam n1846_s98.INIT=8'h01;
  LUT4 n1847_s95 (
    .F(n1847_99),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[7]),
    .I2(ff_dx[5]),
    .I3(n2017_7) 
);
defparam n1847_s95.INIT=16'hBB0F;
  LUT4 n1848_s95 (
    .F(n1848_99),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[6]),
    .I2(ff_dx[4]),
    .I3(n2017_7) 
);
defparam n1848_s95.INIT=16'hBB0F;
  LUT4 n1849_s95 (
    .F(n1849_99),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[5]),
    .I2(ff_dx[3]),
    .I3(n2017_7) 
);
defparam n1849_s95.INIT=16'hBB0F;
  LUT4 n1850_s96 (
    .F(n1850_100),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[4]),
    .I2(ff_dx[2]),
    .I3(n2017_7) 
);
defparam n1850_s96.INIT=16'hBB0F;
  LUT4 n1851_s95 (
    .F(n1851_99),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[3]),
    .I2(ff_dx[1]),
    .I3(n2017_7) 
);
defparam n1851_s95.INIT=16'hBB0F;
  LUT4 n1851_s96 (
    .F(n1851_100),
    .I0(reg_screen_mode[2]),
    .I1(w_status_border_position[3]),
    .I2(w_status_border_position[1]),
    .I3(n2017_7) 
);
defparam n1851_s96.INIT=16'hBB0F;
  LUT2 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_12),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_transfer_ready_s9.INIT=4'h4;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_state[0]),
    .I1(n2017_7),
    .I2(w_status_border_position[8]),
    .I3(ff_state[1]) 
);
defparam ff_next_state_5_s13.INIT=16'hEF00;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam ff_state_5_s12.INIT=16'h4000;
  LUT4 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(w_status_border_position[8]),
    .I1(ff_dx[8]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s12.INIT=16'h305F;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s12.INIT=16'h5BCF;
  LUT4 n1826_s95 (
    .F(n1826_101),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s95.INIT=16'h004F;
  LUT4 n1826_s96 (
    .F(n1826_102),
    .I0(n1826_103),
    .I1(n1821_101),
    .I2(n1826_104),
    .I3(ff_source[0]) 
);
defparam n1826_s96.INIT=16'h13FC;
  LUT4 n1825_s91 (
    .F(n1825_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s91.INIT=16'h004F;
  LUT2 n1825_s92 (
    .F(n1825_98),
    .I0(n1825_99),
    .I1(n1825_100) 
);
defparam n1825_s92.INIT=4'h2;
  LUT4 n1824_s92 (
    .F(n1824_98),
    .I0(n1824_99),
    .I1(ff_source[2]),
    .I2(ff_logical_opration[2]),
    .I3(n1821_101) 
);
defparam n1824_s92.INIT=16'hDA3A;
  LUT4 n1823_s92 (
    .F(n1823_98),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1823_s92.INIT=16'hEFB0;
  LUT3 n1823_s93 (
    .F(n1823_99),
    .I0(ff_logical_opration[0]),
    .I1(n1823_100),
    .I2(n1823_101) 
);
defparam n1823_s93.INIT=8'hD0;
  LUT4 n1822_s91 (
    .F(n1822_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[4]),
    .I3(w_status_color[4]) 
);
defparam n1822_s91.INIT=16'h004F;
  LUT3 n1822_s92 (
    .F(n1822_98),
    .I0(ff_source[4]),
    .I1(n1822_99),
    .I2(n1822_100) 
);
defparam n1822_s92.INIT=8'h70;
  LUT4 n1821_s92 (
    .F(n1821_98),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n1821_s92.INIT=16'h7AFC;
  LUT4 n1821_s93 (
    .F(n1821_99),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1821_s93.INIT=16'h0001;
  LUT4 n1821_s94 (
    .F(n1821_100),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1821_s94.INIT=16'h0100;
  LUT3 n1821_s95 (
    .F(n1821_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1821_s95.INIT=8'h10;
  LUT4 n1821_s96 (
    .F(n1821_102),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1821_s96.INIT=16'h00F4;
  LUT3 n1821_s97 (
    .F(n1821_103),
    .I0(n553_30),
    .I1(n1823_96),
    .I2(reg_screen_mode[3]) 
);
defparam n1821_s97.INIT=8'h80;
  LUT4 n1820_s91 (
    .F(n1820_97),
    .I0(ff_source[6]),
    .I1(n1821_101),
    .I2(n1826_104),
    .I3(n1820_99) 
);
defparam n1820_s91.INIT=16'hF400;
  LUT4 n1820_s92 (
    .F(n1820_98),
    .I0(n1820_100),
    .I1(n1820_101),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n1820_s92.INIT=16'hD000;
  LUT3 n1819_s93 (
    .F(n1819_99),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1819_s93.INIT=8'h35;
  LUT3 n1819_s94 (
    .F(n1819_100),
    .I0(n1819_102),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]) 
);
defparam n1819_s94.INIT=8'hDB;
  LUT3 n1819_s95 (
    .F(n1819_101),
    .I0(n1821_101),
    .I1(n1819_103),
    .I2(ff_source[7]) 
);
defparam n1819_s95.INIT=8'h10;
  LUT3 n1934_s14 (
    .F(n1934_19),
    .I0(n1934_20),
    .I1(ff_count_valid_15),
    .I2(ff_state[5]) 
);
defparam n1934_s14.INIT=8'h40;
  LUT4 n1933_s18 (
    .F(n1933_23),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1933_s18.INIT=16'h3BC5;
  LUT3 n1933_s19 (
    .F(n1933_24),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1936_19) 
);
defparam n1933_s19.INIT=8'h10;
  LUT3 n1933_s21 (
    .F(n1933_26),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1933_s21.INIT=8'hD3;
  LUT4 n1930_s13 (
    .F(n1930_19),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s13.INIT=16'h9009;
  LUT2 n1930_s14 (
    .F(n1930_20),
    .I0(w_status_border_position[5]),
    .I1(reg_sx[5]) 
);
defparam n1930_s14.INIT=4'h9;
  LUT4 n1930_s15 (
    .F(n1930_21),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1930_s15.INIT=16'h9009;
  LUT2 n1930_s16 (
    .F(n1930_22),
    .I0(w_status_border_position[0]),
    .I1(reg_sx[0]) 
);
defparam n1930_s16.INIT=4'h9;
  LUT4 n1036_s8 (
    .F(n1036_11),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1036_s8.INIT=16'h0001;
  LUT4 n1935_s20 (
    .F(n1935_23),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1935_s20.INIT=16'h1000;
  LUT4 n1935_s21 (
    .F(n1935_24),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1935_s21.INIT=16'h0001;
  LUT4 n1935_s22 (
    .F(n1935_25),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1935_s22.INIT=16'h0001;
  LUT4 n1935_s23 (
    .F(n1935_26),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1935_s23.INIT=16'hF34F;
  LUT2 n1826_s97 (
    .F(n1826_103),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]) 
);
defparam n1826_s97.INIT=4'h8;
  LUT2 n1826_s98 (
    .F(n1826_104),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1826_s98.INIT=4'h4;
  LUT4 n1825_s93 (
    .F(n1825_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1825_s93.INIT=16'h3EE3;
  LUT4 n1825_s94 (
    .F(n1825_100),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1825_s94.INIT=16'h7C00;
  LUT4 n1824_s93 (
    .F(n1824_99),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1824_s93.INIT=16'h823F;
  LUT4 n1823_s94 (
    .F(n1823_100),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1823_s94.INIT=16'hBFF0;
  LUT4 n1823_s95 (
    .F(n1823_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1823_s95.INIT=16'hE3FC;
  LUT4 n1822_s93 (
    .F(n1822_99),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[4]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1822_s93.INIT=16'h3FF5;
  LUT4 n1822_s94 (
    .F(n1822_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1822_s94.INIT=16'h3ECF;
  LUT4 n1820_s93 (
    .F(n1820_99),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(w_status_color[6]),
    .I3(ff_source[6]) 
);
defparam n1820_s93.INIT=16'h3FF5;
  LUT4 n1820_s94 (
    .F(n1820_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[6]) 
);
defparam n1820_s94.INIT=16'hEF00;
  LUT4 n1820_s95 (
    .F(n1820_101),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1820_s95.INIT=16'h00F4;
  LUT4 n1819_s96 (
    .F(n1819_102),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[1]) 
);
defparam n1819_s96.INIT=16'h7AFC;
  LUT4 n1819_s97 (
    .F(n1819_103),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1819_s97.INIT=16'h00F4;
  LUT3 n1934_s15 (
    .F(n1934_20),
    .I0(ff_next_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1934_s15.INIT=8'hC7;
  LUT4 n1836_s102 (
    .F(n1836_107),
    .I0(n1836_102),
    .I1(n1836_105),
    .I2(n1841_93),
    .I3(n553_30) 
);
defparam n1836_s102.INIT=16'h1000;
  LUT4 n1846_s100 (
    .F(n1846_105),
    .I0(n369_9),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n1846_s100.INIT=16'h0002;
  LUT4 n1818_s128 (
    .F(n1818_155),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1818_s128.INIT=16'hEF00;
  LUT4 n1036_s9 (
    .F(n1036_13),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n1036_11) 
);
defparam n1036_s9.INIT=16'h0100;
  LUT4 n1852_s97 (
    .F(n1852_102),
    .I0(n1852_100),
    .I1(n1846_105),
    .I2(n1836_104),
    .I3(n1841_99) 
);
defparam n1852_s97.INIT=16'hAB00;
  LUT3 n1836_s103 (
    .F(n1836_109),
    .I0(n1846_105),
    .I1(n1836_104),
    .I2(n1836_111) 
);
defparam n1836_s103.INIT=8'h0E;
  LUT4 n1867_s93 (
    .F(n1867_98),
    .I0(n1841_96),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1867_s93.INIT=16'h802A;
  LUT4 n1852_s98 (
    .F(n1852_104),
    .I0(n1852_110),
    .I1(n1846_105),
    .I2(n1851_100),
    .I3(n553_30) 
);
defparam n1852_s98.INIT=16'h5455;
  LUT4 n1851_s98 (
    .F(n1851_103),
    .I0(n1846_105),
    .I1(n1851_100),
    .I2(n1851_98),
    .I3(n1841_99) 
);
defparam n1851_s98.INIT=16'hF100;
  LUT3 n1933_s22 (
    .F(n1933_28),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1933_s22.INIT=8'h01;
  LUT4 n1935_s24 (
    .F(n1935_28),
    .I0(n1933_15),
    .I1(n1935_20),
    .I2(n1933_32),
    .I3(n1935_21) 
);
defparam n1935_s24.INIT=16'h0015;
  LUT4 n1935_s25 (
    .F(n1935_30),
    .I0(n1935_20),
    .I1(n1933_32),
    .I2(n1935_21),
    .I3(n1935_16) 
);
defparam n1935_s25.INIT=16'h0700;
  LUT4 n1938_s22 (
    .F(n1938_26),
    .I0(n1933_15),
    .I1(n1938_22),
    .I2(n1938_32),
    .I3(n1938_24) 
);
defparam n1938_s22.INIT=16'h0045;
  LUT4 ff_cache_vram_write_s14 (
    .F(ff_cache_vram_write_19),
    .I0(ff_cache_vram_wdata_7_15),
    .I1(ff_state[3]),
    .I2(n1937_24),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_write_s14.INIT=16'h8A00;
  LUT3 ff_transfer_ready_s10 (
    .F(ff_transfer_ready_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_count_valid_15) 
);
defparam ff_transfer_ready_s10.INIT=8'h40;
  LUT4 n1036_s10 (
    .F(n1036_15),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[4]),
    .I3(n1040_6) 
);
defparam n1036_s10.INIT=16'h0100;
  LUT4 n1039_s4 (
    .F(n1039_8),
    .I0(ff_nx[4]),
    .I1(n1040_6),
    .I2(ff_nx[5]),
    .I3(n1044_4) 
);
defparam n1039_s4.INIT=16'h4B00;
  LUT4 n1040_s5 (
    .F(n1040_9),
    .I0(n317_7),
    .I1(n1077_6),
    .I2(n1036_11),
    .I3(reg_nx[4]) 
);
defparam n1040_s5.INIT=16'h1045;
  LUT4 n1852_s99 (
    .F(n1852_106),
    .I0(n1851_105),
    .I1(n2017_7),
    .I2(ff_dx[0]),
    .I3(n1836_105) 
);
defparam n1852_s99.INIT=16'h5510;
  LUT4 n1852_s100 (
    .F(n1852_108),
    .I0(n2017_7),
    .I1(ff_dx[0]),
    .I2(n1493_15),
    .I3(n553_30) 
);
defparam n1852_s100.INIT=16'h00BF;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s14.INIT=16'hCA00;
  LUT4 n1937_s25 (
    .F(n1937_29),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1937_s25.INIT=16'h0BB0;
  LUT4 n1934_s16 (
    .F(n1934_22),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1934_s16.INIT=16'h0001;
  LUT4 n1938_s23 (
    .F(n1938_28),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1938_s23.INIT=16'h0009;
  LUT3 n1938_s24 (
    .F(n1938_30),
    .I0(ff_eq),
    .I1(n1644_3),
    .I2(n1937_24) 
);
defparam n1938_s24.INIT=8'h90;
  LUT4 n1937_s26 (
    .F(n1937_31),
    .I0(n1937_24),
    .I1(ff_eq),
    .I2(n1644_3),
    .I3(n1862_110) 
);
defparam n1937_s26.INIT=16'h00D7;
  LUT3 n604_s7 (
    .F(n604_11),
    .I0(n359_4),
    .I1(n1077_6),
    .I2(ff_start) 
);
defparam n604_s7.INIT=8'h02;
  LUT4 n1851_s99 (
    .F(n1851_105),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n1851_s99.INIT=16'h0004;
  LUT4 n1933_s23 (
    .F(n1933_30),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1933_s23.INIT=16'h007F;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_19),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state_0_14),
    .I3(ff_state[0]) 
);
defparam ff_state_5_s13.INIT=16'h8000;
  LUT4 n1820_s96 (
    .F(n1820_103),
    .I0(n517_4),
    .I1(ff_dx[1]),
    .I2(n553_30),
    .I3(ff_dx[0]) 
);
defparam n1820_s96.INIT=16'h0015;
  LUT4 ff_next_state_0_s12 (
    .F(ff_next_state_0_18),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_next_state_0_s12.INIT=16'hB0BB;
  LUT4 n1861_s102 (
    .F(n1861_117),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n1861_s102.INIT=16'h00DF;
  LUT4 n1865_s109 (
    .F(n1865_130),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1865_132) 
);
defparam n1865_s109.INIT=16'h7500;
  LUT4 n1930_s17 (
    .F(n1930_24),
    .I0(n1937_23),
    .I1(n1841_96),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1930_s17.INIT=16'h0800;
  LUT3 n1862_s95 (
    .F(n1862_110),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1862_s95.INIT=8'h10;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s5.INIT=16'h1000;
  LUT3 n1863_s105 (
    .F(n1863_122),
    .I0(n2017_7),
    .I1(ff_dx[8]),
    .I2(ff_state[0]) 
);
defparam n1863_s105.INIT=8'h40;
  LUT4 n1862_s96 (
    .F(n1862_112),
    .I0(ff_next_state[4]),
    .I1(n2017_7),
    .I2(ff_dx[8]),
    .I3(ff_next_state_0_18) 
);
defparam n1862_s96.INIT=16'h00DF;
  LUT4 ff_next_state_0_s13 (
    .F(ff_next_state_0_20),
    .I0(ff_next_state_0_18),
    .I1(n2017_7),
    .I2(ff_dx[8]),
    .I3(n1841_96) 
);
defparam ff_next_state_0_s13.INIT=16'h1000;
  LUT4 n1934_s17 (
    .F(n1934_24),
    .I0(ff_state[3]),
    .I1(n1862_110),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1934_s17.INIT=16'h0700;
  LUT4 n1938_s25 (
    .F(n1938_32),
    .I0(ff_state[0]),
    .I1(n1297_6),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1938_s25.INIT=16'h0B00;
  LUT3 n1937_s27 (
    .F(n1937_33),
    .I0(ff_count_valid_15),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1937_s27.INIT=8'h10;
  LUT4 n1929_s13 (
    .F(n1929_19),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1929_s13.INIT=16'h0100;
  LUT4 n1933_s24 (
    .F(n1933_32),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1933_s24.INIT=16'h0900;
  LUT4 n1865_s110 (
    .F(n1865_132),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1865_s110.INIT=16'h00BF;
  LUT4 ff_sx_9_s4 (
    .F(ff_sx_9_10),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid),
    .I3(ff_start) 
);
defparam ff_sx_9_s4.INIT=16'hFF40;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 n1850_s97 (
    .F(n1850_102),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_status_border_position[3]) 
);
defparam n1850_s97.INIT=16'h1000;
  LUT4 n1849_s97 (
    .F(n1849_102),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_status_border_position[4]) 
);
defparam n1849_s97.INIT=16'h1000;
  LUT4 n1848_s97 (
    .F(n1848_102),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_status_border_position[5]) 
);
defparam n1848_s97.INIT=16'h1000;
  LUT4 n1847_s97 (
    .F(n1847_102),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_status_border_position[6]) 
);
defparam n1847_s97.INIT=16'h1000;
  LUT4 n1846_s101 (
    .F(n1846_107),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_status_border_position[7]) 
);
defparam n1846_s101.INIT=16'h1000;
  LUT3 n1041_s6 (
    .F(n1041_10),
    .I0(n1041_6),
    .I1(ff_start),
    .I2(n1077_6) 
);
defparam n1041_s6.INIT=8'h20;
  LUT4 n1040_s6 (
    .F(n1040_11),
    .I0(n1040_6),
    .I1(ff_nx[4]),
    .I2(ff_start),
    .I3(n1077_6) 
);
defparam n1040_s6.INIT=16'h0900;
  LUT4 n1037_s4 (
    .F(n1037_8),
    .I0(n1036_15),
    .I1(ff_nx[7]),
    .I2(ff_start),
    .I3(n1077_6) 
);
defparam n1037_s4.INIT=16'h0900;
  LUT4 n604_s8 (
    .F(n604_13),
    .I0(ff_maj),
    .I1(ff_dx_8_9),
    .I2(ff_start),
    .I3(n1077_6) 
);
defparam n604_s8.INIT=16'h0700;
  LUT3 n1937_s28 (
    .F(n1937_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1937_s28.INIT=8'h01;
  LUT4 n1929_s14 (
    .F(n1929_21),
    .I0(ff_eq),
    .I1(n1930_13),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1929_s14.INIT=16'h000B;
  LUT4 w_next_2_s3 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(n2017_7),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s3.INIT=16'h4000;
  LUT3 w_next_1_s4 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2017_7),
    .I2(w_next[0]) 
);
defparam w_next_1_s4.INIT=8'h0B;
  LUT4 ff_read_color_s7 (
    .F(ff_read_color_13),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid),
    .I3(ff_port1) 
);
defparam ff_read_color_s7.INIT=16'h1000;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_21),
    .I0(ff_cache_vram_valid),
    .I1(ff_reset_n2_1),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_next_state_5_s15.INIT=16'h0004;
  LUT4 n1937_s29 (
    .F(n1937_37),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1937_s29.INIT=16'h1000;
  LUT4 n1932_s10 (
    .F(n1932_16),
    .I0(n1932_14),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1932_s10.INIT=16'h0001;
  LUT4 n1227_s2 (
    .F(n1227_6),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1227_s2.INIT=16'h5355;
  LUT4 n1226_s2 (
    .F(n1226_6),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1226_s2.INIT=16'h5355;
  LUT4 n1225_s2 (
    .F(n1225_6),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1225_s2.INIT=16'h5355;
  LUT4 n1224_s2 (
    .F(n1224_6),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1224_s2.INIT=16'h5355;
  LUT4 n1223_s2 (
    .F(n1223_6),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1223_s2.INIT=16'h5355;
  LUT4 n1222_s2 (
    .F(n1222_6),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1222_s2.INIT=16'h5355;
  LUT4 n1221_s2 (
    .F(n1221_6),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1221_s2.INIT=16'h5355;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_10),
    .I3(n1278_9) 
);
defparam n1220_s2.INIT=16'h5355;
  LUT3 n1852_s101 (
    .F(n1852_110),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_status_border_position[2]) 
);
defparam n1852_s101.INIT=8'h40;
  LUT3 n1836_s104 (
    .F(n1836_111),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_status_border_position[1]) 
);
defparam n1836_s104.INIT=8'h40;
  LUT4 n1043_s7 (
    .F(n1043_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1043_8),
    .I3(n317_7) 
);
defparam n1043_s7.INIT=16'hBB0F;
  LUT4 n317_s6 (
    .F(n317_10),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_9),
    .I3(n317_8) 
);
defparam n317_s6.INIT=16'h00FE;
  LUT4 n1473_s4 (
    .F(n1473_11),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1473_s4.INIT=16'h0800;
  LUT4 n1472_s4 (
    .F(n1472_11),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1472_s4.INIT=16'h0800;
  LUT4 n1475_s4 (
    .F(n1475_11),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1475_s4.INIT=16'h0800;
  LUT4 n1474_s4 (
    .F(n1474_11),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1474_s4.INIT=16'h0800;
  LUT4 n1820_s97 (
    .F(n1820_105),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_read_byte[6]),
    .I3(n1819_93) 
);
defparam n1820_s97.INIT=16'h0007;
  LUT3 n1821_s98 (
    .F(n1821_105),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(n1823_96) 
);
defparam n1821_s98.INIT=8'h70;
  LUT3 n1822_s95 (
    .F(n1822_102),
    .I0(n1822_95),
    .I1(n553_30),
    .I2(reg_screen_mode[3]) 
);
defparam n1822_s95.INIT=8'h40;
  LUT4 n1823_s96 (
    .F(n1823_103),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(n1823_95),
    .I3(n1823_96) 
);
defparam n1823_s96.INIT=16'h7000;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0A0C;
  LUT2 n1480_s5 (
    .F(n1480_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1480_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT2 n1481_s5 (
    .F(n1481_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1481_s5.INIT=4'h4;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT2 n1484_s5 (
    .F(n1484_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1484_s5.INIT=4'h4;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT2 n1485_s5 (
    .F(n1485_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1485_s5.INIT=4'h4;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_23),
    .I0(ff_next_state_5_17),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s16.INIT=16'h0001;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_6),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_130),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_7),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1338_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1000_s (
    .SUM(n1000_2),
    .COUT(n1000_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1001_3) 
);
defparam n1000_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  ALU n1644_s0 (
    .SUM(n1644_1_SUM),
    .COUT(n1644_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1643_3) 
);
defparam n1644_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_pulse1(w_pulse1),
    .n369_8(n369_8),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n339_6,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_command_vram_write,
  w_cpu_vram_write,
  n553_30,
  w_pulse1,
  w_screen_mode_3_3,
  w_command_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_ic_vram_valid,
  ff_next_vram6_7_11,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_command_vram_wdata,
  w_cpu_vram_wdata,
  w_cpu_vram_address,
  w_ic_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  reg_screen_mode,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_sdram_valid,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_5,
  n369_8,
  ff_vram_wdata_mask_3_6,
  n369_9,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n339_6;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_command_vram_write;
input w_cpu_vram_write;
input n553_30;
input w_pulse1;
input w_screen_mode_3_3;
input w_command_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_ic_vram_valid;
input ff_next_vram6_7_11;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [31:0] w_command_vram_wdata;
input [7:0] w_cpu_vram_wdata;
input [16:0] w_cpu_vram_address;
input [16:0] w_ic_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:2] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
input [3:2] reg_screen_mode;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_sdram_valid;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_5;
output n369_8;
output ff_vram_wdata_mask_3_6;
output n369_9;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n371_7;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n369_7;
wire n370_6;
wire n370_7;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire n369_10;
wire n354_14;
wire ff_vram_rdata_sel_2_9;
wire ff_vram_write_9;
wire ff_vram_valid_9;
wire ff_vram_wdata_mask_3_9;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(n185_4),
    .I2(n185_5) 
);
defparam n185_s0.INIT=8'h3A;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n186_s0.INIT=16'hEE0E;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_5),
    .I3(n186_4) 
);
defparam n187_s0.INIT=16'hEE0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(n185_5),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF2;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_14) 
);
defparam n354_s2.INIT=16'hFCF5;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_14) 
);
defparam n355_s2.INIT=16'hEE0F;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_14) 
);
defparam n356_s2.INIT=16'hEE0F;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_14) 
);
defparam n357_s2.INIT=16'hEE0F;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_14) 
);
defparam n358_s2.INIT=16'hFCF5;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_14) 
);
defparam n359_s2.INIT=16'hFCF5;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_14) 
);
defparam n360_s2.INIT=16'hEE0F;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_14) 
);
defparam n361_s2.INIT=16'hFCF5;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_14) 
);
defparam n362_s2.INIT=16'hFCF5;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_14) 
);
defparam n363_s2.INIT=16'hFCF5;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_14) 
);
defparam n364_s2.INIT=16'hEE0F;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_14) 
);
defparam n365_s2.INIT=16'hFCF5;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_14) 
);
defparam n366_s2.INIT=16'hFCF5;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_14) 
);
defparam n367_s2.INIT=16'hEE0F;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_14) 
);
defparam n368_s2.INIT=16'hEE0F;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n186_4),
    .I3(n369_8) 
);
defparam n369_s2.INIT=16'hF011;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n186_5),
    .I3(n369_8) 
);
defparam n370_s2.INIT=16'hF0EE;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(n1518_3),
    .I1(ff_reset_n2_1) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n339_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(ff_vram_valid_8),
    .I2(n369_8),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'hE000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_5),
    .I1(n354_14),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_command_vram_wdata[0]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n404_s4.INIT=16'hCA00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_command_vram_wdata[1]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n403_s4.INIT=16'hCA00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_command_vram_wdata[2]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n402_s4.INIT=16'hCA00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_command_vram_wdata[3]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n401_s4.INIT=16'hCA00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_command_vram_wdata[4]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n400_s4.INIT=16'hCA00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_command_vram_wdata[5]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n399_s4.INIT=16'hCA00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_command_vram_wdata[6]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n398_s4.INIT=16'hCA00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_command_vram_wdata[7]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n397_s4.INIT=16'hCA00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_command_vram_wdata[8]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n396_s4.INIT=16'hCA00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_command_vram_wdata[9]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n395_s4.INIT=16'hCA00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_command_vram_wdata[10]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n394_s4.INIT=16'hCA00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_command_vram_wdata[11]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n393_s4.INIT=16'hCA00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_command_vram_wdata[12]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n392_s4.INIT=16'hCA00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_command_vram_wdata[13]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n391_s4.INIT=16'hCA00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_command_vram_wdata[14]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n390_s4.INIT=16'hCA00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_command_vram_wdata[15]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n389_s4.INIT=16'hCA00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_command_vram_wdata[16]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n388_s4.INIT=16'hCA00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_command_vram_wdata[17]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n387_s4.INIT=16'hCA00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_command_vram_wdata[18]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n386_s4.INIT=16'hCA00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_command_vram_wdata[19]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n385_s4.INIT=16'hCA00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_command_vram_wdata[20]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n384_s4.INIT=16'hCA00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_command_vram_wdata[21]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n383_s4.INIT=16'hCA00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_command_vram_wdata[22]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_command_vram_wdata[23]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_command_vram_wdata[24]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_command_vram_wdata[25]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_command_vram_wdata[26]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n378_s4.INIT=16'hCA00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_command_vram_wdata[27]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n377_s4.INIT=16'hCA00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_command_vram_wdata[28]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n376_s4.INIT=16'hCA00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_command_vram_wdata[29]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n375_s4.INIT=16'hCA00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_command_vram_wdata[30]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n374_s4.INIT=16'hCA00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_command_vram_wdata[31]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n373_s4.INIT=16'hCA00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_command_vram_write),
    .I1(w_cpu_vram_write),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n372_s5.INIT=16'hCA00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n185_5),
    .I1(n354_14),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0B00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_5),
    .I1(n369_8),
    .I2(ff_sdr_ready) 
);
defparam n34_s5.INIT=8'h40;
  LUT2 n371_s2 (
    .F(n371_7),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s2.INIT=4'h4;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(n553_30),
    .I3(w_cpu_vram_address[1]) 
);
defparam n185_s1.INIT=16'hCA00;
  LUT3 n185_s2 (
    .F(n185_5),
    .I0(n602_3),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n185_s2.INIT=8'h80;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n553_30),
    .I3(n185_5) 
);
defparam n186_s1.INIT=16'hCA00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(n553_30),
    .I3(n185_5) 
);
defparam n186_s2.INIT=16'hCA00;
  LUT3 n354_s3 (
    .F(n354_6),
    .I0(n354_10),
    .I1(w_ic_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s3.INIT=8'h3A;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[16]),
    .I1(w_screen_mode_vram_address[0]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hCA00;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(w_command_vram_address[16]),
    .I1(n354_11),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n354_s5.INIT=16'hCA00;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(w_command_vram_address[15]),
    .I1(n355_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n355_s3.INIT=16'h0C0A;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_10),
    .I2(n553_30) 
);
defparam n355_s5.INIT=8'hCA;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(w_command_vram_address[14]),
    .I1(n356_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n356_s3.INIT=16'h0C0A;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'hCA00;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(n355_10),
    .I2(n553_30) 
);
defparam n356_s5.INIT=8'hCA;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(w_command_vram_address[13]),
    .I1(n357_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n357_s3.INIT=16'h0C0A;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_10),
    .I2(n553_30) 
);
defparam n357_s5.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_9),
    .I1(n357_10),
    .I2(n553_30) 
);
defparam n358_s3.INIT=8'hCA;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'hCA00;
  LUT4 n358_s5 (
    .F(n358_8),
    .I0(w_command_vram_address[12]),
    .I1(n358_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n358_s5.INIT=16'hCA00;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_9),
    .I1(n358_9),
    .I2(n553_30) 
);
defparam n359_s3.INIT=8'hCA;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'hCA00;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(w_command_vram_address[11]),
    .I1(n359_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n359_s5.INIT=16'hCA00;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_command_vram_address[10]),
    .I1(n360_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n360_s3.INIT=16'h0C0A;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'hCA00;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(n359_9),
    .I2(n553_30) 
);
defparam n360_s5.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_9),
    .I1(n360_10),
    .I2(n553_30) 
);
defparam n361_s3.INIT=8'hCA;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'hCA00;
  LUT4 n361_s5 (
    .F(n361_8),
    .I0(w_command_vram_address[9]),
    .I1(n361_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n361_s5.INIT=16'hCA00;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_9),
    .I1(n361_9),
    .I2(n553_30) 
);
defparam n362_s3.INIT=8'hCA;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT4 n362_s5 (
    .F(n362_8),
    .I0(w_command_vram_address[8]),
    .I1(n362_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n362_s5.INIT=16'hCA00;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_9),
    .I1(n362_9),
    .I2(n553_30) 
);
defparam n363_s3.INIT=8'hCA;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT4 n363_s5 (
    .F(n363_8),
    .I0(w_command_vram_address[7]),
    .I1(n363_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n363_s5.INIT=16'hCA00;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(w_command_vram_address[6]),
    .I1(n364_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n364_s3.INIT=16'h0C0A;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_9),
    .I2(n553_30) 
);
defparam n364_s5.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_9),
    .I1(n364_10),
    .I2(n553_30) 
);
defparam n365_s3.INIT=8'hCA;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'hCA00;
  LUT4 n365_s5 (
    .F(n365_8),
    .I0(w_command_vram_address[5]),
    .I1(n365_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n365_s5.INIT=16'hCA00;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_9),
    .I1(n365_9),
    .I2(n553_30) 
);
defparam n366_s3.INIT=8'hCA;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT4 n366_s5 (
    .F(n366_8),
    .I0(w_command_vram_address[4]),
    .I1(n366_10),
    .I2(n185_5),
    .I3(n369_8) 
);
defparam n366_s5.INIT=16'hCA00;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(w_command_vram_address[3]),
    .I1(n367_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n367_s3.INIT=16'h0C0A;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'hCA00;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(n366_9),
    .I2(n553_30) 
);
defparam n367_s5.INIT=8'hCA;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(w_command_vram_address[2]),
    .I1(n368_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n368_s3.INIT=16'h0C0A;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(n367_10),
    .I2(n553_30) 
);
defparam n368_s5.INIT=8'hCA;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30),
    .I3(n354_14) 
);
defparam n369_s3.INIT=16'h0305;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n368_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_14),
    .I3(n553_30) 
);
defparam n369_s4.INIT=16'h3A00;
  LUT4 n369_s5 (
    .F(n369_8),
    .I0(n369_9),
    .I1(w_screen_mode_3_3),
    .I2(n354_12),
    .I3(n369_10) 
);
defparam n369_s5.INIT=16'h4F00;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(w_ic_vram_address[0]),
    .I1(w_screen_mode_vram_address[0]),
    .I2(n553_30),
    .I3(n354_14) 
);
defparam n370_s3.INIT=16'h0C0A;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_14),
    .I3(n553_30) 
);
defparam n370_s4.INIT=16'hCA00;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n602_3),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h1000;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s7.INIT=8'h07;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s8.INIT=8'hCA;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s9.INIT=4'h4;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n553_30) 
);
defparam n355_s6.INIT=8'hCA;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s6 (
    .F(n356_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n553_30) 
);
defparam n356_s6.INIT=8'hCA;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s7.INIT=8'h07;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n553_30) 
);
defparam n357_s6.INIT=8'hCA;
  LUT3 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s7.INIT=8'h07;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s6.INIT=8'h07;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n553_30) 
);
defparam n358_s7.INIT=8'hCA;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s6.INIT=8'h07;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n553_30) 
);
defparam n359_s7.INIT=8'hCA;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n553_30) 
);
defparam n360_s6.INIT=8'hCA;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s7.INIT=8'h07;
  LUT3 n361_s6 (
    .F(n361_9),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s6.INIT=8'h07;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n553_30) 
);
defparam n361_s7.INIT=8'hCA;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s6.INIT=8'h07;
  LUT3 n362_s7 (
    .F(n362_10),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n553_30) 
);
defparam n362_s7.INIT=8'hCA;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s6.INIT=8'h07;
  LUT3 n363_s7 (
    .F(n363_10),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n553_30) 
);
defparam n363_s7.INIT=8'hCA;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n553_30) 
);
defparam n364_s6.INIT=8'hCA;
  LUT3 n364_s7 (
    .F(n364_10),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s7.INIT=8'h07;
  LUT3 n365_s6 (
    .F(n365_9),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s6.INIT=8'h07;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n553_30) 
);
defparam n365_s7.INIT=8'hCA;
  LUT3 n366_s6 (
    .F(n366_9),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s6.INIT=8'h07;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n553_30) 
);
defparam n366_s7.INIT=8'hCA;
  LUT3 n367_s6 (
    .F(n367_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n553_30) 
);
defparam n367_s6.INIT=8'hCA;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s7.INIT=8'h07;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n553_30) 
);
defparam n368_s6.INIT=8'hCA;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s7.INIT=8'h07;
  LUT2 n369_s6 (
    .F(n369_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n369_s6.INIT=4'h8;
  LUT2 n369_s7 (
    .F(n369_10),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n369_s7.INIT=4'h1;
  LUT4 n354_s10 (
    .F(n354_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid),
    .I2(ff_next_vram6_7_11),
    .I3(w_ic_vram_valid) 
);
defparam n354_s10.INIT=16'h00FB;
  LUT4 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_wdata_mask_3_6),
    .I2(n369_8),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=16'hEFFF;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_wdata_mask_3_6),
    .I2(n369_8),
    .I3(n371_7) 
);
defparam ff_vram_write_s5.INIT=16'hEF00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_wdata_mask_3_6),
    .I2(n369_8),
    .I3(n371_7) 
);
defparam ff_vram_valid_s5.INIT=16'hEFFF;
  LUT3 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_reset_n2_1) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=8'h40;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_sdram_valid),
    .D(n371_7),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n122_2,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_sprite_display_color_en,
  n2017_4,
  n2017_5,
  w_palette_valid,
  w_next_1_8,
  ff_next_vram6_7_11,
  n1501_7,
  n553_30,
  reg_color0_opaque,
  n2017_7,
  n2017_9,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  w_sprite_display_color,
  reg_screen_mode,
  n517_4,
  n339_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n122_2;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_sprite_display_color_en;
input n2017_4;
input n2017_5;
input w_palette_valid;
input w_next_1_8;
input ff_next_vram6_7_11;
input n1501_7;
input n553_30;
input reg_color0_opaque;
input n2017_7;
input n2017_9;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [3:0] w_sprite_display_color;
input [3:2] reg_screen_mode;
output n517_4;
output n339_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n88_4;
wire n200_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n517_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_4;
wire n591_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n331_6;
wire n330_6;
wire n329_6;
wire n328_6;
wire n327_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n308_6;
wire n307_6;
wire w_palette_valid_28;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n496_4;
wire n496_5;
wire n496_6;
wire n496_7;
wire n497_4;
wire n497_5;
wire n497_6;
wire n498_4;
wire n498_5;
wire n498_6;
wire n499_4;
wire n499_5;
wire n552_4;
wire n555_4;
wire n559_5;
wire n616_4;
wire n616_5;
wire n622_4;
wire n623_4;
wire n624_4;
wire n630_4;
wire n631_4;
wire n701_4;
wire n702_4;
wire w_b_4_5;
wire n512_7;
wire n511_7;
wire n510_7;
wire n509_7;
wire n331_7;
wire n329_7;
wire n328_7;
wire n496_8;
wire n496_9;
wire n496_10;
wire n496_11;
wire n496_12;
wire n497_8;
wire n498_7;
wire n498_10;
wire n499_7;
wire n499_8;
wire n499_9;
wire n499_10;
wire n499_11;
wire n512_8;
wire n511_8;
wire n510_8;
wire n509_8;
wire n496_13;
wire n496_14;
wire n498_11;
wire n498_12;
wire n499_12;
wire n499_13;
wire n496_15;
wire n499_15;
wire n497_10;
wire n94_7;
wire n498_14;
wire n498_16;
wire n697_6;
wire n696_7;
wire n696_9;
wire n695_7;
wire n695_9;
wire n626_6;
wire n625_6;
wire n618_6;
wire n617_6;
wire n509_10;
wire n510_10;
wire n511_10;
wire n512_10;
wire n543_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire w_b_4_7;
wire w_b_4_8;
wire ff_display_color_3_10;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(w_screen_mode_display_color[7]),
    .I1(n68_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n68_s0.INIT=8'hA3;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(w_screen_mode_display_color[6]),
    .I1(n69_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n69_s0.INIT=8'hA3;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(w_screen_mode_display_color[5]),
    .I1(n70_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n70_s0.INIT=8'hA3;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(w_screen_mode_display_color[4]),
    .I1(n71_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n71_s0.INIT=8'hA3;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(w_screen_mode_display_color_en),
    .I1(reg_yjk_mode),
    .I2(reg_backdrop_color[3]),
    .I3(n72_4) 
);
defparam n72_s0.INIT=16'hFF10;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n100_s0.INIT=16'hCCCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n101_s0.INIT=16'hCCCA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n102_s0.INIT=16'hCCCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n88_s1.INIT=8'h8F;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n122_2),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]) 
);
defparam n200_s0.INIT=8'h80;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(n496_4),
    .I1(n496_5),
    .I2(n496_6),
    .I3(n496_7) 
);
defparam n496_s0.INIT=16'h22F0;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(n497_4),
    .I1(n497_5),
    .I2(n497_6) 
);
defparam n497_s0.INIT=8'h8F;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(n498_4),
    .I1(n498_5),
    .I2(n498_6),
    .I3(n496_7) 
);
defparam n498_s0.INIT=16'hEEF0;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n499_4),
    .I1(n122_2),
    .I2(n499_5),
    .I3(n499_15) 
);
defparam n499_s0.INIT=16'h008F;
  LUT4 n517_s0 (
    .F(n517_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(n517_4),
    .I3(ff_display_color_3_10) 
);
defparam n517_s0.INIT=16'h4F00;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(n552_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n552_s0.INIT=16'h44F0;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n553_s0.INIT=8'hCA;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=16'h44F0;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[3]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'h3A;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_display_color[2]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=8'h3A;
  LUT4 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=16'h88F0;
  LUT2 n559_s1 (
    .F(n559_4),
    .I0(n559_5),
    .I1(ff_display_color[0]) 
);
defparam n559_s1.INIT=4'hE;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n2017_4),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2017_5) 
);
defparam n591_s0.INIT=16'h0700;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(ff_yjk_r[4]),
    .I1(n616_4),
    .I2(n616_5) 
);
defparam n616_s0.INIT=8'h0B;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(ff_yjk_r[3]),
    .I1(n617_6),
    .I2(n616_4) 
);
defparam n617_s0.INIT=8'hAC;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(ff_yjk_r[2]),
    .I1(n618_6),
    .I2(n616_4) 
);
defparam n618_s0.INIT=8'hAC;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(ff_yjk_r[1]),
    .I1(n616_4),
    .I2(n616_5) 
);
defparam n619_s0.INIT=8'h0B;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(ff_yjk_r[0]),
    .I1(n617_6),
    .I2(n616_4) 
);
defparam n620_s0.INIT=8'hAC;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(ff_yjk_r[4]),
    .I1(n618_6),
    .I2(n616_4) 
);
defparam n621_s0.INIT=8'hAC;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(ff_yjk_r[3]),
    .I1(n616_4),
    .I2(n622_4) 
);
defparam n622_s0.INIT=8'h0B;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_yjk_r[2]),
    .I1(n623_4),
    .I2(n616_4) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(ff_yjk_g[4]),
    .I1(n616_4),
    .I2(n624_4) 
);
defparam n624_s0.INIT=8'h0B;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(ff_yjk_g[3]),
    .I1(n625_6),
    .I2(n616_4) 
);
defparam n625_s0.INIT=8'hAC;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(ff_yjk_g[2]),
    .I1(n626_6),
    .I2(n616_4) 
);
defparam n626_s0.INIT=8'hAC;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(ff_yjk_g[1]),
    .I1(n616_4),
    .I2(n624_4) 
);
defparam n627_s0.INIT=8'h0B;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(ff_yjk_g[0]),
    .I1(n625_6),
    .I2(n616_4) 
);
defparam n628_s0.INIT=8'hAC;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(ff_yjk_g[4]),
    .I1(n626_6),
    .I2(n616_4) 
);
defparam n629_s0.INIT=8'hAC;
  LUT3 n630_s0 (
    .F(n630_3),
    .I0(ff_yjk_g[3]),
    .I1(n616_4),
    .I2(n630_4) 
);
defparam n630_s0.INIT=8'h0B;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(ff_yjk_g[2]),
    .I1(n631_4),
    .I2(n616_4) 
);
defparam n631_s0.INIT=8'hAC;
  LUT4 n695_s0 (
    .F(n695_3),
    .I0(n695_9),
    .I1(n695_7),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n695_s0.INIT=16'hF0EE;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_9),
    .I1(n696_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n696_s0.INIT=16'hF0EE;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n697_6),
    .I1(n695_9),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n696_9),
    .I1(n695_7),
    .I2(ff_yjk_b[1]),
    .I3(n616_4) 
);
defparam n698_s0.INIT=16'hF0EE;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n696_7),
    .I1(n695_9),
    .I2(ff_yjk_b[0]),
    .I3(n616_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n697_6),
    .I1(n696_9),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_4),
    .I1(n695_9),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n702_4),
    .I1(n696_9),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT3 n331_s1 (
    .F(n331_6),
    .I0(n331_7),
    .I1(n288_2),
    .I2(n289_2) 
);
defparam n331_s1.INIT=8'h7D;
  LUT4 n330_s1 (
    .F(n330_6),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n331_7),
    .I3(n287_2) 
);
defparam n330_s1.INIT=16'h7F8F;
  LUT2 n329_s1 (
    .F(n329_6),
    .I0(n331_7),
    .I1(n329_7) 
);
defparam n329_s1.INIT=4'h7;
  LUT3 n328_s1 (
    .F(n328_6),
    .I0(n331_7),
    .I1(n328_7),
    .I2(n285_2) 
);
defparam n328_s1.INIT=8'h7D;
  LUT4 n327_s1 (
    .F(n327_6),
    .I0(n328_7),
    .I1(n285_2),
    .I2(n284_2),
    .I3(n283_2) 
);
defparam n327_s1.INIT=16'h7FF8;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n318_s1 (
    .F(n318_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n318_s1.INIT=4'hE;
  LUT2 n317_s1 (
    .F(n317_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n317_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 n308_s1 (
    .F(n308_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n308_s1.INIT=4'hE;
  LUT2 n307_s1 (
    .F(n307_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n307_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n68_s1.INIT=8'h53;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n69_s1.INIT=8'h53;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n70_s1.INIT=8'h53;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n71_s1.INIT=8'h53;
  LUT4 n72_s1 (
    .F(n72_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n72_s1.INIT=16'h7000;
  LUT3 n496_s1 (
    .F(n496_4),
    .I0(n496_8),
    .I1(reg_backdrop_color[3]),
    .I2(n496_9) 
);
defparam n496_s1.INIT=8'hE4;
  LUT4 n496_s2 (
    .F(n496_5),
    .I0(n496_10),
    .I1(n496_6),
    .I2(n122_2),
    .I3(w_next_1_8) 
);
defparam n496_s2.INIT=16'hBF00;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n496_s3.INIT=8'hCA;
  LUT3 n496_s4 (
    .F(n496_7),
    .I0(n496_11),
    .I1(n496_12),
    .I2(ff_next_vram6_7_11) 
);
defparam n496_s4.INIT=8'h07;
  LUT4 n497_s1 (
    .F(n497_4),
    .I0(n497_10),
    .I1(n496_7),
    .I2(n496_10),
    .I3(n497_8) 
);
defparam n497_s1.INIT=16'hAF80;
  LUT4 n497_s2 (
    .F(n497_5),
    .I0(reg_backdrop_color[2]),
    .I1(n517_4),
    .I2(w_next_1_8),
    .I3(n122_2) 
);
defparam n497_s2.INIT=16'hBB0F;
  LUT4 n497_s3 (
    .F(n497_6),
    .I0(n1501_7),
    .I1(n496_7),
    .I2(n497_8),
    .I3(n496_8) 
);
defparam n497_s3.INIT=16'hCF47;
  LUT4 n498_s1 (
    .F(n498_4),
    .I0(n498_7),
    .I1(n498_16),
    .I2(n498_14),
    .I3(n122_2) 
);
defparam n498_s1.INIT=16'hF400;
  LUT4 n498_s2 (
    .F(n498_5),
    .I0(w_sprite_display_color[1]),
    .I1(n496_10),
    .I2(n122_2),
    .I3(n498_10) 
);
defparam n498_s2.INIT=16'h000B;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n498_s3.INIT=8'hCA;
  LUT4 n499_s1 (
    .F(n499_4),
    .I0(n499_7),
    .I1(n499_8),
    .I2(n517_4),
    .I3(n499_9) 
);
defparam n499_s1.INIT=16'h000D;
  LUT4 n499_s2 (
    .F(n499_5),
    .I0(reg_backdrop_color[0]),
    .I1(n496_12),
    .I2(n499_10),
    .I3(n496_7) 
);
defparam n499_s2.INIT=16'h0700;
  LUT2 n517_s1 (
    .F(n517_4),
    .I0(n553_30),
    .I1(reg_screen_mode[3]) 
);
defparam n517_s1.INIT=4'h8;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n552_s1.INIT=8'h0E;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n555_s1.INIT=16'h00EF;
  LUT4 n559_s2 (
    .F(n559_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n559_s2.INIT=16'h1000;
  LUT3 n616_s1 (
    .F(n616_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n616_s1.INIT=8'h70;
  LUT4 n616_s2 (
    .F(n616_5),
    .I0(w_display_r16[2]),
    .I1(ff_display_color256[4]),
    .I2(n616_4),
    .I3(n517_4) 
);
defparam n616_s2.INIT=16'h0305;
  LUT3 n622_s1 (
    .F(n622_4),
    .I0(n618_6),
    .I1(n617_6),
    .I2(n616_5) 
);
defparam n622_s1.INIT=8'h70;
  LUT3 n623_s1 (
    .F(n623_4),
    .I0(n616_5),
    .I1(n617_6),
    .I2(n618_6) 
);
defparam n623_s1.INIT=8'h7C;
  LUT4 n624_s1 (
    .F(n624_4),
    .I0(w_display_g16[2]),
    .I1(ff_display_color256[7]),
    .I2(n616_4),
    .I3(n517_4) 
);
defparam n624_s1.INIT=16'h0305;
  LUT3 n630_s1 (
    .F(n630_4),
    .I0(n626_6),
    .I1(n625_6),
    .I2(n624_4) 
);
defparam n630_s1.INIT=8'h70;
  LUT3 n631_s1 (
    .F(n631_4),
    .I0(n624_4),
    .I1(n625_6),
    .I2(n626_6) 
);
defparam n631_s1.INIT=8'h7C;
  LUT4 n701_s1 (
    .F(n701_4),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[2]),
    .I3(n517_4) 
);
defparam n701_s1.INIT=16'h00F8;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(n517_4),
    .I3(w_display_b16[0]) 
);
defparam n702_s1.INIT=16'h0B0C;
  LUT4 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n328_7),
    .I1(n285_2),
    .I2(n284_2),
    .I3(n283_2) 
);
defparam w_b_4_s2.INIT=16'h8000;
  LUT4 n512_s2 (
    .F(n512_7),
    .I0(ff_display_color_delay3[8]),
    .I1(ff_display_color_delay3[4]),
    .I2(n512_8),
    .I3(reg_yjk_mode) 
);
defparam n512_s2.INIT=16'h77F0;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay3[8]),
    .I1(ff_display_color_delay3[5]),
    .I2(n511_8),
    .I3(reg_yjk_mode) 
);
defparam n511_s2.INIT=16'h77F0;
  LUT4 n510_s2 (
    .F(n510_7),
    .I0(ff_display_color_delay3[8]),
    .I1(ff_display_color_delay3[6]),
    .I2(n510_8),
    .I3(reg_yjk_mode) 
);
defparam n510_s2.INIT=16'h77F0;
  LUT4 n509_s2 (
    .F(n509_7),
    .I0(ff_display_color_delay3[8]),
    .I1(ff_display_color_delay3[7]),
    .I2(n509_8),
    .I3(reg_yjk_mode) 
);
defparam n509_s2.INIT=16'h77F0;
  LUT4 n331_s2 (
    .F(n331_7),
    .I0(n328_7),
    .I1(n285_2),
    .I2(n284_2),
    .I3(n283_2) 
);
defparam n331_s2.INIT=16'h807F;
  LUT4 n329_s2 (
    .F(n329_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2),
    .I3(n286_2) 
);
defparam n329_s2.INIT=16'h807F;
  LUT4 n328_s2 (
    .F(n328_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2),
    .I3(n286_2) 
);
defparam n328_s2.INIT=16'h8000;
  LUT3 n496_s5 (
    .F(n496_8),
    .I0(n496_13),
    .I1(n496_10),
    .I2(n496_12) 
);
defparam n496_s5.INIT=8'h0D;
  LUT3 n496_s6 (
    .F(n496_9),
    .I0(w_sprite_display_color[3]),
    .I1(n496_10),
    .I2(n496_6) 
);
defparam n496_s6.INIT=8'hB8;
  LUT3 n496_s7 (
    .F(n496_10),
    .I0(w_sprite_display_color[2]),
    .I1(n496_14),
    .I2(w_sprite_display_color_en) 
);
defparam n496_s7.INIT=8'hB0;
  LUT3 n496_s8 (
    .F(n496_11),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n496_s8.INIT=8'hCA;
  LUT3 n496_s9 (
    .F(n496_12),
    .I0(n122_2),
    .I1(n553_30),
    .I2(reg_screen_mode[3]) 
);
defparam n496_s9.INIT=8'h80;
  LUT3 n497_s5 (
    .F(n497_8),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n497_s5.INIT=8'hCA;
  LUT4 n498_s4 (
    .F(n498_7),
    .I0(n498_11),
    .I1(n496_13),
    .I2(n496_10),
    .I3(n498_6) 
);
defparam n498_s4.INIT=16'h0007;
  LUT4 n498_s7 (
    .F(n498_10),
    .I0(reg_backdrop_color[1]),
    .I1(n496_13),
    .I2(n496_10),
    .I3(n498_6) 
);
defparam n498_s7.INIT=16'h0007;
  LUT4 n499_s4 (
    .F(n499_7),
    .I0(w_sprite_display_color[2]),
    .I1(n496_14),
    .I2(w_sprite_display_color_en),
    .I3(n499_11) 
);
defparam n499_s4.INIT=16'h004F;
  LUT4 n499_s5 (
    .F(n499_8),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(w_next_1_8),
    .I3(n496_13) 
);
defparam n499_s5.INIT=16'hCA00;
  LUT4 n499_s6 (
    .F(n499_9),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[2]),
    .I2(w_next_1_8),
    .I3(n496_10) 
);
defparam n499_s6.INIT=16'h3500;
  LUT4 n499_s7 (
    .F(n499_10),
    .I0(n499_12),
    .I1(n499_7),
    .I2(n499_13),
    .I3(n122_2) 
);
defparam n499_s7.INIT=16'h000B;
  LUT3 n499_s8 (
    .F(n499_11),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n499_s8.INIT=8'hCA;
  LUT3 n512_s3 (
    .F(n512_8),
    .I0(ff_display_color_delay0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_display_color_delay0[8]) 
);
defparam n512_s3.INIT=8'h53;
  LUT3 n511_s3 (
    .F(n511_8),
    .I0(ff_display_color_delay0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_display_color_delay0[8]) 
);
defparam n511_s3.INIT=8'h53;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(ff_display_color_delay0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_display_color_delay0[8]) 
);
defparam n510_s3.INIT=8'h53;
  LUT3 n509_s3 (
    .F(n509_8),
    .I0(ff_display_color_delay0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_display_color_delay0[8]) 
);
defparam n509_s3.INIT=8'h53;
  LUT4 n496_s10 (
    .F(n496_13),
    .I0(n499_11),
    .I1(n496_15),
    .I2(n497_8),
    .I3(n498_6) 
);
defparam n496_s10.INIT=16'h0004;
  LUT4 n496_s11 (
    .F(n496_14),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(w_sprite_display_color[1]),
    .I3(w_sprite_display_color[3]) 
);
defparam n496_s11.INIT=16'h0001;
  LUT4 n498_s8 (
    .F(n498_11),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[1]),
    .I2(reg_screen_mode[2]),
    .I3(n2017_7) 
);
defparam n498_s8.INIT=16'hCACC;
  LUT4 n498_s9 (
    .F(n498_12),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(reg_screen_mode[2]),
    .I3(n2017_7) 
);
defparam n498_s9.INIT=16'h3533;
  LUT4 n499_s9 (
    .F(n499_12),
    .I0(n496_15),
    .I1(n497_8),
    .I2(n498_6),
    .I3(reg_backdrop_color[0]) 
);
defparam n499_s9.INIT=16'h0200;
  LUT4 n499_s10 (
    .F(n499_13),
    .I0(w_sprite_display_color[2]),
    .I1(n496_14),
    .I2(w_sprite_display_color[0]),
    .I3(w_sprite_display_color_en) 
);
defparam n499_s10.INIT=16'h0B00;
  LUT4 n496_s12 (
    .F(n496_15),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_color0_opaque),
    .I3(reg_yjk_mode) 
);
defparam n496_s12.INIT=16'h0305;
  LUT4 n499_s11 (
    .F(n499_15),
    .I0(n496_7),
    .I1(ff_display_color_delay0[0]),
    .I2(ff_display_color_delay3[0]),
    .I3(reg_yjk_mode) 
);
defparam n499_s11.INIT=16'h0511;
  LUT4 n339_s2 (
    .F(n339_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n339_s2.INIT=16'h0100;
  LUT4 n497_s6 (
    .F(n497_10),
    .I0(w_sprite_display_color[2]),
    .I1(n496_12),
    .I2(reg_screen_mode[2]),
    .I3(n2017_7) 
);
defparam n497_s6.INIT=16'hE0EE;
  LUT4 n94_s3 (
    .F(n94_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n94_s3.INIT=16'h0001;
  LUT3 n498_s10 (
    .F(n498_14),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(reg_backdrop_color[1]) 
);
defparam n498_s10.INIT=8'h80;
  LUT4 n498_s11 (
    .F(n498_16),
    .I0(n498_12),
    .I1(n496_10),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n498_s11.INIT=16'h0777;
  LUT3 n697_s2 (
    .F(n697_6),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(w_display_b16[0]) 
);
defparam n697_s2.INIT=8'h70;
  LUT3 n696_s3 (
    .F(n696_7),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(w_display_b16[1]) 
);
defparam n696_s3.INIT=8'h70;
  LUT3 n696_s4 (
    .F(n696_9),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_display_color256[0]) 
);
defparam n696_s4.INIT=8'h80;
  LUT3 n695_s3 (
    .F(n695_7),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(w_display_b16[2]) 
);
defparam n695_s3.INIT=8'h70;
  LUT3 n695_s4 (
    .F(n695_9),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_display_color256[1]) 
);
defparam n695_s4.INIT=8'h80;
  LUT4 n626_s2 (
    .F(n626_6),
    .I0(w_display_g16[0]),
    .I1(ff_display_color256[5]),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n626_s2.INIT=16'hCAAA;
  LUT4 n625_s2 (
    .F(n625_6),
    .I0(w_display_g16[1]),
    .I1(ff_display_color256[6]),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n625_s2.INIT=16'hCAAA;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(w_display_r16[0]),
    .I1(ff_display_color256[2]),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n618_s2.INIT=16'hCAAA;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(w_display_r16[1]),
    .I1(ff_display_color256[3]),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n617_s2.INIT=16'hCAAA;
  LUT4 n509_s4 (
    .F(n509_10),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_display_color_3_10),
    .I3(n509_7) 
);
defparam n509_s4.INIT=16'h008F;
  LUT4 n510_s4 (
    .F(n510_10),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_display_color_3_10),
    .I3(n510_7) 
);
defparam n510_s4.INIT=16'h008F;
  LUT4 n511_s4 (
    .F(n511_10),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_display_color_3_10),
    .I3(n511_7) 
);
defparam n511_s4.INIT=16'h008F;
  LUT4 n512_s4 (
    .F(n512_10),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_display_color_3_10),
    .I3(n512_7) 
);
defparam n512_s4.INIT=16'h008F;
  LUT4 n543_s2 (
    .F(n543_6),
    .I0(reg_yjk_mode),
    .I1(n339_6),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n543_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n339_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n339_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT2 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(w_b_4_8),
    .I1(n339_6) 
);
defparam w_b_4_s3.INIT=4'h8;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I2(n283_3),
    .I3(w_b_4_5) 
);
defparam w_b_4_s4.INIT=16'h9669;
  LUT4 ff_display_color_3_s4 (
    .F(ff_display_color_3_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n2017_9),
    .I2(n2017_7),
    .I3(n66_3) 
);
defparam ff_display_color_3_s4.INIT=16'hFD00;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n88_4),
    .CLK(clk85m),
    .CE(n66_3),
    .SET(n94_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n68_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n69_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n70_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n71_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n72_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n100_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n101_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n307_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n308_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n317_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n327_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n328_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n330_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n339_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n517_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n552_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n553_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n559_4),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n591_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n509_10),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n510_10),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n511_10),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n512_10),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n496_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n497_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n498_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n499_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n878_19,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n878_19;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT3 n6_s3 (
    .F(n6_7),
    .I0(n878_19),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[12]) 
);
defparam n6_s3.INIT=8'h78;
  LUT4 n5_s2 (
    .F(n5_5),
    .I0(n878_19),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=16'h7F80;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13439_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13439_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_n29_DOAL_G_0_22;
wire ff_imem_13439_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13439_DIAREG_G[22]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13439_DIAREG_G[21]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13439_DIAREG_G[20]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13439_DIAREG_G[19]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13439_DIAREG_G[18]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13439_DIAREG_G[17]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13439_DIAREG_G[16]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13439_DIAREG_G[15]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13439_DIAREG_G[14]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13439_DIAREG_G[13]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13439_DIAREG_G[12]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13439_DIAREG_G[11]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13439_DIAREG_G[10]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13439_DIAREG_G[9]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13439_DIAREG_G[8]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13439_DIAREG_G[7]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13439_DIAREG_G[6]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13439_DIAREG_G[5]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13439_DIAREG_G[4]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13439_DIAREG_G[3]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13439_DIAREG_G[2]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13439_DIAREG_G[1]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13439_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13439_DIAREG_G[23]),
    .I2(ff_imem_13439_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h90;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_imem_n29_DOAL_G_0_20),
    .I1(ff_imem_n29_DOAL_G_0_21),
    .I2(ff_imem_n29_DOAL_G_0_22) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n81),
    .I1(ff_address_even[6]),
    .I2(n87),
    .I3(ff_address_even[0]) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(n86),
    .I3(ff_address_even[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT3 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n81),
    .I1(ff_address_even[6]),
    .I2(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=8'hD0;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n78),
    .I1(ff_address_even[9]),
    .I2(n83),
    .I3(ff_address_even[4]) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s20 (
    .F(ff_imem_n29_DOAL_G_0_22),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s20.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_REDUCAREG_G_s (
    .Q(ff_imem_13439_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_0_s (
    .Q(ff_imem_13439_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_1_s (
    .Q(ff_imem_13439_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_2_s (
    .Q(ff_imem_13439_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_3_s (
    .Q(ff_imem_13439_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_4_s (
    .Q(ff_imem_13439_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_5_s (
    .Q(ff_imem_13439_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_6_s (
    .Q(ff_imem_13439_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_7_s (
    .Q(ff_imem_13439_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_8_s (
    .Q(ff_imem_13439_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_9_s (
    .Q(ff_imem_13439_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_10_s (
    .Q(ff_imem_13439_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_11_s (
    .Q(ff_imem_13439_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_12_s (
    .Q(ff_imem_13439_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_13_s (
    .Q(ff_imem_13439_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_14_s (
    .Q(ff_imem_13439_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_15_s (
    .Q(ff_imem_13439_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_16_s (
    .Q(ff_imem_13439_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_17_s (
    .Q(ff_imem_13439_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_18_s (
    .Q(ff_imem_13439_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_19_s (
    .Q(ff_imem_13439_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_20_s (
    .Q(ff_imem_13439_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_21_s (
    .Q(ff_imem_13439_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_22_s (
    .Q(ff_imem_13439_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13439_DIAREG_G_23_s (
    .Q(ff_imem_13439_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13439_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13439_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_13540_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13439_DIAREG_G[22]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13439_DIAREG_G[21]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13439_DIAREG_G[20]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13439_DIAREG_G[19]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13439_DIAREG_G[18]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13439_DIAREG_G[17]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13439_DIAREG_G[16]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13439_DIAREG_G[15]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13439_DIAREG_G[14]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13439_DIAREG_G[13]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13439_DIAREG_G[12]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13439_DIAREG_G[11]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13439_DIAREG_G[10]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13439_DIAREG_G[9]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13439_DIAREG_G[8]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13439_DIAREG_G[7]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13439_DIAREG_G[6]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13439_DIAREG_G[5]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13439_DIAREG_G[4]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13439_DIAREG_G[3]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13439_DIAREG_G[2]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13439_DIAREG_G[1]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13439_DIAREG_G[0]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13439_DIAREG_G[23]),
    .I2(ff_imem_13540_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13540_REDUCAREG_G_s (
    .Q(ff_imem_13540_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13439_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13439_DIAREG_G(ff_imem_13439_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13439_DIAREG_G(ff_imem_13439_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end_12,
  w_h_count_end,
  n78_3,
  n162_8,
  w_h_count_end_15,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  ff_h_en_10,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end_12;
input w_h_count_end;
input n78_3;
input n162_8;
input w_h_count_end_15;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output ff_h_en_10;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n41_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire ff_h_en_9;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_v_en_9;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n217_8;
wire n216_8;
wire n163_8;
wire n162_8_29;
wire n160_8;
wire n159_8;
wire n157_8;
wire n41_8;
wire n22_8;
wire n75_12;
wire ff_v_en_10;
wire ff_x_position_r_9_11;
wire n62_9;
wire n103_10;
wire ff_x_position_r_9_13;
wire ff_hs_8;
wire n22_11;
wire ff_v_en;
wire ff_h_en;
wire ff_tap1_b_0_5;
wire ff_active;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT3 n75_s6 (
    .F(n75_9),
    .I0(n75_10),
    .I1(w_h_count_end_13),
    .I2(n75_11) 
);
defparam n75_s6.INIT=8'h80;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[9]),
    .I1(n103_7),
    .I2(n103_10) 
);
defparam n103_s3.INIT=8'h40;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(w_h_count_end_12),
    .I2(ff_h_en_10),
    .I3(w_h_count[2]) 
);
defparam ff_h_en_s3.INIT=16'h4000;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_h_count_end),
    .I1(ff_v_en_7),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s2.INIT=16'h0080;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_v_count[9]),
    .I1(n103_10),
    .I2(ff_vs_6),
    .I3(n78_3) 
);
defparam ff_vs_s2.INIT=16'h0400;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(w_h_count[0]),
    .I1(ff_active),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[0]) 
);
defparam n219_s3.INIT=4'h1;
  LUT2 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(n218_8) 
);
defparam n218_s2.INIT=4'h1;
  LUT3 n217_s2 (
    .F(n217_7),
    .I0(ff_x_position_r_9_9),
    .I1(n217_8),
    .I2(ff_numerator[5]) 
);
defparam n217_s2.INIT=8'h14;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_9),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_13),
    .I2(ff_numerator[7]) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h1;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(n162_8_29),
    .I2(ff_x_position_r[4]) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(n162_8_29),
    .I1(ff_x_position_r[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT2 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8) 
);
defparam n160_s2.INIT=4'h4;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(n159_8),
    .I2(ff_x_position_r[7]) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(n159_8),
    .I1(ff_x_position_r[7]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h1;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n41_8),
    .I1(w_h_count_end_12),
    .I2(ff_h_en_10),
    .I3(w_h_count[2]) 
);
defparam n41_s2.INIT=16'h7FFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[3]),
    .I1(n75_12),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h4000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n162_8),
    .I3(w_v_count[4]) 
);
defparam n103_s4.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(n75_11),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n41_8) 
);
defparam ff_h_en_s4.INIT=16'h007F;
  LUT2 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam ff_h_en_s5.INIT=4'h1;
  LUT2 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[2]),
    .I1(ff_v_en_10) 
);
defparam ff_v_en_s3.INIT=4'h4;
  LUT3 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=8'h01;
  LUT2 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]) 
);
defparam ff_v_en_s5.INIT=4'h9;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(n22_8),
    .I1(n75_11),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n218_s3.INIT=16'hF10E;
  LUT4 n217_s3 (
    .F(n217_8),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n217_s3.INIT=16'hF100;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_11) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h807F;
  LUT4 n162_s3 (
    .F(n162_8_29),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(n162_8_29),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s3.INIT=16'h7F80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(n162_8_29),
    .I1(ff_x_position_r[6]),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(n159_8),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[7]),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h807F;
  LUT4 n41_s3 (
    .F(n41_8),
    .I0(w_h_count[9]),
    .I1(n75_12),
    .I2(w_h_count[8]),
    .I3(w_h_count_end_15) 
);
defparam n41_s3.INIT=16'h4000;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count_end_12) 
);
defparam n22_s3.INIT=16'h4000;
  LUT2 n75_s9 (
    .F(n75_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam n75_s9.INIT=4'h1;
  LUT4 ff_v_en_s6 (
    .F(ff_v_en_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s6.INIT=16'h0100;
  LUT2 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s6.INIT=4'h8;
  LUT4 n62_s3 (
    .F(n62_9),
    .I0(n103_10),
    .I1(w_v_count[2]),
    .I2(ff_v_en_10),
    .I3(w_v_count[9]) 
);
defparam n62_s3.INIT=16'hDFFF;
  LUT4 n103_s6 (
    .F(n103_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam n103_s6.INIT=16'h0001;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s7.INIT=16'h007F;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end),
    .I1(n75_10),
    .I2(w_h_count_end_13),
    .I3(n75_11) 
);
defparam ff_hs_s4.INIT=16'hEAAA;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[7]) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[6]) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[5]) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[4]) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[3]) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[2]) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[1]) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_r[0]) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[7]) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[6]) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[5]) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[4]) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[3]) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[2]) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[1]) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_g[0]) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[7]) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[6]) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[5]) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[4]) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[3]) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[2]) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[1]) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_h_en),
    .I1(ff_v_en),
    .I2(ff_display_b[0]) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n22_s5 (
    .F(n22_11),
    .I0(n22_8),
    .I1(n41_8),
    .I2(ff_active),
    .I3(ff_x_position_r_9_9) 
);
defparam n22_s5.INIT=16'h7770;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_9),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_7),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_active_s5 (
    .Q(ff_active),
    .D(n22_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s5.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire w_palette_valid;
wire ff_vram_valid_8;
wire n960_40;
wire n1061_17;
wire w_pre_vram_refresh;
wire n78_3;
wire w_h_count_end;
wire w_h_count_end_12;
wire w_h_count_end_13;
wire n162_8;
wire w_h_count_end_15;
wire ff_v_active_7;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n122_2;
wire n553_30;
wire w_screen_mode_3_3;
wire n2017_4;
wire n2017_5;
wire n1501_7;
wire ff_next_vram2_7_9;
wire ff_next_vram5_3_9;
wire n2017_7;
wire n1493_15;
wire ff_next_vram6_7_11;
wire n2017_9;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n878_19;
wire n1177_8;
wire n1177_10;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire ff_read_color_9;
wire w_next_1_8;
wire n1846_102;
wire n1846_105;
wire n1851_105;
wire ff_read_color_13;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_5;
wire n369_8;
wire ff_vram_wdata_mask_3_6;
wire n369_9;
wire n517_4;
wire n339_6;
wire ff_h_en_10;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .ff_read_color_13(ff_read_color_13),
    .n1177_10(n1177_10),
    .n1177_8(n1177_8),
    .ff_read_color_9(ff_read_color_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n185_5(n185_5),
    .ff_v_active_7(ff_v_active_7),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_vram_valid_8(ff_vram_valid_8),
    .n960_40(n960_40),
    .n1061_17(n1061_17),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .ff_h_en_10(ff_h_en_10),
    .reg_50hz_mode(reg_50hz_mode),
    .n1061_17(n1061_17),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .n517_4(n517_4),
    .reg_left_mask(reg_left_mask),
    .n1851_105(n1851_105),
    .n1846_102(n1846_102),
    .n1846_105(n1846_105),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_read_color_13(ff_read_color_13),
    .n960_40(n960_40),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .n78_3(n78_3),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .n162_8(n162_8),
    .w_h_count_end_15(w_h_count_end_15),
    .ff_v_active_7(ff_v_active_7),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n122_2(n122_2),
    .n553_30(n553_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2017_4(n2017_4),
    .n2017_5(n2017_5),
    .n1501_7(n1501_7),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .ff_next_vram5_3_9(ff_next_vram5_3_9),
    .n2017_7(n2017_7),
    .n1493_15(n1493_15),
    .ff_next_vram6_7_11(ff_next_vram6_7_11),
    .n2017_9(n2017_9),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_19(n878_19),
    .n1177_8(n1177_8),
    .n1177_10(n1177_10),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n553_30(n553_30),
    .w_register_write(w_register_write),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n517_4(n517_4),
    .ff_next_vram5_3_9(ff_next_vram5_3_9),
    .n2017_7(n2017_7),
    .n1493_15(n1493_15),
    .ff_next_vram2_7_9(ff_next_vram2_7_9),
    .n369_9(n369_9),
    .ff_busy(ff_busy),
    .ff_bus_write(ff_bus_write),
    .ff_bus_valid(ff_bus_valid),
    .ff_port1(ff_port1),
    .w_pulse1(w_pulse1),
    .n369_8(n369_8),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .ff_read_color_9(ff_read_color_9),
    .w_next_1_8(w_next_1_8),
    .n1846_102(n1846_102),
    .n1846_105(n1846_105),
    .n1851_105(n1851_105),
    .ff_read_color_13(ff_read_color_13),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n339_6(n339_6),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_command_vram_write(w_command_vram_write),
    .w_cpu_vram_write(w_cpu_vram_write),
    .n553_30(n553_30),
    .w_pulse1(w_pulse1),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_next_vram6_7_11(ff_next_vram6_7_11),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_sdram_valid(w_sdram_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_5(n185_5),
    .n369_8(n369_8),
    .ff_vram_wdata_mask_3_6(ff_vram_wdata_mask_3_6),
    .n369_9(n369_9),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n122_2(n122_2),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2017_4(n2017_4),
    .n2017_5(n2017_5),
    .w_palette_valid(w_palette_valid),
    .w_next_1_8(w_next_1_8),
    .ff_next_vram6_7_11(ff_next_vram6_7_11),
    .n1501_7(n1501_7),
    .n553_30(n553_30),
    .reg_color0_opaque(reg_color0_opaque),
    .n2017_7(n2017_7),
    .n2017_9(n2017_9),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .n517_4(n517_4),
    .n339_6(n339_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n878_19(n878_19),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end(w_h_count_end),
    .n78_3(n78_3),
    .n162_8(n162_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .ff_h_en_10(ff_h_en_10),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
G+G9tGbbdtChBzoz0PwvsYhG1WBEAmxMCi9GhQR+DdvO81JeJj2bLEqxGQRqRQ7z1K1eALULRUKL
ooWTXlI7ba0CMRi6qDVQMGfy3vroPLJU6KkQT7k4mfTqkk3a2BbB9rkBKuOkn8jNCmMZdPYrexE9
PeSUR6TWynVsY6L3Uys88dArg09pops76TsJ0pA9MoL0isLUvuBZxGwlC8B0gbnmykr4lf/4yhSS
DxGvaXNgoK60aKZRxwbf3W8vpTgXh94VA5l0kyUNSSuZsoE3TPsMgkT8ZWISONVbsxchLivweGfP
Jh+ZOZEwhsqXLNDtYJ3mlCdzN/xe68ekpEAEzA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
bbLSlwbwPxtbk7Pspr1V4wfUeVLEnST/1DyqFJf7vCsKQdFmQ0TOs7pI6bcy0yo2rtYbgtwQd9oV
sAU2XosNmBPb33s/fJsEHHW4YT9rxJCxZnJsddsaIprv3pk73Guq1WCmWJ+hL/TFBv9Jo5XGfu1R
WVbc6qqGL4tvWNNodfcg6RXrztHVFcnY4J281RT/Qkq53RtvThtrctxl2m5BJ/UBYHEWvl+Ry+sA
+Q1MFP86RzhUH/XZfct6ZsDg/IREHjEaDrPx4z3QvfD2NSjINAsX7xPOYUyTqot7nIjrDSQ93YGk
iP5kt06bphL+7ZK2JizngHW+gyYfkes00ZKtvcPzUO9Fa0nWT/IxffwP73CTvC+K7llZv0QK7688
5vauPFv2MrQJE8Tgoa8hWTeABF8jlN7F3RdHZcZ39OigQh+U7/YN4hEh/6BzcCeYjfshfMVwHasF
rA6ZDlAkmNNbH8/tt7xqSOBpPt0WdlZ/XnMM6CHYBuXfrOWo9aY28gl5OBThrB0t9eu1DJlwrO04
TDjKsGd81lvc43T8aW+I2kTSNZYODJFjHMguoIA8pF0dB5/8Y7m5iYDSZBX2cGBfA6klj8NFSAI0
QNaeP7dst/fjh8BcKVDY6mP6YeRxVHowvMe+Jybod6AL5YubIfx5M7KzTbvTNUVxAWls0VEyF59I
Sc/7KZ3ug4atUbBPURPlEDEf3EEL3H4b3sCtM++Pch0a9+amwkbjErLmghTTZZF6xTHijcMNQwjW
5vTgvc6E6bV00bktKnQujhb0boSpWkBJEw5iFki2MoI3caCwmhjA7mxLJ3z6xr3s7wiTOTRgksdj
vb9I0hO1+Wy/w5Rm4UqJl5pv0orR9aLJceOeCNPPXrYv5EeCXEnh2xgqJw88CCqxROdiNSJUtujw
oXnKNcC/PZmi2cAIF0gX3qIFiPUdz5861+LQsVXOAiusEw3kGEhaTsF3kYzbnezNiQvGFKqTgy1v
NO7AsyngEL40iTCfwQCbnuxeUrtH4U/UuFxMRI+gLLE1NKxZfSTkLln+liELW1FJsYBkTIZ8i/l1
K1un8WOzeqJ6HrYFg1XZiEUx2jNVUqqXJDCBjQGv0s87TDtg77aFLpM3laACJTNSx9lSpDrog/qH
MwhQg+VElXT0yWucNoxaHARU6ZjXAib2ciaeGpJ3iBRE6ikdbR2PdYFjaoX+iQmC0/AoFHOTlpRo
gePwYUAZ7CUdH4CU6XVReAkygn7YfkveezuBVTC1JnrX8E1kGFXwvy1iBMeaLOvAZriwLg+65kf7
9OhF9aD+ReCT1oPXjfp9BDo8TyTmFKt6Qm0IOy8omdfJlgkgxqdmIQ3up3+I13vqKV1vmCaDWhW4
SyKwWSNNzUGFJ3SqF0Ilh00rzDL/ZKT4krjc391iOwk3e5YWKLi399tpijUdVi1BFX3hbI6Uze3a
WnhOUkHSwAogMfWT327JL/FzMjgHAOT32XKlXHkwPLl3sdzrn3JuBXWDIL1x59Qbm1Jie4iGgBct
oEpkuWicqLEpbD0IZqwVtCHaZlpRmmIwN5TFf3nNBh0bIUPYTrup/HrrO5RGGNKoeXu4sj2REHfl
GgM2ftbe2CegAWmm8mO5OHHG8dHRwUYUpQ6MUXvVU77q3DNu9B6sYzCc0f5OGQTT0TdbagPe+fz2
gnAvt9oMSx8P7oeznUWWcwLI5mNDiB1qsQQY7tMk8BBpVZjhazVPXEnc2z/CbJ10jujO1+Sqppnn
4ikUm5UtMSbFQ0brNQejbvOHlOnPIXA7Cy7zJj2Pj6Un+WdoC5BsmC0+A5kjHviDfYzTnHgSvajk
fqYQvdesj4UCa2OnJ50cuH6e5zudw7Oi0zlJKw9arcIKI+nL6+v1t86ojoASi6nfgj4S4bUI8K33
gfQEe0mSEag5TxpW/ulW7q+XX3O5fIuC37aGZDLxd2JPJecj3EHASZ5azzhmdPS5GYEB6+IRte/z
3m61tkfRMURcCtfGePIkeI6VWkZdO/3em/jhtdiQ2zH816gQsuNbuE4JuUofVHIS+Vb21cS65/JM
jPv2o74okv+w0Cq0Nd2jmAZnEbY3Yd8VeYJD8HC43Fpnhl6Zi8ugHnUq6RJCjcyGVHfFFxWHypBp
XBSDfFZ8xi/NZdudlf208AudN1RomQoSde+bO0lQD1ywCKbl/V/GaExJdSeYHTkkfBegBVoD9Cuw
w9XzIw4hIQcFYagX/TmwbGcdtcVWuSOC7gzY8QOLEMdHl8AodY1Gh0dr/uOPP1i3a+KiLBP18Xwi
pNeUB0H4bWnM9jyap3yGrMdlZQrVxoSuf/Ppkx8mN6XPPqLu051p3wjYHxfY3j1LBwJLI4dNO0ag
e4h83ODMInB+B7Z+pV6LdU/y2v55dJT8+glBik+oIsvf1UBSMOUDA5dZcxAEqNoTKENYHiaCI3HB
sIwmlagFcfOaCi1/EekkU4dp2ess9xWOe5fJAwkwSspqHh8S+83FsHTXZuAnQHImehQiDGMLVD7Y
C/jR/o9343BapaXGSx8UuLrZTbx52L9YolKiW3AcT8ukkjzNrlI/jqozFjrKjN19HrvJC37448mg
XffBK7A7d6dmZqB1Fp288mhCWacH1fBVZj1PgwmAoLRi6iOksshm4N7gONjUrvUMdWUGGZwkdSzT
57q2somR0MmHGRe9jxQVjOdd/9I6Gh9dXYAWkUzn6XlF4dw1ulcm3bb6yXgPY1apu5mXo4Q3wi3S
39eNshvB9iTW5/M7oQq6Vh4NOZcw/zyERCtZ8g+OJh6HSw8flLG93RAm4zF5pS51hwnmbTPVcgiM
X2HkvVhscMwIBlLQWPWZt6EWtQF/r2ZmV2K6rwEesB4r/Ha3y1MFecaJP82gvYgsXZFSo/F03nvf
kZZ9DR5VC1y0JJfA/t2/ToOFlVgefk6++A6pLyK5AATh81vxHMWshLrJbSH9bPgGuoQRzwfQSjLl
PkxLlsdwzsS47RQ8SHld12cRUY4vZ/IEkrYKRy3KdgoX5Q+2ATM7jQorS3Tc9RsSzDMbXInPzAOi
8Eqmfr4BknHB7mVDA8ct1LGwZgbWqQiuXW6dorG5WNMXkX9iNSpKfnBUmANPgGKtkOVdjyfaFxL+
xvUhyXz9QlW7/hj197mUGYn9KbUqOLcqiLhrn5id/zcDbWPm3E1cA+jZM3JMm/wqyWI0ou3cMOc6
kNv/0rldag5aXXoN78yX+sLDlPjddgU+igVQB03S1ZVRheYN0PHCmqH6EK/Cidgvu8uasuO/EPCo
oaD4a604IdaIM4hOikgXyNobejlsX+pJepObIvl0XhrNR5LX1Q+8PZlrHDQ6BanF/KQXE9zyK8cH
4eDDyvwUqpZ2G50LMlutmiF3HCdou3ESaxDvaig8S7dwncJOmr+47hCs5d53URrhAU3WYa9zjlam
23WHfwBCATNP7GIaOhuUHXoMw58o/0cmAJhpo6/rNoVakfZPagCAOpglHIN/MWj2qTIRGQRjEB6u
iQGCVWXnAv0ZIHiJDYhc1LjgYDsmKde0T9ov1UmevuNJ8SB4knfx39UQXSQkd2Zi67uCjt+u/WrU
I9x2d51i5w0lt4p+mwRLJrMTbyXIsDGyM3p7COeJMReGHmsjbQdDkhJ/khRjB9A+O9LWe+O6ATub
DY4yVWyzGnebj/GrOCGP57l5NmUiwGtjOfW5I0cPx39eSHYE1pH18EgYY/Ze9wIikJvxJeAEooHe
QjL4cOgLTDgpk1Bx+y7uuzpW8Iq5Y7RtFTKRWLQPahRTwv5vUTqeGRsytUGVdLl7izZ4Y4x69xrO
9aApMXlJpmnT1hXHPiQUByvspZOJj02UnAfPEvAnL8zb6j2RFeBv7GS0kozAFHCFTVzLtGSPbF9M
+V1xxRVVoCMrMm315u4YQ0Zxvs7aDuZTuXfIomlEuhtwDeiyZWxDP5YqSgd0uglOgmrAON4Ztpt5
kL1Ym6Cc+Tk9Dow50Dv2lKBsWVAPXtO/b4qQSf0XDh8TtYEb2TxEnLDRL6vAqmdZYl+/aA+ga8Xl
Wkonwou7i/37ulttU06FiGm7TVG/d1jbh8hV2KkmcMM3iz/xa8J5DcsQyFqzr54L0QT8sWU8jEJY
h8+VFqaSgtkSWE8qPSi/6AzysJt5yhsuCeCxPsJgjtw5kb4i6isJZNVQnCeFoPQ6aj24MrlT5k4X
It91P/4/GrzIwh8QlO7mZMOaTIuFXIiahdYFsyI1j3eDPmRy07tW+cqz7nXtLTndkxEwsjOW0dui
sVZJ5yC9RW5/OOT2k09T0/NMIif2rDycqj8lm1jFhEZZv173MnQGPMsPeMaTYKEyPELoIOKH2npL
Aa9VLKokpm1zNZvHpwXDlsllwJqk9IWbFN+8AHypEQJL/NSxsAaq6+kZkWr32gtTYaPGjxNJ6rz/
jkJ0I1F+E5B3uKOrgt27QFHdUv0gsOo2KdXcCOz+yU5x/u5JY9nr6SrhSx4QN4sdEpdBo2yNq5Dr
FciLjEI2EAKa51yUptOUy9RFFpht1VqedlDXmt79l92u43j8rA38NNnMIBW98UwKCs4L4tzZib8T
HUsyrtmXrnUkwWeIQE/j1fIEURB3gtWKAHjfIiMHs6vVA63Z8ZFS5iC8ePfnwp21gHkeIq3O/GKY
7Rp15PDjPsNKf2zjMcgkcPitkoWkDcMfSeWWchSXqI+D/ZwwAYGS4UKIkDizigF+pgo7DU5N+7Nz
4//hRNV/7vWQho9NW41U9HGvq6xwv0+DWjMENaX+sVOysjk7u/g7OdeXzk7EIKqS1f8RKJwhGF8T
ejJSjR8Lzm9aECpe3lpZMhlAAM+EPKVthysVbKlo9zEvbIZl9ErSOlz8PewtEG5ATaodbfhzGjJp
m7nnbSYbWGwoIGRXRslPlXLtlJ+IIjPbIm+Vdv2s+Y7E84cnxdAfrVC9NvQyiqNNOI5bUScpIqF1
UkfHEs7lz/Zxska7kNKbd0HQhuwoJPvzOHIRNRurGTCC7Q1Flag4miZ3dPv4FzmMs4kSERipQmJB
IofEjOdMuaCkdXBjfLtj3Y+5AWWMHdeHsYHRyDZ98QMFUiGuJe6UUo5eUhc/bcN8XVuA97kexAPs
67BrAkmqXHG+CUfgbmNBPxYxlr9y+pKBf7ziSdSkWn6aKG1fcznzDxR4zxncGojXpukOFX5Cdp8s
NYz/gvAiyPhcGciSB5opVb2obWDHELthDV5rA+I23lnDqBhBMe62mQ+vxS+H4YFWhqRIUK1dgT8z
aYTBvLqz9elZL5fsafFuKgi8VdkINj8nYM/z+YlA/5HmVF7QlLaF29kl7dSTXXumGa+lPtSbiKPT
IlcN5aBdFaQc4iVcVjxcXFeXNATTNnL1YNgETR68J9sgAJiWGR++Qi7MO1QnxGM/chXT1IH2h+4g
qLM5BdRbQooRx4eHi1bAbSO9C9q8mq02dGphAZup7PXkfCjMapq9BRjZia8T3+X8ErL/2gsuLeDP
MhEoeG+N9gmRT72lKEztWtisFMOb4IWOQUMMgmWHiGSzOmFqCCjb8kUtoCyO/c/Iybhp0piqbdxr
6z6ibSFiovGEbUKWfrosHBtgbFeoetfuqAZ7NNNt8eo1XQ+CB8HYtfIcbwjwxgQYT+yCu3MzTLz0
RpD4M9Weze/9mJSoKJ4xwOjM+VyZnPcjTMd3FGLJbs7qdMGUHc71TJm3EnivN5GLIHST4f8Mr/E9
gsRjg17QeJNTZM+be6sh1WCaUGNl0/hWhueIYfEbfWW9uM0RDt6ReU9ciaDEf2Lgc61+vH5R7TvC
q03VY2y83eAza0IZDO4HGaoSX6eHh/ymq5w2ovp8/2KBIw0d3HTKaBm7jh1xmJLD/qEq5Ce2PXPM
FT91Stldcabo9UkEuVI6yMKI6ZFqtY5KLUt9+NEytGQyd59qIyTcqpwVKGni4gQLa2eum0bENSB0
uS+Z8trTp1Q3xFdsYEuKcD93BB9DMNmvPz33aK75pUU5xcn/v9Nr5MFBSeDMooGdl/cYPnUVNEN7
hD+3OMiu3Fdp+2RYdbL2HshG/tB0cD3ALopyeyiqnwZA/LnuJArw8LXzHmNN5eU9bRAoPloM5W/t
zSmSvkFjrVTRyqJBNnVIvnsg2n6uw1oI2XEnRb9n+nSXD0C0p09DtMJaa6Bz2AIIIgvVz5NxeKY3
/aPfcClBCVFhyqIbAOJ9iCiYIDUH/1miL+S4mIhomGSVDOdoadPIqebTCusNbjn+mAkndlVq0GaM
LCLBkTm+4t1asA9iIyTP6d/I/IKQS0M+MIcFzPZZclAtNShYu6DARZYxqtBU9gR7CPgo1iynUu+T
/PoYq69PgSb8byiyBcIIRApvIpByDC6D0rEAUmjcY3hqhn0p5CkTsVCbHS1JdJPrkj7ctIeACpG1
Y4cUDHpqNwPQ0eor2mOitK/xF5F+1JozlmHFH7/dQ7YZN/wewxLh2tXr8dTnZXkcDLEYReyAvdCQ
L89EoLSuvV3v95L83iovGSqX0eU6iz0bEcSOGL9C0cOmi62i/sadIw9XhwuWTHcXqRkEl9LMeX9t
D/joW7N4sJRpWv1fOcQBs6R9N9DDhqIDlxIEBKeUyWICEk+VCIkZ5QA7LAVOBSa6bOA3wqcx92wb
TGoovD+RK9hwtqUFYyHgndabiaOuxjlNnNSCqEXOH2oXUgAeFYgCZbhb5WATX4DzFWZfxzAaBUnv
i43VgTaWyg73u2wu9eH6h0ti3tKukluCbZJI/ldIfq4/nnKzettq7zs7BEW2n+wwLUT5NS++So7N
UEdISGhPk7RslaJlDNsrBBcRdBJtZZJoxF4tiqn8roTVpz8hy3pHKI2rr+FDRfBvxlZlvj3yYmDr
7DU9HN/u0+Pkii/Zna5U+3TENCXyIw3UzgnCsEC6wcPTtQKpjBFrestD3K0MYuELRd05N0Vs1425
MRg7ggtAbrqkq6QxMmIuxA1YQdh/uNJ5CTF3hgh/6v0mx13IJEgxFTz+cMLzpyW2ufaPrVrsyW97
bFj98dBdgGVszlMR8da6Eh/twfO5jfoGES5OwArll0OsrRjc9N2n+C9hbXN4t3C/5BINa+EVT2x/
W4uI2hLVWM4+1C2BCF8ZKMjFYva7x5MQNnsXKrJ+t1VhggL0lwPpFjH3rEitXEH6MTuHx8UlDUlX
90+sL42OVIut40+ZQJbu+Y9yLzz+LofZy0YLpUMmjs4KnXPoLa56lZtmtgeswWxE3LvYlHQH3wZh
1a6thMlu9QcWtLXcyQw0aIVILFxJprQBh9ocSb4mOyPoN62pKuo8JIYfdeyaR5IKRnZt3LqnAKzw
v3lkm+AUMHJD2hpWgDBoloaQxpoO3XUP5SqCweggFpw7fmeIo1lqfoBWrcOVD8AyR3f8B/IitD4p
gNVfD2+QyDuGO7zNtUMRx54GmPhpxMfQz4fwatcIgQl8AJ8GY60wqq5v1ZJnqrQvBcyM9gnb+vQB
2+5rex9ON4ucAL+W9i0qkq1qogVfJNDg6n1CJ/ikpUetu8ftW/ciz4Nv08pWkqHI9eEu3AHWpwJe
swM7mzQrsjtdiqdVDpzM4gDll1FiIQ9AlD2roUihuiHOtjypTjFavD7SeJYeHOxEcvp6s2Fu/2e9
388fUfT88bXvhZ8CsbLRKVQ9HlYkq9XH8AJVLCQQOH/aX1oaE/g0eMzjUHyVDm/cum2ANh1C+C4k
ZquLSAqY+N23d3EAGG+TYFYskA0OK42Z4FaP3jB2FBURdC+LLz8kTtED2Mb0p6dumAORfKITPvMd
nikEvN/lOjuaHt8BP/mtq5yrf+YKPsaE6QLtjK/0fvlnNP1j4R9PzZU/Tg8DtLb555lVFMrwJPWc
LVuIw+V293W7Rd+1xormOSEDete4D0HS+V7E7XUfu8o2H2QL1hUZ64U2FzQRzJVzUrI25Vvf5sGm
htV/LfeeigAwIW9I3X4Gydj9bCVRYMIK8F+jp+4Fmy8Xgo56LDt+6ZMcFRN1auWGyeJtTA+cRN61
0y+NHvBTeYI48/HRfWcjTMk0SdPs9a7/wL85l4azetqRPB4bHGPIwM78ramy//hFpkPEC0yym9bP
WVOIlhOCvGtPRI4Q03Hhg73+gqzOoWRj3XiTr9eT8FHrX6g/ktG2cjoz8oSlbLVVa8olR/3PcHRa
wqTqU38DVnl84ANyz7BpGJa3ypYXPCWvkRM6AMjH3TPxGb/OBdYeC2QK20wHS0V217Q2RFblN/4y
mAz1yhLcJQPSZZ5WF12qSpX0T0WMMbofpzXBiQVD2uX3EoqiLfZACRLi2wWg4xUBNXDNRHZjpDC8
WOoihLXF1KX663Fki9c8P+uGN/LWq5uzmEMdOQPmkuEDkM35OGiCj0Nb9AaasF14OC/nTHXxSJjX
6HF9clvFsjBvXC/zwFN8q6bYd5eaz1YFOuRmCqHi2eWM9q6uH04RgpEhy/K02XamxrRD6ei2Ok67
79/TvcGdNeNHdvcoyCNXoF+KH8Ty9AdmQdqOav6Z08iXeUDm8ASOhbnyfklcw4zN/ecCByDBzA1N
xEJpZ1x1jkFIaycGK/Q0aTh+++3erPxvrJZSCe2EV8UyZWbXnMudzIp8g45guSgVXTyXYI0QO8yP
/uZsM5ePIR6rYNlyoduit7sGe48isXiqWamraA6W0P2/cfEO7mphDoIZjyE4/qUd5J5HA35JwAlY
Tee1bZRUHjYvmTbzFkDDPSYf6c6ywkbM6ehjrNDPfiO7Dp2ekj5LxnHyjvVEKFUVLTIKL9s0XBwH
PixZL0z9OTYQEL4dJKQYdnsV/Qucms40eq+HOlttMTYxjSeYXHAPvXmFjG7od6HCwRyACIpVcEQ2
Phs+3hYOYELSyt2iRcHWKKsRKj1hDckDt0knb4qnOCjTYMOITFpE+Fe06Bm1GsB9/2kpr24cwv1H
htVfEPUYxuRoiEugM7ZX1AKwsbXrIGIe4DmbC3ZUPHfm/3x35X7awPiFWvsAjRxZCQdXw+Gvk60y
qtWzEss+ZvSAnrcAHWRywt/cmue8S3lx7eo28AVTrMxvFpEGu1TZZp75Eu5M0AHrAi3w3+vAWoBu
Jz1rZVLDxLrmLcYcrh8xtvQTkaUoqIkKJCbdlvXcdDEnrj488by182NWydsY2ClpwqD8S+q3epMb
DekgmBzue6qHACl6ctwPemjzfdQJi3tKtxWhBuL8rF2hM3fe7fUl+wpZmHCsAaiDeC3rorOukQFw
KrCeWQJbuIGc6hNU5fcN6Lji+lu6T3NgqmM9UEg7bXJMucwtO8C0HP83/iN7oLdXyziFQvuFk9VF
/i8h+R0EtOo0wTwFf87PuzZeZmvV3V/l4nuw/1Vx9HFN9GzqLzjetBPBNEpGiS8XzzEAtVIDaP4D
yVzQ2OeR9bN4oBtFQH9IFkUpWuzYznAvDPw4+P74tB9808xHo4MFrfkmR/JG7hQozpzW21aTQok2
66gylomu8QFWHTvCMbqtOpp7ryn+fL7vU/UDhwVDmCMEgyD+kwHnuGrpDzVNCNKcxDNp63vwnbaR
bu87mCZpqpN74eGAgJShOlymXtHTejHdz3pHQXMeiJrgGpW6Co+yVsl/dKs5q38rmsO++GTECDhi
LCWho0VP3nCib2sYoK6IBkAu/TIzsFcI6W1Bxsg/IS+IKUyt7yjK55N6bFZlNef6CLx+tvJxKNxN
gIsAsPR+rVc/xXRh9bky3gcLhr9nAt8DulvP12Zi98omeH7AdXAvEoF7jXx8FOVBF3IOBnWf12CS
JeDiwjt5OwLwwZftUet/ipyRIQDjrizCe7VdvrbyTiu1LXj/WonQSDsZdaNS4l1rVnJ42yiSKm3x
H3LcjIAf2gPa2zPZLA1ubUM+WPPafwFF91LFnILsXQatk3Q2DyWtbW20v4EIoFjkOoqFp53k1tiU
pxH1V2f8ukhrUF6xHT0skT5eKC4CH41WW3AWjDfvw32uWzRbZnJs3481L3QbtUXc//DYfDM2SbGq
vdzFo7kZunqfUQ37bX2rc7EHqgkYf/B2vYmSNCbdYRrquhfFfQXun4fgJI8OSPoAP10Dp0JVIC+r
sgoESnfYgPUr50s6psCtDT1BZeWZGdm3n763YntbsmEUALpBhSovdrIZfntdBcasAuTKE9UJqLPv
JqiTEBILkOjXbqwd8c5lZO5g+26wgaoBmQHPZbnyAn6oTJb/vtFBwTTCqcL9kNnLjQut53vk/SyI
LZxveKBnGZP+JR3rICuWHZe3JPbWWBG/FgwlzsxPcRkcHKLp1jhW1/yyNfNGeTOUuWo9UaFf7Eum
acZuYvzoIGou10bjQbcGswUIZfQeKHBCGyfQE29JPrvdHuxyy/0raiZZMwxpg4trTN6Z5D2IarsZ
pZylq3pS+oCP9OG4XRMg4VRoNUbG4uFYJMlEXgQxFKhDLWiU9FIPoVHSM9HX8+aGe1IaUuNAIjsB
oMMX8RgxRy+wRa5pWRxUUreP5hxLXQPMnCTpSDS2P2aGDsNwGkEhSFiw+cTf/F+4zt+RHryOk13l
YP3jvIpaaeqj5UPBQN2ev3hHOvv5K0fmOnIvDE6XXpsXz5Hn6Byni6b3kKY3gySsNGAagTGciAJx
m483qWJvu96tOmGyuNoJNHirHDWi/OKrF1qCvIypyqKUlbw1BeHP4tYrYf2z3vrhRH/M6t+H7+4B
tlqbLEA7edyXd0Fxv7KMrx18b15Tylc6wh0gFHl9FFJavinHHxU/LMEoQbrOQeG0UR2JMKETNv1R
lm5HKxiYgaBtDMIZ/SZJ/ZtEzvGcVxWWjdBaqaphQxkAx8obyfUwskSPtvI5BDMam6YLeLvKCSvF
dcrnQY0F39EHdlTvfldFBWqOl6D/wmQV32Xa3IzTFh+4DK4eogMjr1Pdo65LTtg3LKbZ7cNhV1Ab
3RJMniFWbSb4spippzbV7XCtPX7caNJ47Bzge87ECw3evYYKRkkjoFUwasz8db3LqYfObsWPfbzn
TKXlpSFjS6Xab30uce1/oLd7O0OZ8TkoVDo7F5ITLGPtAopQpO4YKXpgWHMti2RUklbv2nIlJHxH
VRxp9EySxZFjOttTUVGdUx91/tYAsh1o/8Xv8fq8nUbcVBxN9fxj/0eDwDi2Hs7HajbXfqMdAkHC
KqZ1H57ZAPjSRC7+fa3n6dM7H28lOXK8/qWbyjR8GRWz166Cun901X+0F1Eh5/+Qdqz7VuvIXkAk
J7D5zZr7rsTn6oVj5JZ7L3qIrmhZcu833v7UopE2PBEbBfVSZiAuH7kdO24GhZLwFdQcVl7RpQTh
GC2ZN7srX2INhS15dJFn45nTf8TJzpwsITIQQIIw9g2kNUBJShFFdByydsEgaAMzY3hK+mn/9HH+
cJ6QmrXaC9iFSgKB/z4+49iL0gwD/BenDCau4lp35CMwCOtQnEIGikAlbvQCNF8A6xftAFjfGvrd
3t7HzxWS409A1DO9Sm4Fcm8oU0u9ByQyR6mQLpkjOp4XZ06uNwmTSUmXT61cSF1dfm1mkJTVBQg4
WGvrO6z7na7RffDvXDrem3TADtt5BfidzveDqMV1+AC3qUm/4TmfcbdGX7IVuk4VLFDrG0Obg3j4
qO0pf/nrcuNljj7W/kAKykQi/fEtbDEPXJHzqyY5i8IHq54x5nwq6DAP0tl+6RirVfJkq9cZqHW6
9idHlOQfEqdNTk72+J5nBdQOuHAIHMiR6stelj75su4xXGSSUa9svZCVb2P2+tAvC9wLJsh9jcyG
oGx4GORPK5c9u8yNYTYxoixokKTFdgNAks7YuBjxe2705Ltp3l5XbLMqk5CZ6r8gDCc/6oiftCwl
/PVAmuTX3oqtJuELodOTt9W80vUn+DDzYuN6+gRNWyepHEmNKw/EAq38w4o5/DqfBcE5KLlpXBI+
UNtuw3A6hobGeUJMf/Te+HbzKN3CYc8zcsa+F3//5ceJDtmHHuG2ayomW2CYXQlphfGptG8DVXRT
KFFTFrinHtsLWYwUS2eOj1ecHrQzDKt3sHa4LCc6GE5AuhlN+BDOu8gSYh9pR4yuJhGETGMyVdwb
G2MSkfMfqPS9+cA786ZrVO3ZZHgzNM509Qv3MkyUCFcI1PCo7SSqhhIFsxoZUb1ES9T89QGE5A+f
2Dm3UmrUk6nHrsko3fpvhyz0TA9VqSvORm0+W4tKBTKEPef7nBuViEQhNR87HhQPNYzZavYZNN49
cAFxJBY91UcCMYzCxok4bZfFAiZLY/vm/4jdtmsH364ExUH/EHDiqRS41zz5E0XOy1MW0fOScX3w
bm/WOkN5Fy+chs4CJaOqTN5Hs5iX0Gxb8G3RGqOBEOmx4+vLhjhZRtlsMK9K0+kFfYqzZKi4f5D9
XmHbLN33n7vP03Zau50YuJuJXbG8urOfzVW7KdU1+WFS8EkGHVEb6/mEUOw8PSB8dUs+b1DKCfw/
7eq9jx9MJdyYnqLQ5/cXPa7tll5d7uRnRwpSHjyazLX/7bn79ldH/MBhBWMLcf/smBS/vJe8etOh
yayQVSsur7481jWlD7LPaYNufeK82ZuhSFWUg5etZVrTp6hldKkBWMFiviV21q9ukI5tyVfMhdBn
1tMEX227mYl8M2JYYrCPPlFmXK1Rn7++1M/03sXeLE7saaF42wGbcqXhDAvDGfvZe7amwPSyhvmB
Svet/riXAZzEFNfHg3UXB1I6MMxl7sPyOcSSJcaDplOKATXAGebaVfLheMGRVrSVPDCdeNIcJV09
TQuGI3NjikmrVMEnA2XqvmHrF/PbwzAFglgP2JAFz9JfasVpH1iLJa0pqTdRryDAcft5UPh7Ki2m
YxHrrg5lbEkYf6+k8XJ0shHJXSUZ1Fme/KsEOfp/MB22O8K61XjBXjQdT5H75FQIjaoFQIEEj8DV
WpA4wX5TP8ijYOoqLpu139rBnu+XvC9218JsRBSlBYQGpzQUGC0hO/IWDLROQK0Fq87fBGnNXVZK
Co5x8NpPAQVZwnfedvivvN1IUtX69MoSscvMxZZWmfKDK9W960gegZezU/qEiwIgAv6wcOZthBxu
UN+llkjSUgPGgPXZmE6U3mCUi5duPvrnlWVXkMCtncJJUliRkp8RSxm2ww11axsMksgmjmYRPeo3
8lUJIYNU0rMRRkZVPT3rqxGvbl1e5ayaOzKu4PKa8HNWAM7ZXJk1VH5A8/yXUqZUk1JsF7REmR01
P5tQ6FhuAa1OcRdzGa9pT2ovzZSUN6nzzA5Rr+SQbDuzQMVRuXefIlSvQolYEpKg47ttHWmpf3+v
xjlI+nOpI96kbfNnDHqI3Nq+bo53Je9M7Jg70PaYeEF2gxP4opF3esSKg0JPTtofzanyOD5qqj0H
Qfo84jVz7O7kwb6kumu9BE+TJxYD7FoOP/Tc3d+YXh+x40RKgVqSXlWfIB9+SDxVFCHTlB9FZqTA
9GYdjFPpdNISZQ1ORD2gX4wOMmP8odNsgxFm7mo/Fk3WwMHlg+32w1I+iiIlbuO/HkP99LaojgRg
IBvXoHwy/6fCs4LaQcLGssiixTQyfU8toomHUIiX81i0K3XpOqkjD4gGlV/vxbc2f3yY/VoMJzmT
8KgN3E2JjbZ90eVYEPwUz7W/eveLtwcf3bfyzxaihAAFBtqp2rMdzVzZ3P2bXjy2QS0QjcdL5Mgt
GTDLuKj8sWMt7EuHUdV/nrfrROgqv3Y2QAKG0gydKZKVy4zujVNO6KtWZubDq+pg0rtnKWUBwa8I
XCFHkVuxnktHtz9JDdSj3DPuU6am1tLyL0dkMiGDmNxfycEA3prfhqvXBSUoS6JVOnqu99n3dHm7
sGtJHmbjPSenl8XjK9/AuGEGfrr9smxx8swxeHgKiFNoH6bwapxDAhBMLUF/4w8hpUXuH8Lgaa+M
IUh2v3qpE1GqjnalOnCQOmxNYOs+AJtOfn8/cRBJ4DzFpqHkxO3AKISMoXRkMnxbs5ErBJMQs0TR
bdwljnzSOtHaSY9R5yUbLtgOfFqUwEDiV0dTz3fEjUNRxZQ6C+51Xx6eHqX2Zx2QSzRw9jxNxzET
23WODj5efEwt9jNRH1Qrv+tP2YT0Ei224zBYzTNAY5mKrdFq8OoD+y/J1+GmqI12DnOLgDNq0EDX
CdAHrU+k3vmSSH9pz37OSi1J+Ipj0n6qV53oBYJob7MPo8h3xCjifJu0At8FWxBYhYzKcDYwdyne
drik6AcGVsynnyySi2l41lGoV9WkF9ZL2vFbn6RsfTaYTRd5OZJdHvQxYq6w32bG2BnttLwJ0F3E
YedQhXBjRHPoXUwvTYALaDB2i2UCiLAkFB/FffSSVqA9cLvBj1g6LjJxMf56uDhI45OmGKQSBnIz
02qYUbl/MeAb9Kvsz5bZ6E5uQY1pujfiQuB4dN1MdQAUQP1ik4MUl7ul4sn6Iz+PbowA1iN+Tp7A
/zWNxPUA5jyJupw4aq77LkZa+ra66Xd4xjVYBbVpUWxglFfxROPhc74rk/dH600Kzr9otpcV6rAV
yqCZ/UQ5v3v6ueh6YeWZss/5rMPV6IVApK8vojwaQ8E0t8nCzUkeVeMnD52pCMnLxAMHyqG2oSPA
ZRHYMZhC4+RzldlhFe9XrvHZ62fB7zQm8hdwJu54hQYLNClX/jFy221ALgrpY4m5isUoKbVEmh6G
Y1twkHOtle/3lAvUe46wlQgsIhLou36uNJw6svPIGM+faVGXmaXhMPMxfkv9EsBeLosa1o6ZPpaQ
VTJLd8q01nd8a5JLrXCWTaAOERmNDWqATPnMnJvaE2PSMFpiBnTzkY6IzYXoZYvxQBf7XuLRfGb3
3QKXDp3RsQSjUbJsiHT1vST3wm8C6VbBf3pGPY9eIsOglEHU3OqpZjwtf0NhIY9Eypq+AMsVAeHa
MoB1BdSGwuTKpw1oixlRrxdMZ5Tt74WSMRSUGMGtbu5DtMq3+xTtNfXk0zMa0LQVI0lS1wTJjw2X
JDIbg23XbPx/t7NPUt25mo7SndFn4KP5Bx8C/9C0U870UYXPyDd9tt9rORES/kMcr5fB6vO1CNZN
NWO5rxtgWQGIkg6Wc6REgtjWvXADONzXBOQo3lYIVetPxeekfZUGOMVv0M+DOhebSNAgWlmsPxB+
YaVu9y74cYlf+mQllOzmQZMrIHsjqShYreN09CrGIZisiiiAdAJAuCTpuYOwjSnbO4OD6PMHvt58
RI0++J86Uj2FvGRvmIxUeya2dyM7COU+aFuloDi+UPF22/HseCxPMcgZ2VLLrG5W9Fu+I12om9yT
AaG0RDJTGFr1PH2uu4yTCs/TA1tK3JY/GpKJuATz6FWcgT5IPZfv7sCfvvFAbqnWbFj83HbF4FC7
f7iqFGk7wPBKB1ZEkt/pCKELP8ToVzd2seOlz90bvjmWsY0ArkCvVP0NcU0lXArEZ5ANszPaOFwc
Y92ZaRF3+W436WlXbJ3x2fYO5XLzlyy3zTCHArYdwK7Fec2KuWR9Iaq9k0FghZAmA9RG1FNWEkc0
T6GT3roBhrw5iKfDGdRdHb3X17fUop+pYpTF7sHib2xPq20EV79gtI5Ramiqv5FHNI1lOEDHbxb9
Mw8Ivv2ddHwsm4UwVQrq5OD+1kIcPrXr/+ze9BszqeGB2rNb8JcSqHMQtskY92Sb9211jB+11SYU
SCgOO0EADOAbGOKFQPN2w5EYMVix9a8nNgdQk3htb+ikpzIExTLb/gc00/XgjKFiYdlvQkLEnQpY
f+ab9svRx+SK+yDt6/sbZQbNEWHTgW6FcbPqgFsTY7hm5zGt0Gc2tgRwUrUcAIxD6ebZWKJ8Ovm8
Yx3xXfSSlOy2F3YOBAuHynDxpP7UZ4EYBhyFJXWUmo70GE8OHPjEpG70CNU9KCFlNMEFyAaxAusB
gad21WdrBaKBMc7Qt+TcXoFr3nE/hU3EFBT+LYKi8mvFr+3q5DS0DB8sWNijQFVr45DzBgcC9UIG
pFsnNI4LlcFiViAKUMjwn7VX45FdUaK22zKAGYECOSh0TGVjbSRSn58rEs+HyEenhZIR+NOX1pvl
bRtM9lMdLJCmzDz7bf6oJXTqoI/nSgUktY77+8DhbTo1MzanBUE4oO/NV3wNWs73zmr0dNx7JbaO
vJdoyKXoGqCYa52D70v10GrIazbywfHx9ej0EVWbx3HDEHjyjXy+UxNzAAVfpkoZ3Vvcz3MMh9VI
Uts492jvHtPkq2EcTXHuxn2MnZL4rQm9Av9zQZjpNcai38NNFjAZuNynJjCQC/UYAmi+fzYR2zS7
Xo+DCGm4OJw6ustIxShVWq6Nq5PXSAELnJHwBok6FqfxxtBSONqr4Q8jjtn9e+jjPRQ1aWJyQ9aX
1FBFQFGoaQdWs7Fn0XDwIOgLhBjE43Ke6zX01Fv6LvZB2Ehdqh1Cu2pKWmrb63aW6UAyR+w0IA5l
mDLLLDxPlvSMjsEfI8DKN+DtzORVvsg6cv3RoS1QeIoPO2uEAwaJRq1zgfgJJn52FckPD9G+NRMB
zWvd6A3S/fPIPcY5wclhrEkwup9P9kZycBWOazgTSDZz3aYJr+jAh1qyuEjt/gODjaP9cyV5Dtkl
eygmEl8Gn72vbTxXEwejX3kMdD5+926zy/tBbNzfF731bRkzSJ+vlfFzQK4nhK0mBCFWQuaWqZt+
dM6wdj/qZgixiyMFYIL53hgrX0HKzdQ8y0lvocFvXTX5fFcQoj5K6CeRQwPJi6CPxw3CFL2SCGLJ
cQsSnvgCpEGJ5bswCqrFA0dHpeZ6JjVgjlccn7LtX368iQumHf/5Zt/GmdBwuXxr4F6Gt2fFTWE2
IYJbjVZ4iu1risRg8ByGj+EFgKDzKyQlzJug0Nc4vc7usRWjzxFy+XdopgfTcmlKQeZAje0GlUwU
RhXBlZUqBDk3O24RUHtS4fEzg8daBH8uSBDTjZiEs1VEhCDiIMa6rGdmIUsGdIxo/Znvrx9Z8vQY
AuISMtNi63zcDPRg1NnFjmQyhTfFleNv+9egmpe+mra7JlcuCfBtLlvbLVtfXloEX/gCeswTAHZK
JLbQXcsfK5FE6Xq87H5oeuE14N5gdCxKh6ySWO2ilLtET/Vr0N1EL2LzaDvtKuPnjUtppDrgf2FT
1eqrH9fjAlpSYam0hotlTUlDNicrKMwaz/E9GQmKY1A6x2SMu9lY63WysBvNhz5pY4gBImR5WI57
bncwUabm9PDNJjpQLpHC9a2NUdX69HnCrzxqJFnIuAOIWswWze6d9vfrR6lgm6hCIJad7492JAn+
aHAiC6EtvBm/w+D6J/d6QlTBPpm16ObxNsa2Oxjlt8hzJQfsEeWMYiKpYPNJhymNL5XzVOMHLt9x
+DyNKJJtOLVLxPL3Yxe2zp9R5D+K+OVq+f5WqgJJIWsAZJCOOUUtcWI9RKTyMI9DAUs9yULAHggF
g5CAo69rkjNWXwvj24mFZhlv3wgyakCFS8EqhZP7n8OAkN+GObbUj4l6dBwRSvLDRfBPKk8qmywa
ueHDbNigt9isI61zJNj5sPfs6qlah8LvQXmsbTy9kTZ5/poEWcz13Ttq1kfTziCw+6afu/CJbRZ8
Ny6lCTNQV6xWxg1H2iFlu837IgZwNC7EMDF3uWrow3vL3jU6MSV6puTA+D9o/uADEmkOSvfrPFpE
SMriZt8MZVdP0zIpCS/c9F4su3cdQnAfcM2eY1XqwZDbTTODbpZVwB/vuD6LhklMDeAVVD+zzFX2
TFmTLXzdzZRh/I3HQlKl3EfsWg919OVStW+ViUpDdl0aD5hOodj5HjNpmWnnrPHfJlZQ53tTAnmk
CjuyE2RwPimz/dN6M5vNWMxlRVdCzulWKqZdvohNBMY6Al5QNpFJoq1RTokgnNG5LDn3OHwdqmvi
9ym4s8pdxzWuD9Pb+L8NilpaEbPjTcxMa2UXUuR88PRk8IYTyYhuylcjyUdvwK56++nyKgnDsLmp
htoeRDQQFGhXDt3ngh7TqsG1FQOe03pnJm4X2lMLclsRJAdd9BwcFioLQLmUP5Bbg8E2BceVahyn
GTx0YgXSqNwV1eAF03gUPGURNrfDgZUYJR8tLwT3jBN4ilx2aHcm7vgPds3N+pfkYfuHC4TRivYR
DsusfgA7RdXsHVVJZW8VEAw58GQhQx85khXTrsajs/7ZDqBxVknyX+E/+sJqRWyPvJaHw492s9sd
fwUbNwESJ4FpHHUvvZ6bGMEmesON6cEffFh/5cHCh8cAmvxXw4pmev0QguRwNukOYUXeipNZ2Yuf
pKIwg2lQB9h7Q7jvnqVb3JxlYKgiWw9Z072WtjsUCHXVd3/3akvjJs5vEy6K1+iB2ZOqO1g3SI/k
pmiInujUkmKlZw1tPUwxuR6WkF7bVqvfVq/q2Bn36j810zh1HaLx04oXMEVLMSk3zR1w4hEXj0yw
LpiIKa6toiAuDVVGSwdu2VFDGCjf/WI9+8x18yGVobsMYp4Uvp3MALN8AWmmuqpgjlcE53FNOIT9
6PP3ZlC3pPRasxDlBQqTRPEOJP698NAKupe/jmmpowjPPVtOVisC095qlFB2UGGwiz3K667+PHrd
mr1z/os3HNhzSYNBG0EDuSHn+UCrk3wESjLWcMZGwcD3dH6yAVe43ki9uc898itiKNg0yo68Iv4n
A1xAmI5PYtQn7S7G6eiPQxITVnu4FXzQEVCak7RxzfYoR7zjL9UvDymx8Z2/MpO4eVl7lr55CbeD
DPDKeu5IKjq0ekaApjo6nBjJv917M1869wx2rKkukDo7HrffX0BRzMTbsyO9os2t4TDBRjn2mp3g
DwnGT3qQFPv2gOXRbB2U8WrghuEyRimI6Q4vqo06v+cPnoIy8UlOtKTzcaFAsqLxHjrk9ofhch18
eEj8Q7+7lYVJasi6CAoQNwW/u1wdDwkyans4gLBDS9Utyg4Z1a/pTaFczJaEcp0EzXgeUqJXCvJB
RbfzK8n7EkIkG8emV9JgUFDduqD5s72Kl5dvJu9eWHoBQs/+o9WzmedIe+jXDxxNq+e4RJuTzgBt
Sy7kQip+glKsVSFUvWnHneeByp7qZLZ8VcKj2DddWpmTiRtMSxwilujQ5yCdgCv5TyPI42O9pTdO
80w1cUK3QHMUTBak6cGkqAsV+hXezP/2oLi73IW5a5K/nst6nH4OWylXFq11VnDVFQethW0K1zb8
5Oxv0s1hA58j2RNoxcCmWwtN9WzbdZ5NJz8Bx7hcCm6Q+yQSyKsjxeDp419JvWGGP8OXMyGAllhp
KCjaGso12opKblMZFwJ55Uov52kFWBlDrQRr8E5SkMkOoJWotC1vz+hoyPk4EOfvucnjqnz3URP9
Z8UnsixmueEtKn6FYhXJ0q/Ixd9hM8x1ERc95YAxxH+7IByWwcYr2+FwcjkYNUZIDgtvoBUNhu0Z
gk7Y/SQY0sH+i/wQnfriY7khoKYY4WxMaVd3C2Wk6HXiU6wr+Wn1iMsKx0Ykjf8ADuKZY/usfITV
TvqhzowA7SKCUHiNVA8xW7tdspNxBsb3LdwEPEiSo+girSxH3W+q5TDtJH2Q6rhYnAYjP2TITdjo
qE+3moNWySKvGjWOgVxO/5495c+pVk+ka3k2IO+fPn6U8KIf7xuDXFumbO0PYC/sZDc/cxcMdBFT
Ypi7dvcqL9pKl7Bf8hbcj2ZekGixmYLq9X5kSP5lAS6keXvNKnEKs/kiFSvRi5kyIHBRdbRqLrb9
3EF+fMngvSWE4ClxnDrLmixmO/neVVLMTBGA0yDewwyPPRTTetlXWSWWZhLS8d5aMcOhXk/xsa/V
ff6b6CsBApOj5DwBnzDgUtpgwbg74UdNcOCliODxWIC9xqc2OONrKWol7UdVHIFvNkXvdvO7HnYZ
6FJxtoDdKXdOuKuJLSC8zp6RsOcXEJ/5DjMfe/KvZAEnr91kY0sT5u7LNkKoSn+CQt7l1p0kLPcY
8D4mc+uQbqE8B035SjPhRutgl1oWj4gFGBwiO9Fu/FDZMJUjYVyxGZTR4MA9z0MyRMEyHtoHz0BI
vs/7KCOG1Ohwmcw7dVPlSI1YBgxHUyZZY0DombMa7lttNzzUoMYs3s8gjwwAQDgIxS94AsULtTS8
UcZZqUyz65Eq144nWmjEJsM+cQKc2PYD9eVLwkdvRCDAODsY1TkuqZkFm3kMW67dbIUWfMTbnACC
0zNtboFWge7K7g2f4q/0eY2YfjV2ntcbu9x93YQH8e4SeGrK6TYRvH1eMB1HvzJPxnu4OcNO8AnJ
P/PhPAikC0/h474UsRcXaRGqcp/m8pcDeAGKXv33+5gZkMNXqCyOGhnobi32L5WF148Xrecd6FWv
rcMjjKCY/25CdVLMF+cj9K4YXadCDN9g+zAhWPwhRfOjRqX1If8HGIEmzGX0IPbpYo+EJtlPbTdQ
QgYWXve23ja5/zU6Pq3l2887fL9lPdRrpHNlCKLLqe5cWhSgjD4ue+FNt68ghkWFTRrOcRwwVfEy
jVDvrAHVVY+GVMq/wR94CewnXWrebnETgWKAidjZRKmAzuAHTNHO/7Nz0qwrZ+gl+GaclmfIQQa7
RS3ytuXxue32+VtKrb/beVpmJ4N4E+mM2CaVDrTNfuDynkQsbdUByKwgEmNoOUsKPJQlrT9PcxWU
PjoTEW+ZmBoKUKjmkntqMKi+mguqC6yzfZFJt/5ksmWCaZ/36JQOm98An5JxIbp/iHlt3y62i13C
SAEIhog7xGM2WuDOJDR4V5Ex7jGIHVztdtSadDfS0ZISeYVNSZIeEcNQPpdX2LDfv+cc4xYBLFQt
nye4vw9LjKIBNR6borvhKKrmVt9PCqKTG74a0Yvf9j2qK6ILZEIl12gWcjH1VV7Dv6zmFrdwMonl
0cpWNPWcT9o+PAIAGoYWjUgRP/dB8fU12G59HDM9fHvbRlT9aFuUI7Jgls7ItCokttYTM2kpujG3
U24Cc3clSrlAgVmJxcdK6rAaFnwvjYZ2nAzTlbxCQ8ecK/RmXWWsG1P5N7WVUj9z5VqHxhZsXacT
b/vCr2J0Qrou1GLG2Y9JlIOONIFc74q8FZn9kI/Dah1OfyfQQwVf4C+aG6ZXvQA/WMccgoGKtNdB
8wh+Ypin3CkDd0GWNZt+GhV0860R5uYwnm+eoYYERf6miK38wKE9xqjyw8rZlTBWaJDi7nfYpYVW
uqeOr2HiAzgZKkgsa2c46VcXxgjU6wx60Mhtp1S0l8oqQQTepa3wsCyKtloFUW4n7fH+4M/lDlSG
OSziABNqnovSE0bVpxX5WKCp2Nv3A0GI5tI9BMnR3I/yEptyFhNWuVgnIVIiDNH5F/1vD/rsHaRS
p0cL4By4pLGAzG5pnGOjE/PNJWxXkhJzxfuIYbUIZvbNdjkqY8rPM0oCriGi4CCtkWl54Qx3Uv0K
MM34YmR2nFY5sohKgrqojJn92dzw/iaX3lsL6IlaYpGiY3wgPcM6xNn4AFuZqrZ3pObqR6cjVAlW
wkhTYysigbcoElkErBWnIjRsRYyEo6KdjDYrtDjYSiW7bwnVTclyJ4aOnQcB7xESiI1ciCI3lSLc
zxqEwA0UqJ5p89yZ1mKT+dtPnHjzZvrXD67ssaVOj7xN87t/sfZsMAQAE3SP+L2YhTuxb6q4Sdxe
veD6rN5fXA96sYa0BEq4hTVK43MbW0+9r2HCKTmSMVe9UXFAU+Uv4y/qD8GI+qdUk+l3TxKH7eWj
A51N+FJSgGPTSMwPPkEj8Pxpvl1iN6/hx+8jLuFlI6qDfltmQn8juxuQ8WTUDCI8+kAUS3uuIaF6
MxTtpz1ufuBfOZB5vRsi5ZhrQZfoc4oAHYfpFnI0gwCvR22n8tgJFScmQKSlXhCH5mva9h5bLEXE
j8lmyfudJspFYCUa43zDCtWwxuG3Doaq0fNIgv5rP4rhN02YF6Z5EGKFyg9QJfAH4vSQ+temcgHK
JPZOLAkQ1RrpXgi4mKIbtSLLAvUEg8Z5/JhORWQSjfsxdDmyfYOWIDQ1gwvoU066JmNVSZh43cf5
6xIpn4NsjQF7VKb/X57SjCij3UcrfZNGcp8h6UxRAeq8HWHMYEnyAqCHV3JOYJSfpeTqFL0HUxIj
yi1oCQ9kZVSkqf/bmnq9mD9MyTAiSSCopyM/YOJF+sCCVbvNuvk0ItgIk09UaeuckSeVcYvd2bLH
mnkTMhFonCl5JC/M9V7kA/2IbEOOCDTVrg8f0L9S50jGifUVmyio5W0QZElHaWaKzgj6XWSeeHRj
6LbNIxrohcNhQrzBpflsCJXARjSzd5WFUaF/L9hsP/jKgScbJj8D1G1wp8NtfL/S/x+8aHxKBBoU
o+Vjn1Wt3hOhW9lm9VDr6aUnp/XyeFAkluwo5UTkiQCS5zEA8vhNO7ZoTStKlxBRcsDMPurFkRNv
DoHtWpf0F1rI0Q0eNQjtN7X3k06n5X/zWZJed4hztUc1ybEZ7wr8BrvdNkzUhfg8PlRc//Z0ko8P
Ts9J7eT+T/xZBqFffqYZGf012mNj3fkchIZyT9Yp4sfJerZOKzPIPqi8o89dwauWNd1v3cVJhc17
Lo0Sd42FUtftvCJ00xSOuSWasXk1S6wv1wMmdMUed1pk7vAbBSG+ZBgvbxQus7x2W6NfYqttRL2z
CdEyMkgRwY/5t2SPJ3aoQP+mppZRjLnshpw4BDJqNiZ6Rh1EgMLtKEkLjiMwtfFEjqXc45mB4JQG
+KuMy/oat6jkarwx59yU8ZjfLjC0AnhMKiURvhwyzrOVzeMVjNCC1mWqsQyj3Sqob7cErKg0unLj
K+SKhHinkoJbv1VnphCFhOP96iK3jVSuUumn0Q7oMGLQUa5AFH1TTWNBlrJgDRUCH5MOMkgVR0Hx
YRsVKOSCAG1oH1OL70oSkfqev9vmKLeJyP+ujUvSDjpugRMYG4pVZ4PJWrJnn/haShVGJv4IlJ2x
9pomvRyG0SIm4LLXZXHWunnCqKHi/Hqlm2N+U+KVi7ylWKRtSSOjQGYrRLq+E++UbsGSm1qEV/tf
POYSOA6+ONjn4+9ZzWk1H+jPkzHhVDmejpIjipQ5WNLH3+zmXJ/f485sF2XYFs+kIWK+FO68/6qx
0GGQlnkDpNwZ2GHpD56aaD2Jzw6pmuRsGWu3yX+OP8V707tGTl4JFZLvlCvQ+GxcBLo+DvVy+V9g
fna655FfJ5N29iDXwVD/6ZO6tPQmmuhkKhOgmcaFwuLFFXlVmr/TeCERi5mDelof46FHBa5p3nLE
ONeERxtzW7hCMcvX7H7N7S5PyvMqcWrZVPdIB/4VMIuhT83k7pxx3OJDPC0b5b0fx3T1gCnJ39nZ
S3sEi2MMAz9fgmumR8lFakF7vY4IGEB/aOVCkQwnfF8lAy0uWpyaBsafyowTAjTO0WOX7Mrs9/1g
9TmEreBEgZuWchAFtteEcUdl3XxBvTKWUAPao/YnB5oWHjmiLlpFkBbhcdwIHDIV+CBWWGQcO/LH
Q1adUt3H53VTA37PEyYEaEq8MVvEARGZhdF+qjOy4T+NVU/OsyloVekel2YghTZKzdRWR3S/hbcU
13+KCZ3BRAKl6czWq7VS5Uv8IRO6Osu0GixqQHtrEeNofCdICb4Cwow/6KfYHkRTwg958slo/xsM
xyLz2EasRYmJOGbWUckZJDouVm+KmAtvXQVxIUdLFwnRfB80yOe6H2kw+Ban60dDt+qNWp0ZuAKr
2vz802vzbkA+n4mQc1T2HCMOEtX/XNZ3/vZsmSlLZYtRoM/hlosTPM0cPTdAzup1QvCQyfkTW1//
p99qjjjZhhRZJcdSUgmZJqclQA+xrb23CAD8YKn7Q32aN7SyofwT0tf7zh8omvOZFK3cvpAmHOWj
xGuVyTNCoU+ytpO6qsVN5eUvkxmNGAkNBJnKxWc74XMh1D8PQGK6mwogUvl8v2pY506PlUotOcLB
2dBf7QMv1uQ+jUlEE8zZtIRO9FahoAWO/yIrKXHbcL6YvG/IHgUwmnCTRlNK3B9D2iATgOGvCXeU
fDXDlkYl1WxcPrslWDp45lj4yh8pNNV6teZ03DQzF9oJeCRT39QbFOEMEVcy2ebdP+5hPRttn5CI
ORfPAoqAC1OO0wKiZwwPoD02uP/TM/3zIoB4gcgdVAHX6ayYmMhFwim/xOGg+OvQPTVR1ghBqs05
NNFJQLzrW5f5dq9EYyzol91al4q2soZj0tUfX6IO9yrWCIP7Uvh4pFj7k/K24w+4LMO0LhNmE65f
8dmDVkki1kZZkOFrf1rdsV9KLWOLA9PBUjpKaNqDgnCwN3MIDvL7UJwJC8wmpjXVEixSMo9aR4GK
nBZAfN3g64lIaKWpCfOKSsHq+O3CliVs8Rg5ojtQe8399Wv6+tRwPJljWs0ZcVAsZHA5cn+cJ7EK
XMh0CHaJfV1R5aHq6aW/RmrkDotAUyNMXMapXsjQ1OyWSFVExawO6BV4NGY9iyTogGoVunxOVAbh
FqA+BsCcXbOTueefSiAsbKe/BK7F3J48bTPmwQZxnbO9C3EHZpApr9y9MDLalDNE13OC4UnddWD7
BnKcgdaz7M0kMNdcyfl56Tnxo7vivZObj7rDU3UVEp4ZO70Jxgh8+reXFW4jCkpq+n7l7g8VaLUR
pj9mRKA5f65KynJuzZhuq3y8szDrl6JkQ4HqXnud0YZrAlZ43MgmoUrMcBqvXrT94PB9e6PGhg95
zcWRhs1tmoT2DFen4cJ3+tagwpp9K9RJNp4DxWJp/vXZZpAcISigMylMDhauUZce9lsmOZ6SMR+W
S/1jnfkEQTTtbouwahgAy/vLMyXfAa2OonQ0YflTdTfYGReViXeemQ7S1m3ZSPnN6t3kV9YVbt+D
rgkdBXqZAd8LyTcBtVrQMp9eyb1opGa7IXZ036xBy4jn57IuB93vhau0c8ImEjXM7jkA7CQ4kVJl
hv8qxYsxaHIo7vU0wOeHcLKwOkaFuZLhEcOoG7R1rZRFzSBh7cJ7JDL74al7rQ8GtMJHJJahxFZs
SI2v7YvzDfBSmfFSs4E6Yt4rH4LDzQhSN4iNuKEtjKhICODa2hBO7aH4wfjBdjpIbCWbzr+EXxnO
6PuAR+0oh5Z0jNEurGtWqfR46LREJAytLBF5UC5kwJo1vWcWIDWnng3tMlm4bK9hpAtD+Ad3KIRt
hwkqfErsEbgYiTXuFtRs6Qp/KoepW8u6Qd8VMStcKt3yEut43zmDck3yFmaoLAB0uR1vFfb7BECd
QiB397Ztr7REqhBo0gLXy7/xnbNiZCzFgaVmfqqroQhrss2U68GFPHqkKpESjZlSrBpy3B6JPVWI
OxkqBM53HUO3QfFWKnnrbI5X37h35Cl8Kk5nD5ePXPcMC4JiHWojyC0Fh+Ti4T1P8Xa3p4g3ySU8
E+5EpUNBSAc/p4sMmFD+doKzbW0daKDSGFSHzxCSDI48MTcIIFEiivicH3e1+jr7dChuFiYxJjxO
su+nk+DfJw77WwC8PCRLT7xjvt6ITiUBQZQuZiId2yjvBgwmZ1N0aGa1tHVfKI3aOGKOazmJjBeL
91x4FIJL3ydtT36c9zxOfyO2t3pr7dV4znyoWqoJ64ZnS7zlkkQSchPf3T2tluNUgRo5FlaRbNJ0
vpXJPBYA/6VI8W5kKiyb4yzF6XWeYhl7miX1TbqDgjgH8BeGnI00fRMcqR0qDksektFjwJkh7VgT
MsF2tdvgR8C4DsAJi0lzS0ic400dMVZ7XAKnoKyZ+2MFSWlxu7+qeKhkBzy06bWpbwdtmLUHbF2f
DEUfq5//XAwWg+O62wXgyQZsMhTy9LVaLDhz/pf8WpwIU9ZryFaT+2oxex6kzp8YFXfdD8bKIBRt
9kvvCSuaF+S5/2hiTShlea1PpC6LyGyHb7+HqqeRqg/vYv1AhGC97obY5913WcqrVDKWaGzclDY5
Rua3TTh02e/EOPlFuIPlQXUWAR8ZOuptjtynXlUDo6Zs85tmSdAgcHdGs3JzDLMD0l8ehpZLq5MG
eGlLUUHiFTUvmN3ef+CbYdMA54Oc6mzTTm9jXDKPbhEnQDr0NhxDLisCdwZ73R4smPpL4tdzIgnq
weno40JK48Wb5o9Ki0uAXAKGBZjDm2XH+Klm6cqH4gxtbZr8Sq9bPWlOxj1Pp3kPiVBsXfgqlJzo
Ww5F6vPCvKWNahMwUDuacqMUe3/hIGrP/ktQyxdO71WxEnOUkY1I+mSIz6swSFVU9B1HO6ZbV3xG
Q276gEmkpXkoEQF7IM6YsevUVXIAD/N4ffFwwYhiYxVNuXLHq8KpwpcGZ74X4ka068fT5QDo4QLh
dTbMKPnureEwQYOOwSEz88LAdKXpzhNVzYkyJeyeVR7/4T3MViWtmcLQB2ALJoJKA+fxV+/sI/Al
MwSqOiIVW4UfxsUS9cZ1vMqA9NuybhOxP8kRpDidlD0T+Od6s4In5QwHat7A0SvyGFthHI9AUlVE
izRch+zk5dxeU9DGnXUbMxOzi899Gif9F+sFUbWHKrnmiOBKm5Ig0m/LrSD49RmlnE+h8vPHZIh9
Jcm1Xo9KZ7M92olSUPnYdiOc/x34CxPmEQGnW3Nqf2vsg+9qc7CXaA568TzMjUwIIa7ijuvyOJPu
ygCnp0h0DG2DKSwlQcOjNL9va0YyAjy+SqEibNIU+x7QvttnqXgweKkH8203dBatup060CpULEoq
rpWMAJCcWBWfl6xo2Y1sJCqT3cr0J2ThEnMDcvJP5SxoCAIL8Dvp0IgvGOEehDqxcyWT+gWLD3e6
2EBsfUwWXTL1VB+vpnIiWppJYeB1acgGeOqvw3+XNhNfCH/EgwSMXMPKFhnYIrKHFPn4nL1w21Md
322Ymclgm6dNEsSdVxfs4koezIo5/9cnWF69Uk0ufyK53EnhIicrUDLG7oqG2+h5H4NBfRRx8cp/
z/W55M2hVQArp3wWRRdohVekh51EN9rj1x+VA/e1xaf4cNgaWYlTlPLtM9t/xqf3rcWm82JpCpTD
a50xi1m6eF6xf1+3mrNgSSZgYKDDzp5lU99hVkXp7QtIKypSPKFCvRt7MPQEWPf+zExri/wM5Pzu
j/F3oDehTocnhWHcZXGrlvyQVvJsD+RqKIsE/05Lh/IGI9r6Twgr9pTnH0FTtW6U9kmd2wbwOqlb
s29gAdRmMZAi65mvLs4BJVttUliXM9ozC+mTTTyS5eYvZERFKwo48h3o9b8aV/qV8pTdMT5RtYow
xGeJq3FQ7an1q4BDJrBCbuTYxQImgHCtuv1JgMUnNtkd2ybJ6Jst7xI5z+QJmgtYz61SIOJzAd33
DtbMEOQmGy6uI9L/RPl9CFECz6OtoTqM4LzBXPPC9TB9qkVrA7xd3F2k4jqOCcEqz0eKzt+1w4jm
A8EnOpIfishVzHlda0PuXTX4KZbsuCw+qVfOck5B3trbK8MW+8iQM3vDe18nd9xWzbqQs0Tv74o7
1G9YNvdnQ5hsLTrKCzC5bT0KQAxS6QISJ81TLlxyCOGELpYn7nGEf2fLUCO+k6P1FC9LjLl4pc+5
9uqfB8i0SCF81akLffnKfXc/DUBNmFLGTOfHar8me9wwqBH9trZ0SGfu4rQhlYl+pg/YE+UB9qrh
PKbN7vR695aHh238rC6eFT4PbeRYo9Gc7hnbslJmWTChHporl5+tzyfngv1c5gDUMthLQJnFPvmx
BHqYz6Y2sUlGyb0YFtTYgKg8VFXoiVNuFXVDVr2vohA5m90+3UOOKNdj+s7PJN5BS7gw9aobk/HC
aCNzgWsIDaM0y5gHLABN/aO2Bsf1Va8sd+S3S/LDNSkktDhXKONPyrW/h/PZUQv6a0eMltDW4TXA
hxETUUToKsVwVQcPAdnWDToH51IBMSuzmC5EHUvCivqjlcXhkKjSGmda4rr5nEOZt9u+BGd7XQS+
CYGVUhNw+ZPQ3f6xzMDIPqZpcOuuO+NEouV3eGDxM8JdNDUMIrtTTa8hA+FS+oruYa/ns3HkkUT1
fJuzhYMA3WRtHSwi7DpWu2OMOyu8AWAZfJwn7UMH/kGNHZd+Bar/x090vtwsNCYPpRI3z+POTrTx
JxH0dMdKFSXPAc3r6uH6S9LTldcqU/mncUe8v8BMff3IBiWS/By0mhC63Vpkaj1E9VyW3MVYT/Uj
wV0KNOetwdPxLtPJ7aXbqLMGIjnCCgFq8HDvBZeZpzl1SCYy6edZPkB+PV1rVc7Hbih5csycPU1n
gCqXtTpZW0I5/CCg1o1vjb/Bd0yoe1WSfe0CYXX/7/essUcTzJSM9o7NeKBMZDNa8ORO0qwmoNRg
/8sVusGqkOLj+B41JaFC7tn+lkDoPKejLLXHqPOKF/gfBqF/I3qYEo/uj099A2Ix5rJrTD4TybtY
tIBk2yTYnM16uqpQSMHMl33S1YZifIyxWXLzSdoYDfW5tp0pEZ1Y+1Y4LDv8VgLF7I7vhTEEUDNl
x69qRfGRA719HoSN1rHD772HxzXxS7d39uQtbDfxfcTUfH32r+oFhPTCPvR2eisYTaPPg8rHzitG
c6ZMzFopGJlaAgP/o8f9ymOyApKBqM2aScI2IAcbHbcxhSfzGcqx7p0jrtCDjreQcWtcpFvgG4S7
OrB4G63nXUhXB2hG7CSsflZS+urhgrNw3GaYOMW4yNOuUknUzEaRqO53hCqkSRHfVwDhSmjLEg1I
EFbwUmCrm52Yk44WMc6eqBOun04fBTBHRYlQp7wTav6ioKfuaDakohsmgln0ahTdp79QrsTem4Ho
VetAuqF2tG8qmt5exdjvR8r2m2JNRlWWbELKkuDwz3nKFSISykm1wdn3PXIZDIRcEp6wMrU2aSTg
hAPmeUNm/rU23IWCVxZ/N/1z4uAyekNRn7WPrsdyL7H56a9N8LwLjyc/tnkrlA7KhqautS+eMtLA
eEEVM9C5NSeb9HPiVe70BGZPZydAXFnbTB838Hdf9JPBULOHRztZsx9ud6rTsfLQZhiFRJA8P7RR
TFX39u+LhvgF2ead2YMDBRPVLuwdb0nz5FZPGZIWtVoR/4qQCNWIaLQw+95kbN+BIFcdPFsqnpnc
UXreEBBlJZBy5wNGqFPr7LP/65DXWVcYCDtYCpSXsf9H17J1IUquJMxDMp8BWTLvFQTHnYcCAoyg
AOq1dX3CmJTN1SeH9OrHGUFBPLkWHaq1xe/wOMbshQ0E2UVbG0Uq6fY4T4rHGmdjnZIY9+gzUCpg
6WdhvljMh588Dd3dIYFmBqRafvnXD2ZkAyNptiG9Q2WIqGE4F8m1DhSJLTogezpSksjH1YRWHaM5
MaeH2b6Fi3BYOoGWoBDjLHi+gLPQu2QtwMnQeZZEsM7JCwfj9H5oJb+/YFVt8/nX7NGJjJxsZzBv
yD/B2nwGQGRXoRqXzKH4T5KWkb9L3Rfuhq/jQv34O72N/ypwI0jhTFXqsUOzf91u6dJ5c6RBsg8k
sA+opqy7ayFIyR/jq2R+DSxymlAAwwYsyqEm+PtP2uQlIB6WGeEksgemSjFcF7sCxPH49Be2Ffdv
M8ZDM7hgtLIsV+C/15hI4v/gMY/XXs3+Ow5QT8WAfN8L5Dlo2o+tNsf/Wlbrtvd9mISWo5hylPqf
u4zXeBt/OgPp1jiuSPRMrwX+1dV1aZiF9+EwvabwfuCyv9pzT07q8z+iF960ldrtLeppTpALU1O1
GcBwqcJs9iYOMJh74o/1TJCyvVfooFAwmz7KlFmVd1l2ACD2W+ShrBtvvGApW73ABT+5D3bODgMx
NoSiQIO9ux1I7JBcAUY8Ods5ZxDUkUSGkHN7LguXfQ4VUVsqe0AG7GDZAlGtO2N9AdYFeZ1lrSBh
dkHwuZKpidQNN7xcd7lCnVyh6uc6Rv0KFTH+mO1KogjrPz/O2jyp3ZwzwXi/HamCdS7AnNboFumu
K3jNvmxj3GEDjZ9L2VAZW1w0y5+G9Q9LinijP9PPskFG8alwWZLJhkLh85Wgn2G1KoFZ/c7p56UR
cIcZ/YqmbgvSkvDBPKPo5TBZPlXBgtMuz8fw8Mr+CDv5SezQ+pxaxGf7m0DpbZT1tC07Y5ecyOHJ
vix3MWSNLHkXyufCFpN0Rm6tx1GF5jfW18V2Uy7oVS/ns0ibmEfZLJ/zHS7F9+0SvBdXSfOwxraU
rKWTJXwZpjM4mFolaYKEDAI6ORcb/vGtunLnClRNvcJJGeYtfJyW5zjGswB5ZqzsCivJ0SCneHEG
+QJgjEH+A8IQB9msIZGNMvppZNRSCbv+s4vSK3KhW3vJsS8Dm/k1pdRXRj512BR4++XOTYK/++iH
9OlB2i09JFGzYTBShqpVQYgLnst8mw9BQL9dtOJZwYtjM8FigZpnO8Qop5+YkyRdS6+ZKFi/gJ+g
sxAw6EURIX1CPLO9myMMmh1+iYDeW/2ILvDa2wfV+MvleeYPUoXft6ukkCo1t9r6tgP5IXO7tiCl
/RyppO6sS5/eLgGemDUII5CR196iesFwYFxJqxnFED4K+ClIo55WDBTzEBgZj3S6PHCiF2w2g91n
G3MLpbsXQDBV0nl9ITSDColVGy0sJqSdpvL5vHIl5Ol5AfTubdzekkngbJjkqM/4imeu6Vjb8zVF
MHm7CU28OGB7fd63uWXe54lUHi0PWWxSpFloGm9ozfCvsDnm7mA1AI6wxMa6oWDxZ07K3ddwZXWg
tj3Q6Eqp1ik9GQN+5TCy8TyAis8ICcbwzX4E4Uo8HJNkpFJUOcurfHy8OVxL8IziV1w0TKBMZ24Z
oyV4PME7AH/OfipvKXmBBr4YqZJya9H8hwMx55jMLkAtzg19A72fmprwQij3+nvdaD7paLUQsMVa
3Exa9MJdysGaumnxzDSgTGnr3TE171nY+oOuZOQjxIJtUdzJFh+82iFkLXrZ+lffi7CdNOEyapx1
yq88sQOEZDRkDTKd3ik2il2Ak6bOCpXU8W9thkPLwTV5ENkvwngOyVKoEu9+pwvdadE0P/LoYAHz
Tt1WzOWko7dX4bHXd/lDGLN9E7Xxx3MckAu8/6PhoIv/75DdpfIQrvfdONXZfTkUj+XcIOGlHkjn
os+vOlMNUAt3spWZXPA1AgldLBVKWenkcU2DExYBl6oYSTLIEmcorB+s4IbqPAUQxUbX8beL9Tfj
3IdeyyIOVBnw3K0meYG/g+rHteKGfBkZbiatOLX61dEGU5Wu0ibKDuvBpW36Dli7wiIG2sG8mxOi
h6mLXqfX/bq6HLbCxasZEPcBbbssrD+IwvZO0q9ANx/NoEN6A8jyamYlnhxle2oSMhqZz0uaUs5Z
6OsSDuLuYApEbbMpR1qlnlCV/LgyLwBtvssWzqDa2jHcHNGMc0eXKVxMXaqs2r568IvC1Z2T9yxz
tnQjGZ5ivsc1SX/OzgYyRH/djtyvdkQncLBXRKXbCZUqvtDpHJDcDx07wzPWfajm6cvUTSAw7/sD
JB8SdfyvGo80zlWaKnY0uO7j1/E7JLgxcLG0zuwb6npyS2o4usXS3+kvhDKXIHoIuokebfujuRX3
DdkEsYucnMyVba5vmKsD69+vf3z3dgIc13X55NR9PBV9HQJfR9dkgHLj4QzImf6DqIPbsdzWxwSm
g1RMn1t6B7MEBC6VzTJxZ/69LlezLBA5QPifrOYPOnq8gwF5asIbuJUiPGF8pkS9c403roZEBU1i
oMTxyLSLrsmFHUH7sfc4+Ps+maSQdOLSsSEgL2K5jEX3Hv5Eugz8B2aZagHIFSnySSPdeAHwzIAH
feIO+4fjzLpPtgI+GCJihB9xYwN1Z0bGSF7nqpf0G1fXfii3kqPI3GaKHnIoIJOBkq7p913dpyM/
fuOQVf9XeEhUM+YLaH1s02jVsM8pk64psits36yJ/ZaGQRhQt4bpebc8SpHg6ndkfQPj21VIQnBt
GIBCMvg/h4rfBNpTeeFAgeBO3kCvbzMwBkumqlVRBxsFXn2/miFQM0bTXheq4qrzazztQEb4WTPQ
d7ARGe1TvVelat58vdIamacv7AMiizpKreZXxJD24sPU8E/KS/eNbJ2oqpeTgAZhAdhRF2fjM9mg
u0zqa5/5j9FqmjpQtBJpFqHHI9rwAwfQrfyb/N5bM4HxubtBwWm1N2QKfJtSFrnVwWhX/BIg5F2K
XpmXz3CXj5pejJmINvYQ3YigKCbBK5qBBuHR9mDRtW0h0CNvOL8ftjJPxKzV5Z4p5TrRmnKHor+Y
9fWdRnBDvs/d8F13njUs8gJyDfBkwWM2cnxV4/NFZLBOnBNTXzCVLVY3hD9rXN4hOeurp1KGMBST
9e1UDJ3WAmwfCzRp0Bjct1ga/goJfvE3YUQRXhcmWVE3Pr2hpxpRM+UUquuswsb68yAs4ZazsjBZ
juuQ3PJ9KQhCdna+Ar6ID++uoyAEqeSMuoicUtc46igda8qMD2GsDZBmocwRBmnyq4stAen6eu37
aNX9O/wA/Nf/x0MSshPWWl8VKUEm7ubDtOSR63ZKT44aU4Jr+usRtervGh98OHNF6QRNGXMpKfal
l7qOu1B6sTbFH5zKoaegbjoDejx9bhEGwRD0aHf+ECyv74mgMgV02tcQu8xLjOvKgl51WZdn2Vqi
O4xYyw6pIeyBS8Hxs96ZVPLOch37565g8UrtUmc4qr9NLQc6+nVWHNI8yrtTJAUlOjmkhFq5O7BG
VaHtn4TjmBy0gkDVfx2mZ15uRIQcesm8nPSyOw+5yzPRsm4oGcrKDF4qqA4GuA5Z4stqj8jvV4zu
1GCLhMG2L+XaGamTPpIW95RuTXXgQ+NO+xVandXhUjxRRSGKG6cRN31p9JjVPstxFK9fWZXoBOOM
HzR1nBKTegQ16Gq1DNVd4NVsocCaAxL11JQ7zM/ta7HnW2BrTAzCtwqU0ZiSSwzphuVZjYxy2SmU
BY4pRwtVIWi3e/hRlzmvRRD+2pQvorqpyNw1MKT0sdOewPh5BQWPRrhGbyvVr2QAFPBYeYekRJn/
fmoKwvqvupsienTb+RzPn0vhBFQiFHoNppaQSws+tIl4CPf2/GSTn6Wgw0Az9f33QJcZWgW4mJsr
hS51S4TyjWKYo5IsAejeMhdV/GtKWPZz2P9CUfwWdl958a2HIncjbwScMYloOQLk4VQboyI2wvnT
xw+5hWhf/kqdN6Uq6ehM4EeJBOCyc5ZdcSbzzny2a2f3Bllo5l0gmEN1nopfpWOp2cyyJF61h3Dy
GOr5W5/vGMpBO0pSv+kJON1kthT3Kv+rpcj8l6gJp9rcAlR7XKBgZUnJSQ3Wo23B82kU//15b6vU
tRTQC1KKzyqeYt3HrRA44ee/s1iBM8VIjswaHYfkuRMLI9x9eZcbG8SdD3xnSVGNpL0TIv4Qr/0s
nk928FjmJ4v7r7TQs8iSohCFuoGgF3KuhfHtDEBqytMBPH5PVDYemk3AkYbjmyRA5hBg/l0FOYIH
SpDlS/i97EvWQBAnwLLrbBHLbBuJ29MN9nz5IXjyIkWT3WUMbTp1TaZRQ+43tmyTW/84CqJKbFLf
1rvZGT6R9PPujjxYijgg3JwtB7AspqPl+LkPm0dm8dDjOITqslUQ1jvMozltS0qg/10EzV3hiFVa
Bz4PxWZYPN7DYRF3tUcoTxXXTii4SHRgzXXXcOXXCSlo//Wg9xmu6Cv5faO3iB15Pjf+gyp9rJSu
y0UE88VyxsOmD+2OAYDO5y69kaiysFy4DnjFw9d41BWk0MYodzqiBUiXMYbiGSaI4b5uAxZMdp4J
WGCyPwCG4n0g32EBWzNRCnUy6bWO4gFEHNreI2FYe3vzIrpADJ1siF5FPrNQbtB4sNpkJolPkm8W
20Q29G7axPbegCt7JXmgyfvRCnhJo+8nUTEj5z4afq1JEUkiiapQfoCzTnWGRIgp2iuZyCj4p5XB
ZDR/R7h6/bqht5paKUWgjqLoI5t50Te2JBQhU1sSwO4EiGFdZ1zemEmtF67bBYcpqechJ8cP1woy
700Y0+QogkWiNCgAXvJjiVwYtDA4PjcwWrjb/m6GlhRSku6kXem4UaZIVahOCr9Ayp7otCJz2SrR
KPwvrUWxOnnMkFA9+VzErNjsqRpeZ/3YkqRwd4dmoO923Aft8tZEgh42hals6PSMb1uPGL4YYH8h
HCw5SFHPc4CN/sQDcXaSY0CF2+oAABsX4jZM1lkChzP2aZrMZf79m645OFNBqCH2IixZjTxgII+W
G6cyfnQ+0IpLVMqzi9AlAB1/plBR0ur8Ir33j92DYOPXrAbYrBPzZ5xKWkEfDJ5KqjPhZCdatp6W
M+WKQj+nMw4irMx0FlRYWllcZTWjl6Ox6HBDY0w5pDDn+Wt3ax6dMEuMHt4XyO4ASvoHoPbue6SF
ZBTzx1ezvU8MssG8NyZCSYToDcoYShXl2Te2W+tG5g/5MGjAvSRaGWhcLL2+WbzCdXaarYCvmf+j
EG+o9EGg1BprUUgxp56hPn52+wAaEAlcckYeYZgt+3cEbpeKo/7X6WI55Wep2mntxQJZDnGufX9o
nWm8qM5p9QxUhn7OSIGlxPXWCOFqgGa8W1A7RFkIXAhaUuuIQYAlaNEaGk24oPp/GBdLQfMWzyzi
oto9KTfwmZ/GB80QU/R2UvPib1ewLxpN9/jWNpySRqUMbGabQ8LCk6qCWkWRa9ig/VwyNm1FJl9l
AN804NJAaRovggUm8UgIT4sSPVFDkzy2cMeSBUWdeC07JtX0fnkMZOFXrPoCKA74vV6CeOBkzHrP
GeeoN1vBb0geYhBAvOrC00il4A/78odd70POs5lqlckTBgte7DyTl4Bta0923lWin5UJszKr8jco
+4EEmcNVPtMCYEJv9/nwNcdOj27m6zsf8yWzJBjfekJXSTjaIpheiFXfNMkFOOVq+v37Ga6M7So2
aQVDtgz+z1PaHPRrdqnNBlA/bz7Yu9djd1Mzipua6u9zgnSdP8u1OteeCQVK525xhRmA6XjljenS
Y8EFhbxYssaf/cBvKqufLn8b/qX7RFxqFeHix6JqSbjOcsvuY9II6Ms8HTFI9DSw4Bwy2Ns/e+Y+
awlA2z/6GS9KFSDJpZ5sBUyAIBtnr0wzgXTrkdjPrQ032vTbxF/u1/4ZUSvXifO2xBcZxpQ1TV+P
aw/mm+nwdgDqHw1bVcNpSECMYpz3Kan+rhB7KwNON2n0IOWrbs2NL/zfW/qSIcv7ZEzwsvrPVe9N
1K92FwnSVpEYf9hoVxlVXasJBB7EMiI8iFSAW9dN0/C0vbd/FhOENfJ+cnBnBlo5sQnrp+0/UTt6
spUPam7LslCunprOZp4ZF6dXhI58OEMQTiMTvops5UQd9Pshl0/PEMQXIeCfHtSLtkb22vm7K92l
wKkMGN/p2q0Xuj61tvGu+oR+d76S1bLxYYD2BfQXlwPVAK55qZQkpUTS0gdcAEC33uCUwxO9syk+
FrXOREsArRfmyD9xwJDjwg/xmSoTnYOtiCvtw+oyGF0PNlA8JAIShFBDiJW8SVIdpuFc33Z7fpdZ
FqWtqEyus3te7EDnGgwrwwpZuydRsmxbL8P3p1E33/bB1asQuEa8ZSsEasRg0FATh71VHFie1ng1
hRJ+NgNvvw9HnZVrckq/1tDVKSf3OASwi5Jl9uH67+8muqk6SP+V1D54paUTvBKsr/ZEHdjSiKQ7
lyNEFwepXCPtong176NWyoHMq3O5H3f07LQHCVC7MHCg7aiDMCUdqhkXPXDvPd/RiOVHSUqcPdt6
V1oKHwqGNkpfiNGH1mbd12pW7iwZqLD1k8UB0LZUAg/Dw3eEwyKGbafWXl77hSl/Z2a+7SdoXdeB
zdMmsHMnyjbIhT2ajyRQXiS7Lrpj3G7Cx7ymYiYInDaOJ19wxLtiM97JP7WqdgRNgrm5kvTmlenw
8yYGXKxHCzJioLpScCJnPJb7U5ocIjeqhmrdENOFyWsuDHLs8HPa6o8H1v58QAeLI2iXwiUNONPl
5ZnvEtCoQfIxFBuUnPgmVVzqL+smWfOx6WEgcNDlKmYTv4haL0S7w9pwbBLgIQJvjAVfNncgHHcN
qMwG3VE4l51BlsC/pcCe2QbRSQcFlBpj4otO/Ri/knhS21A+1krxTHBErrkm3SqjUdz7qUUVFCor
diFCKINh2qMYLWeKB583BVk7u6UiUsNK7hN0jNXHRkBNkKR4iae2nnkucwOE6HlXLvfmi4NKklv0
DttJccsTaVpguKtlykIg4nG2jwS4rI9QZt/Ukl0UAfd4uh16LCA2rVPxwbPOQaNrryXXytm+MG7m
OnvIRyEHyxlbIsl3DLR6oj5pR6KyiSIZCGzNVcGWOVkYEp3sdAA24gD9Jn0R80rfQalMBqugEfs1
45i2Vsu/P0qXnKHzbf1jbXdEpbDPEqNIqCX8AGycOnMfitVbj4gMPcstj6OGnaXqAvDjKlHBCeN9
UZTlk0ENI2Y0+eICfP1oYlgbeQiIV9GeHvON8TGO6jIbiy/nJB4aAiDtLq3hdBBKNut+EQtQxXM6
xCU1u0tNBshIPxQlOwnH0oqeR30tMHNL5GZTFojCrCu6Kg8odieqdyzyIkttby+dFutzgO6VOnc7
w621zNa7WU6evoJWl8/8P3MM/xzEVlxe/LPdSgotJe3mTJCPwJOt28KkwacL5uoLcQrasZeiXXaM
gMujIk7AAQpHCyRx5nS3JbDj7nUx/11Fbx1zjay2vPf6cv0WBNK6YhvAdS4nZV3YoHA/Fn0a307+
o+R6isMsJuVHgvQyIXzJxj6ecGT7ss4SCsVNGa3oUEjKPtdEcVKEkZ/BrgGmQyJ5hu8cYHdc2yzn
mybRGPiaUSHFOtfEqm7YHPBd6JRk34WJY4OHZJFkQKfdKdCvonrsiJkPYYFR0SpkcmU49ryjc8xc
3drgM+Rj2bNAdNd8fKY1OoCLEhvjSQxQCFApY/CgDojc3Y4nUHL/PsFPLvSKsOCS4zZac09uIqzP
QTiCIIqlvM5BHWhGvoCJAQx3UckAeXwYvkWHiPDhGEQdVlwFCMxHr+OeMcyvpsgKstHrsUzybddo
IIa8PRoBE7/QWhLig0VRbZNf/nqx3MHbVS80gPlyunhrjviwjbQNeLvmVFjLZ+wkyJ9rjk3xgWof
pZKZI0o3j5TUYgddsIGbSDNi909Qo5AuRg9oiZl0kfL5BYWWLGzQYJLK9Lw2PZMqtt7vVOJZE/CP
S9p8EeHbWf3xgZ9uqbUYMN5qP8XfvNHuza5drif1ZGsLwNl0YG7/YChP8yVwiXsLVkmOTA/xDrwg
FjTWbuU9BcQjO4jTqDH6LsSqSXGZrGu2xy86N/NcUDjjgDl6wGLfRgrReHs9pM0aXM+Qi6jeJ1JZ
HCs0lhitLiJmFeNZaOQdln4ddpA3MgIp1XduI9uUsr+uuTkYTZuaTGIw+c8WXRIveaVyQsPqQg+c
2sbNyM34ZwhuMkKS0m+h6tvPIR4avaDs57HazdZKmzLfFIJ1CEj29oxb0pLByehSlaMS9JChXt9t
nnBEpyxb5UXxbhd15xbdCxIRgRJoI70GOCGZWGUeQ0Kj0/fpyJPqV4gsh9g2xNk9A/K8L3PYe26r
Pz2Z13cuUQdH+balORo8LhQsS+rEdsL5hDGBcpmDoxpbRxQWWadis6T7aSYEI8Sh5SKw+9JSKzFn
oi67f+3tUou9YQBim7oGk6BhcyXnv5XE1u41ydAW9h854SUdgtXs3wabnibgdP0iILPYYNhOe48e
3RyEzqWYrZnUVojFeTJE8l6+k8qLQM9KuqPe9Mhv3uapF4hTBsPvMR5ofO0NvOPw73lxeFpazjRi
G4T2eV9l7bBND26ssy5EONPBE61YX/+k8o/7ugo4KbE52LUVKuUwABs7PJgrgUVPZSmZAvHBh1Kx
3THjI+Btkf/iiLnN+76nB9sS/3SS3LMcEVg7kh4tbLCO82uMMrIZrM78REbHdzlm6TEIjf9DnTbx
er3pMqESMOC1mhdqgUB1iym4c3vBXOedEOdxbBzh89aWnDzW4H2wCpovPRNbCf8MJYY3Eq3ANJE0
gpAJv9Pr4QDQrmYAaJ4mog778RYaieykxr5zjlaU8koDyu4VX9Knf3Qp8Dr9WLzKZcK3sh1iF/sg
iIuxnDRmIB1KIGPUcnNRDT/3Ut8x1dlwYQ+2EZ8RGROyo9VbM9OSmNKanbf5GWM6uD/zi9ToPLgI
ptol4AFa9bE5ZFMKal3zJ/5JD5UT0QTprEEfk/X1zJwPCzqVaiwJOojz/821Ektz6hLWTQSe/PYR
5s66j49OssffOODOpejTQdTc8QuY5QT+RLezKWAH7HNuAy3M/Sed+AlRRE1lndMW+AbwG6v5oyf5
rWpV1qhQoifeJZOGkuUcGAMhWkOl7RW5TOwBB7LCJ8MLpV19UwxU6d5ZfXpRtMJuO+JKCULcebJ5
2apHm33yXIGCXWwGiZ9n+WBXDfW26Aual6py1Q6N+MUVwx3ZVfpECOZqnDYB5luXO3RyCBFwEj+0
BGR2O0yC7MjY2DRcpDdLJPBUAA99xc24BHNmKiWwVzxjhahtIumkoDF/mI9NeTeVkWcDNLHJlo2Y
in/CHb2XaXYmpNo0nw1I24RfAIsavik4E1Wwld/jCrOKi0oszQVkEXBwEabYuYUIiDBMIc+JERBU
P+ZNf3rWRfcaGQfENkNUTqlaPpPQo+64omo+lh17LO5vR5LRRaFJp3QSRy7S6U5CroH/F584Nfv4
x98FJlMkhSbcmff8QxB82JvbFc3wkx9MAq4U8zEW0J/gZNh8Ms1xbXQbu2Aa/vnQ6GgnQm283jQ0
lndv6rl5LT16WSyg2RXyd/9DWbP7PvfMg5Fs2y2gUZ7f+hOoShG3BQh7vbl07nabDl0oyyjy5XAo
WR3eyQm3TBShYIXO1HRu3QEl6V+nA+wOcgcjdrAjj4Xt/ZiWE2JfCfdTz8mBuWHfZ6SL83jOig/z
cQGAWxWjjHRmaK2azC50k/8A0k/Qf6jTxKbW93VjuiwUJnKIrvNbQPraFT7NrsQKTfrx69e3qmIp
UaUFxjzBBMx0B8gsu07Jfw3pCLLwVnVCr3+KxklYgrA0Ht3ZfKRERcIvru0/VEqGnfYsSopFoPJU
9pnXoDtEBOWdx53QFoPDkx4KelkMd7jdS6IprwNz4gA1hLyYXiM/uzS/efRdue4x5QDsAZExp9TR
bvaKoDzQB6qB06DewlM0RtD+Y1xoCucebjPj+TKru5OeMYbgVrN9v/FUaD5YO2+uirkbAsaaO0RA
jP8pepM3vT5BWK/UUe7VOgStjCzVY3wEGfKlsk7lD6l4njwSGEll5UjIiZjbDRROt1d5/7ZtBldw
filM5XZqqxhbrEgE5mbaoiLhkiFKM1lJ+Bk704sTYx87FXgphH+vwAs/DVf73jRs0MBhqO520XaQ
u/Jxtgr3QhV8QcrmG9eZKIeAnUzpDMEMsuCCh4LmoaqSU7OTlZ9HMnrIOJPqvVMhnn0dhKv8ZFMd
Vzf1ViGrkDhDc+DEY6t1NSkiu/m9W039fqqxfgotxhaF2vjbWo2OHNsHfT7OoUKrSemtX295gVzQ
Fck8vHYRAmIxW5RbxgsDQ2VvRV7NRnWtn/3AAcbJUKV80Hkk9PVL1H/QpmHFjDR7Z31xYy7FQ5JY
yON3e4ny7KgaaXXs2gPWWabGQVhgQVmuNuVONrLHUSlGdUUwd/IeKR9kjkdrvgsd1wJyVUWUyn/A
e7wcpMCiplzzUWXWYzfCx0S+QFhv1pAZvgnk4dJUmhVBuEqbbSFCHU+cQb73QPDHN+opfyPD1RFM
fW+N1fdhvB5FnOw5er8MU9IhbD5z58ViVZKDggBesGQUdAywrX/evJ7UVtI3VVISrXVOCeFMD5QK
poq+1o2KBnnw77OkOkKR+jOmVzJoTr0AOOy1bnNKVrZ3IkW+MTkyCiajUIUATc1R6kzdj4prdF/W
oJkEmhV8E3BUl/aN9JaOFF+Ot8TKzFAzfTCd0vwCyue0mPC28xt08b+CTAC1K6vGyKtuqDYG+Yfr
57sC/esxGx+YxQ+HGlOxoIU5w1b/L+VX+QjtbQ28+a4u/y/MvBpohd5wIXanCgfbYyGPxuqpyOof
a6t0afpWwD6fqNrHb7kD/5Q0VRXjyP0WPxBTgV5M+fpi06Ncgb9bJi9DLlqSUAfkrYa08cBO3EUM
RcGh1iwLIok+wwoPp4tpzrvOQrufbCvbdJ5DwrFbFA/dT5bwqReK5trbJVdzusHltg8evX+ot9XQ
yvjpBq3IprGTfudQkb4BUUMLL0F4nz3QO7XYPDp9Ndo+pXn6Vh2lRmDE/T8hxDT81ZVAksyR/hFF
qoDZASd8V6h6cUtewfd2NtDR2Of9QXWTxa1T/+bHKZp8F/spRNiH9oNxkj+RyApa7QUkO6a7VaJM
gO0EX6WOUllEIWf8R5PkAqJO5mjwbU6u41Yr5Xqb6hsb4XDpqDE28SaFMQKl4PYUUFapyFwCw6+b
MSA4RmFEi1zPifSkAlPs+Ml/yM3yuM+8Ac5IuU1kvu8tdlIp02I+OckMyfF2QaBGLfBKJCm8DW6s
eqyBqunt0NlC0wszkm1iVJkBFiwJsiMW4uvPzY3hScUxEiDuP9F2nKgmhWTwJAsHj8ZgdxKvjAMV
up7FjyiQhYHGHrC2Y/dd6DPNp+F7uAt6QronUhHRUchZawMrLLEW7qPvjxvcb8XjI9vmKCenV1zU
IY3Q4TU/Bsm9G2oDVruvIDaklj9Mwg9sXAkT9pjlAKnPAf+4G8RiSFkEdymGaO5DJapxuZ7vY6YM
TSf9wSTmTzXrY3wxHSYQKzRe+wUbItf29sDdUQlv6DdwdVB19FnXYp+TrRqAszCn4pnrLKr/SMVX
hrTmkd04m8zMZo1fi15VGPIxx1LnhDNTQcYErdU8iIqLOAEN9nwwmHXV8pXV9SSmEXuXaeIK5yQR
IjLSHxb6zXPtYLCVY+QlAPjbRYP3LB136oEvYeTEx0gGVJWNHSGXODUBi/aAQFIGLLa9vgNEUsFj
3Dhothgtx3wG+fvqO+POI8DLXj5Ap9Ofx2lsIMzj9JGBYKcJxJspJElcWgP8tGQUeFZd3HyEZO/l
XiX7donHZzu3L7s10vDGMgTIc/6t8XUK5z06b98lVwoM8Qql6AFq64i//HLDoMwVFA57Be+dMOiV
yyDu17MoHsziqqAPfpcpvRwFd37gJq2nY1ffxacV5hT6gCzN4Q2VWUCOgqzFpeCOaMc/jHNWmt07
gIn9t3dFD1SR0+h0wr7fqAX0psKthoFXsVed1VSYd5WCOFDRT4ukuMC/HBi8DAnPZLe4F6pQB3wR
iA0LPOg80W03YCF9CU/qxfF4XpDgRa1KbW3aTa5pxvk+7HH4ozBvKR24EglE3fRDB7QyQkh1YPwm
d+gi8VkinambqS6tpPxqh+ypxsxLDCh2IOy8JJUT94QMqN9txUAF1k0lcQK5ebr0TVfhX4rPLV65
Fi9qgt5Ywel6IGCDxmJRdueYfed79vjydmHMuI94SwNxbngvtmZGW2L0fePQOYrPtomIrDZW68yD
hEI4EHyO/I1qysWHWvwnosW+TOpXzMCZpekGdwhM31AhvmgNvsGejlkHEctqAwSuH1PWgMu4vj+l
PvfpJXh7hSLuO9EXagM6dAtV4K/+oIx6GAOmSses0LvVBMVx6FveJ8gIhZjYOlBzKSAakZJ90Vg6
Eci3+IzT9rwKf8ML96iH7IWcnfWA1NK1wEn94jCxM/uiD/AG3hj0Q1uoRAimVyCOAsLRpr1qVuAT
ixIpA92wei5shkSIjpQLKl8aCzcQ4eyiKby3/mxvL3oApM9NsTmSgvy5i3KGvZGPZLSH+InFHWFI
ilDgApAAy8IFfs/ak/fv2WzS0TP0d/B3anb347IYs37K7/Obl3USw9Yz2vndNfPtpJNH0LGHNVLu
IRcvzERFswgEWBn7D/QnoXW6CGlt3sGNQXLkTLazCFivUPhoBxJHNKDerVfEVrxUoyhdSlPiJPJO
nyxOovLKBojUZ0YeFZfp/Y7UKQMvrJE13B5HhLDPQqBVdTn/WfP7I3PvYI24Xq4WnX93dj6/NyAF
ca6WpffbwOF7bpOECdTkMlp9RCV0r9K1NfvxPpN+7NMFpWuulmF7M9Li3lkBf8aBoiMQQG0uV54B
O3WrZKmjOJkYJa1fZUVEqqPl/fgJr3mz2l+IPxhYyosmM9EEPx281C9cUN+k22+qrDxikOisMJUD
saoKqfgvzWKrVqoQTEs8w8mY908p30J1lyqkfp0yoN7IgkpNnyPyr8LqwhU1zlhTxMul/LevaN4R
3S0a+yLsuCVfIQ3ysaQmR4q5vJf1xTJHbwaGe9692JNHLcqOcsA0Ka/Gyd8TJM+4Zlla1Copqq/i
Nh1XRLgkUyRYMGYQ+zPNPLGqjOo+1qvgMhdWXbqva12PPHjWYIK5/OqweZX+/6A9NKe1a3sidShT
WFje1qqY367HrskUrcPiRYqMPI8imS9wvqh3/8FeCRdS57EJ/BvtW51FLtVut/3sIRJYwa4sBbdB
wmp15cMPx1AuKXv5HZXWD1FtECnqEFQ5yHja6qu4kOKu62yeui1YTrGIspzqBpC+v5lYW0jQu8Gp
/j9Hh5EHAOyDQJtQgeC2nfU9ymr43edNvbnpBf72x+68TvouniKx3h6VJuUaQNMW/DAuuJpfSDJL
Tf3ua02seldPGSQVK1iZXEqk+grCYteQgaH6iUE0RzqXsbVxVI2pRzfteQnpGpH2kmszBBz4lrrv
/nWpW1JruM71dVqgYvyBSeFZr5f/7FBtw4wgxzIZtNtD1JtgUGLXT156ohXkDzLEZZpM1g39opWV
/VoO4mJAJ+X4G5M5nizFYyHt+L+2CnUWKkEMVCJN/z36VwV8A6an2c+IkqnfF0skQ4UD9rrrLpLo
H8O3GDtUeSlcW280f+tSpJFYcHdZA3WZvnpuhL7lGUj+q6wDwhXewvX/+Tadg6ZlpDbChKo2ARHm
KP/05vrISlxeRF1Ts+kLLAgPR2iDxK2Gank768FJD+RpEw1fvHETwJT/tIEurU1FEFBOfh8T64V3
XcXq/snVwco8iSton5OWiUlCmcoDcTFWqqhFl54kHQl9Sjwm/WbK7no786VbW1Lku2eNx843gQno
ejGxF6eEc6TCSERW0nDvBU/3FHAkvxlZYDv0v+/FD+Y2QvsWmWi8cwEImqssMDUPO4SOq9OkwMQx
fBpIA7+OKCm2umUfCFPEFOpUPleGmgAQiLQRKgmqK+auTa8n+RIq1mVBEdpe66veWJEs7jyZyOXo
V2QPYV8K7VO3BNjDvl820ISM0AizfX9XebJrYw8L3Cu99cQHVA6Bb7XqFPXod3JvedKgLT9oXyBN
H1g9YqXJbU6SoJ9hCRel0WnnEq5EYr9l1G9p1IBJGrtr5rn4Jpyyk7Gnh9skvX2BYqfIOIWw4mq7
fqhKlTqYTtryGhv8kJZqaFYLc3wndLyd5Otr8wAbLDE4fjN56G+hUdKytt3Kr8T1wcRCe7EvRzhQ
ehC3SmFFPUlYgFtqptJOnDB8s40m3HvffpIFu2eKh9l62NrG/W/ZJczjCKumQ5EA36nR8IUaM5Dg
SnaNhYGpspHJuGCKMwapjw4WjAORloCES8HGlhbkOfdbp2W0kv2Dm8l1UalHmOzGrQ9oXkk80yiJ
z0CTmOb4ecQhTeWeTDvnMhJKJE6tGVWLWIe1CitPP89rALAlTSrTVXuRrPpaq1bP52mKDYpkk6BC
b1lmAoKD17NGGnMwFcNqf4P0wrlhHkYEBsQ/M8pPk9ZZBAWpi62dWA5VGr1nlNnxDz7h5WXwFuqh
DcDY+zOJ5m0W0QRmNzBc/zkTnfL6CgLa/WP1JY/tk76urWg8XM0SGb6oaIZiIsW1cycOzDSIRKPK
kU2MrOOiV1CIS2cOz7Ib0AxZ1ifzvDG4X+52utdvdXMG5UiTQryAYY1bxSiL+MqJfhmqItDYyrtY
3zGXehXTIXsG2a2TjPM399g0S1ml0yirXG7FU96ZPGEnGnxPh5FTYFMwTEnQDPwIdbp6kV2toDuK
FXejOa8oIKk676NUa0T0fjweUbM4M4rD9vpe4Y4hSo8INya78Ov2GEq3gW/DyGhRVUdY/RNKRWBe
ZwERqm5rhB6+u6eB0dSDIa1txDqV1exemCTHLtXILooZUw5z4dC+SqD1oZtXVKVYdRc/4xjJgtXF
dFd07MQ4UW+jXRZEARCtf3zsGG925eDbv0qzdSf0sRmX3SvQ6ToF2t9ELYA8EB1lwjirpGf4+jrQ
C2NNj0NvRtdB1wYTjzWmitaetRXLJ5LeIUrgzrHGhuf3dpBb1n9Rf4y6o5RMCf4hxUlLNwF9wYpP
7NO5plATrxrgnx4wRtV4k5Jsuybs5f5LMoADsKBMkUr+R5cLWzRNlKY1853O8CIFdcXsbg3j1vTE
W1lrZfNhatT3YU6hr753kZ6kO78ZACZ/DDKtxm+T9psWzpeBccE3oCvIuKgnDB41p8ZRg3JgWzxv
S0UrZJ3I/LFmDwFrGUT0sRbay7buViunFsbr3vm3NYrziechSFgY9L3ilOJxz+mxfnGYh9cl4yRp
RbN3xGbFXgfNjwWWONA8fvA6E4w6r6Huhr5uZS2RQT3sLpxuXOWDbyYlt7SmBWnB7gxMbsPvQWoT
rDErOeIQAh3g+3eT14JWKoKrH9RflyDWqfjXl5DZrvPyC04bDnjFFtpg/722Dt1jNoYrvW2Fkz0D
pUUGF+YopNTTBxRI/5+FDogWII1xg9yNrUyBmWPeanaPmkQp/CF61rOEFOOV6BAm2mwYB8nGV/9G
MhjIi+r8YG7J96jJiadwyQZuAiR/ZFWgZ9LEF8KGev7o9GQcFeX/kEqhuA9sJwicbfZ/18v3VYnC
QlsJM39KnLff+P6xOUQLR2XpL6N9m8HjFln8D0BXudo6/Y8F9JJo6l09wsveS9kNIurXZmFuiJlI
KC5lp2/j1WCFcfRRV/sYBprTP0lRxU14Ec7FmQ29q4hC1J5GvXb9JEitA7hNYDazsotdWTAUdIEy
fY+IVSYoj1a/IPZHFI6hi+4Qz0s+JVQIoYUDAxzzku7r3ZJgWGeKxWq3MjD+dzJ2Q4G9c0dQLClQ
/RVN0R30OFSeMK7iIcg+pCWtOEBsZuCLO0fc8Ucpdn6ByBryid6CFcolUw3wdCQ1JugfObEroFLs
+IE5xS99bfsNgVyJO00LjysFLLBtsWFT5sez8o6yT/esIJUapKBZuAcMNMRUde8rUiNqBjYuIhXU
7JQyT54aLd89RLDh1b4Gn+xmNtfdN7zeok0DHTe60xuQC9vQBUvqmbRbq7tNA3QGnS6Sg4NhyF/K
zxF8FDcMkDoyqUdgvSnW6KKNF8bermMhJegdGN5hXlK/uZzAfO7GCoPh2lDlVe4MR0yaUYy6UFRP
JfpEpQEsmsZA++InfxGgOr+p0qLTXybwE8UVvLN4neeXfGDIbvrpcSKNh4q6w/7ggQ1roF4lV243
FS8EQPcJYMMJMoAEgLL+rjiqgIESy37c9oX/RiLNH8TfodEMHmnlsmVxaEmK/wW6OQ+Eie70WQ2v
kO7/gPwlJcmHdl7mHbArBgAWtB/TRbmKJI6F3IeoB4Mw4Mlqd84pgiJ8zqul4lUzqirtthbC7Gb7
ZQpQvkoKr0aJNC0XsS5LlzgoAhcuSEih9uZNmzwUNyKz1xOx6IvTc/F76ENTmmILzrHwUjuRG2dc
FxiHJ6xrvJ9qh7h9+b4BJV7eZ8Iz14chx6euXAKH5AgwAd0qxaHee9RoVWEJufJskT2t1vbfYQ5a
ZyRwtoxblGGCpMfane1CYJp5XXNiKpQW2cPqOJhG4TqZLg28EQBKp5cYaJUhci5t6SgfzqK27W5L
oWcNYdukZdhIdXqmPTPEnRRM8v29JTqXRKDt7HWLcyzV1h0jS7d59Qw4DLPH2XAEzDimQQs8tX89
1HY3TWZxjhI7pHi6fA/hfx3h0VgnZ5fGvIyDKWxCw2IMYfzXNvw/PPCfVeCp+2sZ6PnhcUB7ujIE
VUhUAzrv+455vMKtiudCUTZWAF+H9DAENyiDFVQcdFTQkYKBHEUeSdIDit7AIVtsnzYATsSBgvMv
Rtk3oQGsQYURiPuuivII3+EghjaPXafNZ7wo//58gPDOpUhK4iHTP4X0t4eC35zE/1DwhlgeRwqo
guRX6iUZtWgTT+WUrWAY1CDAjeMoNxAG0CNZalczHaNh3LgSW2LkgnwV98xohNg2YQQJp7IWgJ+j
zjXNWJCJrp6fghXnMZShoddCNmVnivf2Sk5GqNbnHb+NRMCy+epqwJeAQdYrQhMKgk872bUSVlB2
sa0jG2pUDaXFTolr023q4VhdZ+xhiOamBe1sCTSt8AKnFG/MYLpv31Oo35qISKK/n4Ybm1ibINLP
8U5/lhPUCdzT3yyyDMSyBaPzM8iFxGQ+ttaj3WjGO4F5wk2eBlHtPVUCOvoycyjpkEXu5BOEjEZv
w4ogIPpB0Wcy4aXLVKGVbKur5D14vdItlmp5bMS3KNUkl+IpgnaSGVKzkfFwFrhxNxJNEjq8/XKc
NSyApaHwb8eOjLte6lzoe0TjJa10CQ3mBjy8bIy/sOL6o10sq7yYOa1lnXncDWxKTekr1Q3CQA16
qNKxN3X7AJyjilGg/tdSPyB754Akn6FYoYiIDHxKX05CjtHs1QtV2cC8BOZ0eZXY5HoI9DZ+i2BZ
m2JQASxvbp+Kk8L3+lLM0iYiJPJU8WCzTtRDADfDzWv9hvCDWTT2KCUoHqbmx/XdFforaKRlZFM5
sZChbBQnt+dVmi5TglsIc9vyay7Eu+gR/xVJtncGc+30yPUdWCpGAYJMcYvwDQb9QENCophejSGl
v03ERDSLEGndxzuBhIRQ1HpYAjizNSCkj1Ep1tfrPgXp3Yg2vavotrh2bVgWibpJuEVvDuGDCHnX
8B/++qj4l5N3+4WYX2f1urVwnuw8b8HX3GjXBYteEBfsFbgOWSlSxr2ZrHUUS++pZraYEoUmKy5k
kpF1oicMUcqz1BVxTMj/rtRmWblNMItFRAr02YBz4GvnuYGVGF/HGfD4NAV9qM0s4c5ts72t1xdL
TjTbuZPUDrvnSjcPhCJfRObfia8SqB6oVVkgYI6u8t5v8NiqvDClfehrj7Ov+TwelCqrW9hQuNFV
53xLel9SEn6kn6q42zoKC3fbSPw0SpjrzwNDsowctvBmenLHqYLi1CvC8ZmNm8MiYe+jqFKtIOSs
4BcosLmw5Ce+n384vpKDa/VnorUQhMnLzoCl8/N+HQWFidkGgmGC3uteMYz05aULjmyBzMD+x1Mw
LNlcMQP3taLx+5GN6yTUQ1kaU1nt+sL1qsiCcgNetalWLE/WfXhPPljV5A06EmzdiK6d9/SyQOw4
oWHXmZwHeECu/b2pHb29llPK59xUws+NVSlyy25WEo6G3wfVdsPZYg3nHX24gLUUYG5sFfHkXk0N
5tq+IR2DdXPDKMYkQ5LMVLnSDINZsjjIDhXgK/4GBuq1VP9HH1GhJhLScJEIsus4kD+iXg9g2JFb
Fs5fC0Q9nY+CKqOu5QvLqy96sqzwgIH0HCDLRrprsAAiHE2Smi7syrYCmQVc3Lls3s9yjewdv3OL
ql5BkJiwuJkelL3Mue3vLoof38wgsuQkHDobtpebu2WWd6gcDxkrUQz8tmvKC327YHKlOuGFmw2U
U7fOW/ckWjFEm5FXA6M+6ChKDMTWn2rXg8IH/tj3Pt3DbYZhVthIj+b8Jh3hcw/r6xGRNqGnlvy0
ZjB6OmpyRVhvt6vFGiZv9Ub1DHNwMl/UL1PKtR0CREudwBcOWPmim3/PbLk1IpuOGz7XRusBWlis
kdbHq2da0CcRGEDE2l25E/bGODtaPJBOzS0l9PA0HVhTFGHEM1ksvAEJjWYzauCER873gFNhBfZf
bugxsbyA+u4WZKj9knrp6UrgzC8fTOuuK+DMDxKRccDOiz7sjPqG6djEJVsofQISMS06b4SBOYUB
A3fRTnWSFZempCx8yJHQSkDwJHjo/AxhMx22cah9cka2WwiWZuHWXBGaiQMfDLY6khbrAVFntig4
uwK5vz4VVfIN4o9dXjBvcNlWazjAy77OUpAd9hDb0H24cC6zKVW2qB/xd4B67AOtVMiSkBmHRMrx
pCgPv1vii/IXBOl8c2vIlvbwTNY1zS/iNvKvmVleyD5DaJLsZ5zSLUhRm72oxNQWgZDmpGRM8PBc
k71JH7LTM7FpGa0Sg5N/y+UBVetAjb0W9S7ieOLEIvXkdB2Jpg5EwFGcvj28WUGsT9SNJECsqjyc
5lQUTfeQs5tsDSuouTG83dAnXQ7I0E6Xl5OE8euZls/wNMFnGp5v7yu5ZByUrlYv3/yzwMdfdGAy
ik7ssyQ6Ou+Y+r86x7Vo3c8tjxYzFivQ6XYB/0CAwBjuO7hC/ve0G7NmL9XZ7EXDhwWcs9NFTzP9
jWralfHK2Fcgm1l46MTdQ8txXIG3QC9UAUD21z9Gw1o4HIV/Ro8MI1h5eiJEsxzVi4R5+bMrqj/1
+Z02GIEbP5zYZU1h3eB0pXkkBjGuWeWpCFK0fPAFZI4iML0bv8iUGVPcsczNYzjzqyQNDA65GBCO
UUnWx8m5n6il98w5TuwKvX7LMFzflBdxruoftCNoEkhACzCqy/xqI9x0jXLGFoEtfGbxmkTMspNt
chdz8iFUkaBNG1tDMXMOAEgZyl0ZaXhkH+52Wca/W1s8J54FnrFTNY3Zk9YgmEficvybiegngubg
dAK/68cc6lVU0FwOUn/tgaq8GwHtiAqcfBD4diJ05eQ6ztk66tCv+dInmWBJZbHaU+WEOD1SQ74k
MYbPxkQDQS6mbh+I/EkkqUzwCtWncqIQpqUj9XAEkpmQzWJnTykLUUrNX2rM8I5q8zC+aEIKpfbW
tkbNYfugPfIEtMQlMViuZ46JHV3ATQ9BXI12Yn9wcy/t3HozLVdkKNonklqmSTzhWYHA9aFgPaO9
Id9Rq49gq8Rr/6jnt19sIOI9zaYNUU+Vtq5P9fwiUwo/InoNIjxR4ZyD6wxV9dFr4C6m17GT+iQM
PFj6kM04rnvDt9PO/CmWmWLYI1eJe+J18qcAy4rWKzbJpCfOGBikwda048swJyCbgPxP+HoKGBvY
uR+gP7H0zYejeJTN99JNf2GSjKT0/Bbj3REZL2LkrhgT5UxwFBXMBYpaWGJfnA7t/L7s+8v/SUJg
iFKifV5lPSUB2OIzqkQDpbs+De/U8Eww3RvQ4pqX+loTsKSCXn8r7kZB72GHxtNDUdRMZaHGXnq0
YqbMwN8SWup9Nma6OPDZALnaLWRogMtocblhau4T14juWI3C4PKjae4s9zRnXrIZUstjkH4LhhIG
NEsH7dsFJw/TGopO31oKZaX64MLEGosVmG3EUzCkwdLFW/kzGHmzsKWU6NCJhIhm5q5n9+RAuZYc
F825lKbgHyAFizFZG0kUxBW7789DJcJVkVjrEp7P0qKw3RzXaz0GG6zTBnNgFsZK/Cn8CaXoTIgG
ZNlkOyChKngidr/Bu58WkBTEpmI8VIViIQBhpPG9egvn14ZDsGmf+b6kvAi/DcjKOP5Y3FUSPBEZ
Xd1jT5M7sYC+W2DnZMflYDjV+H1R38PZlsZLDKPaFyGjvk+6x/x4vW4PBb8+zHB8Hab7DASKBtUp
J8uaXd9plB6VBU1i4N72rZt8LvNulRY7eAj9Gie2ZphlkzCXL2BLtxQ13QEmBj4DI3krWvR+StnG
Acy5+XHt1gLaLdYVgUIVKrGKF8aKS/FIRG7m0h+9LX9q3F/71ly6jB4a60tNz+06SQucLEFoAiix
J4OlhE+Hc/n79DIXg6V4Pr4E6CfL4P/vWjRTPF/jZFERt61IiAQG7gYRwCkJj5uv4r+KCkWgfSGl
EJVJ2Uqncktvr5avNUzkYOysTcmaAlQQ3K/C2+06Tk/ISJnypdoCSKQ3SBJz2biUbIVNr7SbO/Wn
3F656JmuMs4bcK4eL4yTRags2tDW014lc7GHYcFo83QqdhNCZszk5WMKmO0/6RtrwipEP/1JFDsv
Rgjs74fBbbmufC8FO2FQVQ5DTa3ajZatDPNYDCj6YD5Khp6csSNd/tn8NrJ1WNrWB6npZm0sx0Ka
PFIdEOjpa1lQ7lCgFQacpatkIXT6PhQSCOMNQx/I8ee2pcQBXAX0524yV98CnEjhrbtVO704puyY
R1iST+jcn3Vynt/c9ombA0IrHgc3xOkFesQVY6UzITuyXYIkpqDafgacSv9DRHwEm6RxXbXqCLYD
8XS2RXp2dTL4kAe28RSX4cJc9GjU2HfzckO1wI6VfN/BEht5i7jXVlCIWg+US6JbmeBiLwLotrza
Y44sLdZn3qiAM3QZJcxffd9UB2J5gB5tiAG6i6cv2PXpaaApld4geEi+HujtAXoISHLbo5VavMDb
J580bvt+i33FLvylGqgwsB/Jhou3ZvCjF8eF4dKppysXfwTVuTf+hhvozp6pq9Urnau6MlTZ1ZQU
4ZAT3xtViqWgJs+h7/pBPfxB7+SCvI7TB02A1h9NSf11Wof75lEc6XpGv7VlbQyR2c1rUFJoYhph
cAVpX0xIDj29W3DkiQ28idb4YEIvt/Y/Eta1OO20k3EqmNA7977l4W7Ka+/AfpI+SFF359wxdMf1
8kQqL7CsnS8qCmST6svFflmOD8+VQ5lGoIwysHlqZX0jnT9nZSCx1M7bz1ts0P3WO5CCNC/zzUgk
ucAFYjETFzKTR0tswHVqiw443dLwB+3qcP502NPAZ5cX/MroC6a901v6w7k10s48bx/s+YewD/GT
2suxlcM2XFGjI+gquSX99RHLVOX2+0eAsF2jygii313gL5Lq48Z+vOcCGiwu+8M84vJ6utbCnDuP
F2xSNR3+LP5zUNxW6MQzx4KCqYA0QA2Qa3jAqv5niYFtfGmUgYUUaA1Fb9VZfjIR9K+We+oy91e4
hydAu54pUgL3vfWFz1dcvJAYnWmkbb7atqhKK6Q0Y4N9FTRV0DzE8e2RC7nRe5ATX2CKt4IUOBoI
jIefkp61DrPW25/F2ZROA6DA/5Nx/6kOwpdMpLorxIUxhGk0JS40rwZ3hxVZNHxW/6o/SzeXs/d6
pRxDkW1I6W8Vnn5YYYHVaUZJq74ef7AGK5m0qG6/4cwu5PtTbT3T5khEF0Q+sXfp0kKDmFiImwsm
RJIfrB737vRNqlpjioPPM2O6PdUcGwimsl8CKYftEXUzupgHJQKALldmgJAYLxiKnu+xJm29fYqQ
P372y01eDHRmLdb75Hy04ePSBdEELYlYWCZfQ/vZantdACxcxJI9r1ZEHwOZ3NPQL/x4mCCmlBS4
wR0osfOSKBSfCbDCNwLZTzEqCisBUME0VY4OYwxoMCuuj+H0z/HW/2uKnZDIkGz8V9+Sd58aPFmE
WyQkBY979pTA9pnqlEWAHJRwJ2EhQiOW0oUxtutgebChcH3oUSXtBwwJAUmmLA5WP2ARCSVj4bfA
GeB4ZT+QXrLQ3Noa6sdpsCSGPk+5VjPDOgBJ2TUSD8UXphIUvqIbkPrXsFDGyFqKrjENXxKu/w3i
/NQpw3j/UyNWerC50ArdlQZyrHiOtd9FWdu1YX6YbNqEfG6jgCmGtOG8yQtrywJ/fuWr6R0H/tD6
2SdROuugrXBHLrcTuRFpXACXHHDatheLOPHi0Ew+2+ekOdVa89cPNnGKRQhBMxnCc7ocHVuZvM5x
VuCjfZuGzVXURvDm4+ngP85tzd5R5gmov2mlU+Wkzs1N677F0NvVJdcFkjkFi0z32JRzePRws2Kv
X2WVuEcGa+1qaf+81Z3PFByu2p9Rs0ju38fKDOyi1A5Y+J79VA2+ldWJww/f/37Upg+oducsRI1Z
gsiKsW9hEXqWW/rTQ36NnkRk/OD3AECq/pYmSLBevqeF7BfQzdHU+3zcp0p5H0uZZoKD8v46dz8J
kBSo6n70GegG7ub0Es/eROTO//DiHUU3/+iLGQwlFRriIdOhOmzUxA5j+QqNLHbnP0kv0Ap033oC
WgagLL9L9VAzpFyknXkTtRAMg3mx/xYA4CuEG+l4KeLvC8GJyq8E5lb+A28t0MFelwtOCHbDdS02
caTDlAOEDSVYr8xS4SRQb/CN2ea7FYnRarkse7scLhsCHXHpOVJYb8DGBdRDq3nAltk9IopcGdmt
5sZi9a+AUyGAXST0M3dPgqN0OwH9T24js0PCKo/KICzKyOjFCq1QkDzlVky8ki9FVfXLVYA0k2V/
G0Qa7uINNa6F/3rYaPnS1Rf3NGU9WerPU2uWqyDjaRUm+NKShDdng1zeuMK2GV5iqcMy4oOz/buf
lVg01dP/fBw5qf2hol1wJ7ubjs0qdRFXSaQJKq6vZIVr1dQwUMmcV3Xxzw9D+qyNb8kse/MaCJwu
WmY62I7f9/VkuGQ6uyo3dCB6FWLLW9oEZlfCIkWEQiQB0riJIzFr340WubHcG4arFc86DLXdoVdl
fS044IuBOZHOpEfvdND2u+LgO12KK1WGttXz/sa6QCmG0KGD02GFhYbCjwkaZNKDXNIPFLfqYdWy
12ybbuUDKgZZQiKtM1sQgNuXHGOwZKQjHr0kRectuTx3Dt8L3lCAm77+VXr4GUV2gLo0qQHzORsf
Y5scg13BrUFnI0oYxvH4cIWLH57QxNWd6qP68+gLui+ZaE5hdYvclFmeySKiE7fmZKCyQq0OQGzE
sSFlFzf53+QhEC6rqwQyMGNWAJITiViGgQZB3Uv2IA1uySopdXduqHLIOvdMqixA4zbCS6PptgqP
iDkpuzzw+5Wp0Ej38zjRxkqtMq6juLr6AEFYkFkTqS0W/lCPcd/Cf8Qb9fILCc5zohzfpD6JbVhm
XBm2lfOWGyBlob7R1fJg3ZzOvo/SKjp/XwD74+y8ArNjzSBxrpyGI8ppZ7d0/8iHXzqKpVcycZLB
AADpquh6i6krP7WYfMSBWB3IPAy5m1kO0elW6vbiSneF+x4BEXWLLoqSSZ8FinTldk0/nPF0NPIs
npOz6YI4+kyN/Y/HH6fMj1U576ThFZFpYH8JYLDpBai9GUTt1h5JZesVtCYYxxBEvWFemvjiykYF
h99ibnEqye4OcR9VuRl3zDfo/mNxv2M1R2RXF6hEJKJrslNUti1unvACniWbnrGqwuIqO/h5TLK8
rJaBtAkwTFsoLuGKKBW3Tl4mGLfQe8YZ22bmEl6VO0h24pzibNmxgOwlRcgjdU1KKcU0TtT3P4OI
LZR9/+T7bSdGCfHKz1h5aKg76h15QMNF8yG+bNRWcQ/Zvmf4F9a6I9s+0af/Cl6RPeaXFtMPBotg
INh3UhNPcAhZgEnzrFkru48sQl9QdePQEDEbPxpiTxIh/PMatboysev/Y+BQod8UjoAo57XjFRDr
B6vTFpZ7pD024Md3/wu0VeYhUH5MA5S47Y0jEGzvLWbKH9t9+PQ+zMeGdZD+K5CndHrz8M0pDLdQ
WUwZ8LQDp6TxYWMeNEPg0bzFEn5esvS/7D0BO5Syg3x3jVWvdtyR3fmz6YIJjC5OBEZCgz2NE4U/
PrfNUflrY0cGUzh/qAYUfSxdIUTd8RVvxXVuKqsJArvpCOnJxuphuQlzHHvhFROcsLs9MczAf/3S
S2nlK2USxhqDiVYb78vfCVX2xDcPEouc3UZl1kHlY0PBTGG4b9MUBSJPoSquZJpYPlYug3Y5jiFW
f/H7OBXT3GAlQ1V2W1juD8oWDGjGNWv6WZmxZdKPqq5VaVkZOs19Z51M0/uXvCk2Z7dj+3zjLCND
JXhBgNXo9lj0KzNtMPotWSVEZMoTu1BfA4Z9l+YoBmmOtXvZIAi5vUCCWZ8yxA0pAnAFiq7eHhY1
4SM0cAMp9C9GaWgZ+/WgR5Acy5IU0DWZFhJOwI222OU7w7K6HgfyiC9JwDTKtKoU5mGnJepYL67C
lHrls3tEi6NeNLuH6Mpp6u6tDBLcUhTtX3Glmym/+WjYeO4Ct4MOnBvYIrEnfr5e4lqQigN5kg3u
skNmt0QQv0KgoKqrVnp1NA6Q+1XDLYtAxXP0y4AMbaNISHDLR7TeQUOyc1CYUwEmX1xArzRBX+Gu
7AZM0gz0AciQIECVoPnpAYrnQOW6o4YrpacijGHFTKA3IU7ehOhDO4xwVfuGW6Qv/efh59L1Jz9H
uxoI6sbtVGrve9B20F5fB5guPk4H3p273somFH3AIasicBsR1j9ZQ9fNaOReEGtgWiKUHE50F2X7
11Zqi13/STGpmH7qxiZLzaq3dWShT73C97Td7g3OOXOD3MPiQCmndNhwJTq2hAgNwLCou/r0Z/vD
a02wsXQvQpvoGHYbsdgVArufd+V1JY2XUgptiyRy4FwuzjSAsNxI7kCTCIdi8Xewof960bAtBP6d
yIToE8O3ZAGBYcteKg/axlea1/hmExradUmLA24tYQgpQp6DbLbNfKjVuGyncQFDkxtUaY9lefxv
S6iYWZlS6gVxB1OazY/aU/xfQ/Nq1ZxLcV32zx61631P6TK8qeLA0OdDaeSfx2P0epYsByQzSqlw
PZ6xpHXwW2LOPWDMDeiZq/qx+P/Dvk5W8V5QM/sl3KK3rbP2y+XLSAMBR1ocK6sSqon1magt4dh9
GvKuGOImdr2FeAoHMmnxl3OtlW8MyQOkVuyqxDbv9HW1RNP+4iW+c7aFpnLtUxBQBBEul47UDPLx
IWx5tKLWWNj1mVh+8CDyPYtoNb0ISjZx2+zpwpph6UV05XMTXXy2bRCp/gNrkvFA4S56WqeXITzV
aem6yJSNHNQCP96WwjG/WyZ50Iw39YljNXvpFlTNz0MTrenFwZLnVoM1uQZAu/tRBUIQR6idFyx1
DS5HmlwJUTncSLH+bpZlF9PXKsRtikKNGLyRp2dQkQmuKvaq6im/gbLowKHY/qoGYp6rXKgelsR/
4FH5/tLcGZ7sjq4Mty6xgyHoPqgaZvDPtZtF0UvL3LVFa9wZJX+qFiuFVE+TElBv6+H315atqRt3
TxGuZFAphcftYVWnrKtOT4dTUxsyVy3PxoqAnQyZd/scuG/oGj+9ZTHbFK1kRwvHqgoro4bp4fDK
lejsJQ2BE36Q4831/ZWu2iMt2Zyn65t4GNB3adpozFmR5j8BWkn0holxx2wnB4Vmv8hyPcNK/nJi
BtxkeQv37KItupdTeU6emMKnNqQCL9pUqhOtLKpL8qsTJei4bOmVSE9tB+OchocBn5S9eNIPIcAI
eFJvzfz9RlgGhf4X+MNPVXhZ0pfgpsHoSIKFBY6NGcg9cnleacHCBxK1Gz4ej4My1o0KlcLTTipQ
2kc/oW6TI5TUO5QYxCTbohE4S/Cr8w5MCuh6StC1omp9XPS5m0paosp79HEpJCujLN1yBcxBlD3m
dgr1zWQKG1WqMwx/O7YJQYDFVMFq53lss6JXm+B2jJPx9iBgkTTfMgdpefOH82Fcp9DtNgzVVTNP
wvBGfOl2E2c3Ch99QAMD7wffM1EyUK0jjS/R0FkWwzgKnnwGzEtGrzqg43/o3G2E8SeikPKDDuH8
FkZlFCLhrPZcZH4LT+6xFcyGOlRMwhZnzd6jySziME1XKSJ3Kb7aBQmXXX9VuDZvZ3AIX2UxEF83
hR43cRgcNPUND9HYT6r6Wr8m71EkDHoWPRTYSeoTLgtvMmRxure9/EKJEMpt+XTyoibC8/wuO7eh
50VqFyTK671v6dBfnft+EezKjFVincngHFy9YSqYybY3vQ6D+27drTJDJcIxJ/wGUn7k7Vx4y3+R
fCSOj3VrZsAJRsH3+T3rj5C77XRdQ6vHbaJ415y4IQ2PA2xIqaQ+pdgYlDmp4vnSl59FQ3B7dIoJ
3I83ywavfTZKzPOKgXmh9EY3TZ6ZIkg5rf3fvBeRfO/O2fZd4v1P9zymWFtk/i+iknTELy42u3G0
NTCUdpzK937hBzrDepsDQUr3tsgQjrx1PvuVbUM3O8jhzRWxyir4Loze3VtcqqOytwUEfq6iJDtq
Y618nij1c3JK1nD/awJzXYThRYmbf5hJlPcOT6hZUYkVpkMKq4ybcDVsia9Kgg3S0nNylsAjAxQx
IYusTiFIh861Hkg3SmrNQOThmusRKMBpb9pW/rJ8VXSgd8e7K9XPZPwV0xkaPPbX54uQwW2bqsSC
+SzSEjxVQHuKynnm5cTdElHxyVN3rcPhhdi+J3DBzgEZvxNx31GcTEUyMx/WeJDXh5O/meiH1Cla
Zejx+D906ATDGRX809eQHxTZVBRKCEm3r4GACSw+fg12K2tDree+Dk/aiYhO1l7NYBw6se7fAT3w
ld9sfddU6i1/Bq5uBdTF67Oge03Ss0S+07WHgz37cecem1PEFUdWPElBj/7tADl3eviwQPQ0LOxs
oloeaztZ5h2t0a0qzeZ8sOxxRLJO8RgMCaUgtzZv2A3FktpdgK6WMSCNoPCzZNtQ+H9cdyBioAvk
HxmVDXsWJEEe2pDhtysKf0yBd/l5m0unWesKXAJHJlO4EZtkK+KU1n7ppdE9EfAkkxgwYM9LJrCB
947xbVAp4sGlEtcYeXINhlkj6/rJmfnRWCN56Pl5q1hSHGukm+vK6S2x/3TvZf8PdvU+/2jIrjwV
RSEm76edS0ayaxPUH/lXul3jmgk1/3XYOjBw8hy35REIbI6a4pcPRE1DPv7ngWVkwLu2gvCP3BTm
7g0zBaLifkzxZHVWNF07+NG03G23/s2DN8/ktmAlYDASA+dZPfnqJH3qjMRovKL7xZQcLY0JaBY6
SGP/lDwL0eLgG9pKbQrMXeu9SxhwbZ/fS6lfV624XYYHBEGifXOa/red1E1NjwLNv6hpmjKbt/C6
dhDgfiMK+PAAc/emGH9Sp8KP+EuuWI0SaKI/R1Fqs4uBbIhvbAQ3VU6RXi7oTH0OJ/VrUNMe6yMP
iZikmgQ0cyng6wM2iJuubFQLnVXYrtynsVbvqmx85TMu4MAUfBrN6d6+ip0+d7capUuZbe6lyYGV
TV3CQVW1YgLX5qcv/ckuykExzIxzg+kBM2yOQcLM2TXZFzoIsKQKKh7jx3PLSABLlo5FOJH3kzwA
eVx39w/ws41H2zafJny7nKlKLSNyVUoKlMUu7swL7PYGiEixGhCMuCE7SWV03TolVOcv7YUfndfV
uB7eFYOa8yC5QfTSpOgaGJpCt3c00FbbLAvM0ptwvQ0egf2si7G7BGgCrAh4+gqkWuPOHlpyygzJ
PcXCF1oBTwoVO8V6GA4UknLitJljXGh7FXZWR3/y78nvxY32AfxPJY9PG3UZ0oewt3MgIZgVS1CP
sr+lyEgndca85mi4OAdI6HA3Yd/DNYgVGKcxSPPWaLgr0tFvdJqZ3Zgib7gLffQ8kreCTTNmpiA6
QtCCZqwbsV2LYcMRX/jRXi1MCh7wKPFuAXaZFZUoxOs4M3JrICXPq6iVzV6FTFP6eNSwTNs6FLkK
uIMIlR525733t00jyMLY1RtFeGhlB2lVZ/63OObHrb5+3NIJLJSVFTxOwnlK1mtp9kP9TtVDvSmK
Fb0cdk2teb1JLIRmgqBm9DuIBvTWB5eIyY6Ol2QlBbVY2Ewl9p+NrKL2iBuP0omDYTa82uIVSTa3
AQGyRZLhTb41AkxilDFfJ9I2YtE6ZgAJv4eqemlIxtb9di3T8DIWg1izhiI4arKW3ONoCywhpimz
vkjszpX3ck8Krt0vqe3dTLdV7UCqV8kyv117bszepK783mHt6vIDrq/1UKOPJZYlMneAXhoml1Jo
6V5QhjBWmfkP3lEM0Zza7l4mzXarH7WeEVGJrDIil67jiSGjeoc6vfWQrgYpqtLusCncwfrsk2hk
V7Afy4xjyesBsGyOyDnrfz6DM1DgyYMzKXZ9Lx17+3+qHlh4toYL0Ymhw0Usp23VAE9aofM9OWjN
GVncL0ySg+nQOJfVyRzHcaH/vs40ABbasAsZfiqOxT7tQJe+v5pvGeuk6ESmCER+06TdVvf3FIOA
ONj/TO0AylSIzLljn28q0/keoEtN/gv/DTIAoghWXlW2du8jav3/YWFVyVZawP96A2upEjpoDcRX
1hU4XocCIrh8ep7zo+4OrUl/yIwz02B/KwomhJSxJgCUZPgbm+Q+FQXIrUdS8rw1aLxbM8iaVuMY
2QpgxvvZ3I9w+SfdHlpV7KqvDy9Kwl9uCH4e0hCtn3zRCOKlwtkdtkszKwjnWC3KoaRkEOPIhtLU
/QK5RWGfUHI7dpQ/jFWKHflpbU5O00zUfRdXZUNV2PD116qc/W6cinvaPd6MQWHBEbPkIDdm+qVd
yTuYRxWtDfn5x0qMljgvrtD+T7ZDKkeN3HqNLKRJ26mTupWhPhgpPWrHG30n0+phlkzdSRg6+3kH
TuJDXo337q1mUZgn0fJu6NB1LVVwpEdtsHrygeURFz3Ykhm/cRxlOYidQwN4ZU+wiaqcFfc88fq6
Hx+daFB7roWOa0f55iqcKit22MX5mbRu+loWsn1BmHVGm44urVTaCCFtfl+qwc3qcPFt1LJMf1r7
Dg4dvX/VFDmLu7Qnvry0+TXTBe6XKnMc6wZ2fEui3LB/OnacQf7+NOQOJ5mxtMZKKfhlSKmpQ8g8
D2kT0OYwNcWM8MT2RkHmY1+xBslgh6M/M2JCWQj2RSEze/i5hkk0Wb18qboy/4DwRTwlRNNczp3N
SCOtVyQ5ZdBCHW2UmfwgyCoXEUnqlN8VKRvk9n8sfw6EBerkGkVcmmJoQBD5w6cf8JcRb5nhysdt
qzLnRcI9x+I64h61kKDQaFtNxC4xL/ZNGGh5QG+G/oZBnSUHezPE16NzYOr1xYRmw6/dSQiYSh05
OmZYvnqLHOZjLMdop0EytMoaqUCeAMi1Aeq0H0ojH1dIOwegO+bWtE4qFei8TECeTgrOQrV2QQU4
yBR04c2lEJq0hIIuSSFsE7dbuEY5g7eqMdtBVuq2NO0ANA+qogNs4x94uLfhNH0HRyv1+DbW6ddf
T+wa6282S2y/hKXXx/RmSqJbv4aFVuLcwB2hPolR81kjG9XdU6rbILK4GL0Zcj2gTPVR1rympHk0
DTGDCjs/8sQCf7cNvKnrKn6rfuRshqRUATlA1E0FqRecjihLBz/ZOOa5z96ocvuMvAJdlYIe0i7O
/AiCXiHzszd0+prlNZsj9BjaRExUqz+O/RQKWHw8u2ewg1pAO7gihAwVQ9iXgIE31o0sStFzO5Kr
NZhCuOfUrQsns8fdCPi4HYYxygxG8pYjj5tHYmVaDFRP9TqCRyEgFjFVAAa3X369k/aukZqZsLwe
DXIG40LvelxcHJZE7iAYjehujui0cqyF3+HesKNLwYhWxNPm16PffHIQfl52whWeNB1w0p3f244s
Dhvh2wzVtXKD36xr/FzO2jprr4iLAgkOU5dJW8wkVWdk66mF0NRWYcsIomxSx2uB5bp20jsctpuw
ZM+h3j6DtLD9QkQ79KRgrb69XIoEfQyhtzK1zjWwwk6Iqt098wm+7AZffcEpxhrcllfRxc3gycKg
ZKmMUbIOgrAmJ3ge2LpdtVq7rKPzM6OPUah42eUixjAkkKmUb95Xn9UhTPL/4yduF3V0bWiL5og+
Bk7S1XFDfojZCarNSIqv9O5YXKw5CRV68vC7IJ3OzIGNbSpcXG4KC6ySndvQeKUFpq8ohgajTILM
81oF7pq+RipWpA0nzkePCOlpcfEmI8zj6/3E/TX6e7D2BBFFju+9ush6lt/NxkDL1GhI7EjKpW7U
whMokkr2YQwE1x7YRe1r+hx36KOMcHaEBiGoGNosZuUNcIBpg1n7xri0iJrp+X786zCRoFBGJBc1
Px5NURIuoEWx1itm1PufKSI5slPODiKtHb6NXSFSxycdJ/uTO0l2rv9uhJ4d4Ph+cakphlULbqzR
frfyhiRRPnYTbkQCwrI6q2yKME5Nzf42SPWRCb8zX3RNm14e8yBencQxp9p37GDPwU7BcG+C99Ra
k/j6Fhftgywtu6E7GnVAMOblLYD/DrSMxIv2TaOcPVgJToL4m37xR/Bhk7pnIps+Oln6QWkf1QHK
e2JQ6YaRlX6zfcuRTHvfhFBrG7hciT1WNHHGtS6FSHyNSiBTzSf62IwdGakZxMylYu+p5EW1XQyV
0a4WLfegCtzKJXB3rZ/Iw9X4EEq0oA7BJwsnRGzUpz49RmI4xiX6QxAt/h/SV3b2aL1olklsp0d6
irQVjSOxtstL7GTJ4kVW4JXlGDjKfEvDLResLrK6FIfUgSpJiqih5eHwV7EMyMNfX72NgQa55xrZ
GE8CbkuDRdn7WFazYQvqJ/n/AQ1nC97IROcAwlARakTr5B5uwCYlzz3JHHTB8I8aHTSIHucipM4E
pb60QzgKsARL8RinUIQjwY2is+MdngstSoZ+yMb4BMTrievClNb1aELjowhi/bYIoVC6bU6S/Iu7
2+sRx+iQWPE0vbOmTVMLu5IKmpnUpdhOVABecilYMrhw6Op1wTZDmCPJxZugi+cGUtH/0Lx5Aj2/
9652yKqCzAqnX8Z2JcBpLAFwCM/xD9vi7j452Pw4SIAyjksGC/kizNV99QBedN4a2SXU0kV4TO3Y
AnB/mfdldKp5DOALl1jcsXj8AEGN4dkapDqRKfP1WpeYLD8iE68iTgOM7i6lvBh+NMWBsb8grZE/
ez0y4Q2np5T13lHWNnielyn0i3vCSdT9C9zfSoyqmwWpteNyF87lWoUcfxVSuWUMNxDGB1vUX6Rk
SjeLc3zMi0vSDmZAa6QO6YJIo1CZX1dpJorvxaG3n1ottxQrVEZDy9e5Dzi0Kw0ksscuN3yWJh60
V4KS3aFXpbDm/ftOb+l91WE0SNd+4rhS9KSdX1OqGXkpznn9S/oyf+mqvhsiOQlliWWDVO7mrJYG
F07GLuAx0bhGAFVzaHCNQMLt9UsGsfCMYQPFEnsO2m9GOmiPy+gOcYmsd0rPCM0Cmr240n2TEyzd
wQ1CkBHd2diKFTdPjmE9tdxlvh70zQakyZYnLhVJxyz46fJj/BuoRk8DRP2C8jyVunIq8RBBcbTe
g3D8QL+63HIUsXDiacUz6X1wSLEpdw17bKHijhA5NCawykwVfHdS1MvNUgWTo2SUADrLFhHm3BJp
DrZyRsZil5I0bak6HHsIB5FM0ULTkFAOBpMV6j17iuHLy6LW6D1aSEdRXGNkDX2O3SAZvCrsZUEn
0NJnL0cyWhKJzNjp3J4OuxjsUB5h/pRRqvJ1LsqcOQAYO1In+gCs1Gw6yTNGsddP20UQEi2E+0e4
sYtmYtnOetLuFAVzXvlZ82iOXXRZdZaZyOJna0kHgEntjJEywlTFW7EDzBzXDqfCn9kxmLaH/HLK
eU3WEn1NwLgcvTgssv1TUJK4RxTTh6ZiLK/p0unOs2MXNypI2b24V6nse+Sh67FxjyrnUZbqOf4B
2q7470kBG8sB66Y3GvPjLiGAUjHhacy9pns2VEJOl5ph8xLcLgFbKpP9WEyauqF/juelyhwGcB/y
imxFcgUXTh5k9PcpNvQn8guHEQ57ueb+pNTDkqcJf/kjV5npZPJSyj45KnZDX/XzxC5/h5Y5pTB3
6+0rcp8njyJM+SDFemoetQfPez2wKoM564GBY6beskGGoUUTFD5u/bXc5f4bc4jlJ3TFLIureli2
LtJc8N/08q5jEdYR8uTFha8IQf7WCL+kLnNj0YHpc6NWcTg/z3Foe8J2/TNWFJvo41ksF8OqVbLU
/YJATnsS6RSn3k6i7OaofoHckYVYeHpUGft+m+0q+KKWrOR/9TFegKNUIE7kOuSJmT0LP9upOaF+
yXrWmryx2eGjKj+l13I4iV4cUNfwmg2voCTNnXj4fQhrlyV9Lg7XrY8TaslvHEBIfZ1L7wm4oyY2
M98okpen8kB8t2CsQ9Kbu5fWomuQVyOhbhSP3QyREpC+/wkZ29TqcwxaxrSHMQiaEPEOYhZgt0tJ
3AnpCT/oCOWxqq7EzEBgO8C/Xlyv6yYLY0h0tNLrYD13tT1aWryI/dDgsWkvXz0za1g753pkCHds
Qlw1OQ/IZeTnW5bV9m+Kr6TG2WYR0TUcL9P/ZTm/Ydsi0HVVg/0RgW5XhRxEHo1oVDWxviKvP3Mu
MOv4kpADMaYduYi9NUwlbHztJD9+VmOMoLz++nd9P4VaLbOjF9r6GGerILLzdbtJPFHdR1qoSEfH
ATR4ExJyokKGgGr7GSKJi7Dl5Q2Q6hIQD8BO247bLeNnamFRXmbxj/KlKhAiOUsK9JaTFiPWn32g
erCdrYmT+qKd5UQ/Q9qYOlDmL4mspecfqqG7EQy4vrL0XJdOK2y0yxrsnJ/ovKP6x+7hHIEfRF/r
8Qj0Zrix3qoqW7rWX8DYbNBReI32MN9e420i1nVBlTlEPDzrdIMIyLoA7+c5nLYRVkVp/d/6yIbn
EZokG+MpjRmBDRullBkrRK9fQyScu3B5QpPsi9at4Blg18E1SPWscJpaiylzJ5UfaXSuQadGuTfn
sypaSAMZ/8i0nkQsrFyvcX9bG21rBg9n+3r5diMeuSJwQOnR/w5VPbabRSW3V22LQMbwwvl/07O0
CyUliNalUi3FxYlqMBIzRV5Z9vfrp/NxxJX85c6Arz1cItTckQdfinizyMzNilv0o3O0Vz7K/Ap2
ZbaFeqoCl/OaXsuAExoHGSTF1F6Sdj5zfyzEyFvg9dYz1v7APMFr/CPFclqUEdLxrz6GiUiqNfuc
hcQYsFNa2bMRugVyyXhVqPpUsoEMB6HXSQNSORe0tHFRhVB+QlkBp5dWqIWVfzImXF7YKb0g3gdQ
IkvGuI1xX89DbHjSFKQtpTaaFdTQCQwCvfSgPHgVBrhyRDCMnI9BKrQI8y+8mBaxliapgV0T1/Ey
Kdg+6sWx+yqLdYNpCBw2AZfGGKTepCIrlAX6sPX5HV8zcAIgesisdM0Sv5XScQQlXF0ln7bfUlAt
vjIiXHKU0w6jukCpcbNU+hthmX8Ouy3RhahzeY4g2mXZyFocIADfP0Fa5iQFGwEfipJGiDzjURmw
FcAX26vy7uKeL/XmmOpKtyYp5JhY4YKVWdhOM1XcTk6G7zJnlUasqFqSt18u6KP9X5AgkKHY5eZ6
FLV4l17kKrLwV9MxeZ628CHLP9krJxXvAyFmYL9Cgd2A4/vuI/eBbDYby3go+WcCR+BTFKpxUriV
GncvMda4PcXUYIuWNTCz5f/kfv0+SIXJE7UUkS+otOAKc4FmVhLi15Sk41eePmIpGmz5WH1LOqJG
Ym/+T5br6xCai0FnfifyANYb+yxxvn7SQFe5Eno9IGb7Yduv25BQ0ibDmp8hAn88wGCEpWAKQIwf
N3s+s2ezUaRMn8iRi+XZ1DxjSOYk0+mxvup7RdZ25tf8gti2oyUj5XnZBMWwyXQhZrunx4HCyDFP
oF9/27AwqGZkZxB6k/DPJVUK1V6rYkgC0Qdpw59qAX2UIKOq5GAAx+pW7FOf+BhyuqvsnZVjCiib
NoZVrXNnBL1cau6wllnnBHzOeIRJ8edeAPygE6+UaiCoLk+FAXI8D2la0i7bSPGBRH9DwCTDzSbR
FXEZWoxXNRvzKD4eXwrUAq9nYCZCo2R9qUd2m9e5gE3Uzjm47OBoil1Ix6+sBxfNGz/mgVzlBdlk
a+YUKddWTF5uvSTOv35/oegm0Zwte8+T8VUZBRVCNl4wkk1pYDD2uGpC6qwMnfdmCUyvA1yhvFqj
ZTi60+9RkaI6zDEdK8HXe/a6DwkvA9nSvF7rY/aV03NIGCooQH++fX3TKqVxfu6ohWn8F9rilxwU
k69jJQzBN1Hv5cL3gSy9mPR9GxmvglxkkWFHjutmjgXNZwuDwJ4FgOitCV3HMKbJL1H2Ly28ohlB
H8RTP6Q8afi55PlSPYY7F5Wzyuz/S4lgB3aUJ9deOvLLakd0bH25qXA/lc8BG2SZa/2Ua0um5WEw
1ulAOmNz5TQApfd2dovBampK5OkLVGIGOnWlelbpHloI/pe+MPH0KrWx5NEaih4ibgkeUXQ8lnyh
Y1c1iYypVU2wXF3SYinxSd3stj1NkFyrcsf94THbbzowIFCty4f2Vf1+JwUkpszrCxRiKtSCsni3
4S9fwbggv/CGI51Eq4I30jE7waNeFWqqjRJfreGgxRrJaK8ruiTh7YzrLdp8SE/iA0zXmIhbNbYc
WR/LiRu47H3wN5UpvOhs4rY/zjxhRlCkgCLlt71QU+ZYNIzwvtJUZkkYgS/E2NG1FyHn1Hv37MbQ
rTpash4ssf1vIKV+3241Uzqg9Y6zI/Bd/UJ1Wg9TjdT2gsC0rlkIL2UlFHYJJ7XW8fl169LALs0O
HZgR5chPNN7aYkxmGeT4uFJNo7vl7oSGqXDxgaoBI/iNhdshtji0PbenH9aL8Sr7JKZKqSqpgMbt
9MgpcG+6GeqjT9hn61T9iMoIoTeSkB2mhJOUmthZMISoo3CCtlKkUxiKLr9gFItIO/drsazX0Erb
PeQ34q1VFFHUfoopAM4qKyiE//IzmWYCl7AudCv0wWj+4FtytzJjH/ckloYnRKJs5WiW0OHKExOS
T7VPbaHc3kYkqWsGV/4/VLjTOkjSmZ3O6v0agId8Eb5/AdW162A7Zux/KvMoDztDWLe/qI855YTs
+SZqJ+A6txS/edcuooZjJf7h4g2E/gqQ0R5AEPsjDclFKmtH4si6qVNW/4pQtqSkCcMuOmVqPLuK
cnenLUxBt6aWYjG4ZOmmCThFFhtf0vBYv6yQle/rsSeXWrTENePufzqcgNux6eOgAFIW7W1dvMOl
XwarQDelm0Q4smo5LFMjox6fb8S+mjj2t7gyJnuJXwP4O2R79GUjCCohrN09yHtGsQFWWtH7asuc
BySxondv26TGtyK3oGlArI5+GVhWtsu2dXaNUZjmcVHIj3qXvsQgXqf7bniee/4s457vF1KD6x1V
Nr1hI8hWFJ8UVlz6yA7dq0amIttu3o4tbwNLxpKiKT8vFlru41YF1hm7ZkhGqPikBxY5nnENivM/
p+xJZ1CapJ41l+bU/Bpo6oiC1VkANPqrxdcyhZ+zN9bxAIxyA0iczSVfxDTuO54+KMQEAT7cgKg2
cbU2bkzvdspfFyqs/veekTsmoCTKndHxqVqJuI7ldW8+mGKe4gFxFiv9Hw6gUyjXof7tbcN0BukL
DA2tC0/1k6ht0nImiUc3aXRD5T/GzQLSnGlKrqFb2waHuR2Vnc6e+TOWd2ik8G4GYBuaEdkMOY1b
7/aQMm/Ce6Sg8Ol4CU2fcPE9mEW/sBU8eDjPE91tFEFa6lGZRVjUKOVLsWZkcLzk9GJnquhYjjad
HUyVj+8Q5iveGfsouSYlmaYUGLMnoD+adDb6XTYzSpiR57LoAJQTYI/gXvkaQ+qIFBrSDu9kpjXN
p9j/Luv1Hw/l72cJCR3srKlRQ2VEC/V9Fbg/t+P2zVSFn01Z9t+VQHAIbQHpdRui7aaJj5Ta5d45
jlwM1Lkhy1G9mPPT3wZrYUtrLBi+FmBIADIpWhBJWu8RI3+CQlJlyf47cVnk8OGhuw5IyUKd/sIM
niCFYoB2G4UaHu8xJC9PLlETNCsmDvAPVxBsNztGR8pRHe1UwGV7YBXEbEJk1gR8nimFU/NPjEdu
hPRgjHUsVQLQP9Nw9od9l8aMT5SDHQXjK7YoEvqLve7XcK4LEMhB7Xz51HFDV2FuMoziqWEsb+ir
BuMUnSu45+ENsBAg0e5S+9dENvuHNaG8LNm2XQK02rq+DpPFw7aB0I3Zt2R+fbJpfHkZNzFAQNKu
N/xc7/g3HTgNmt62jcvQVCrk/lIllClJkhYRTW+awJDv4wmDI+es33GAZb/B+vYRfIKWcN3hOBxD
LDKOA/wEpqrNpDKZx3fos38ghEnLBlHAxcw+YFE+40qeWwb9YKPjmhPYN35j89pNLQys1Yd1RITZ
OvsDybReLKnsT7nXuf1EbPiNy37lv9WqturfNOQSmifOIbxSl6J/vhrxAm+nQVsMOr5OCPjKk+ro
yYRL8Mzy2ScAJrydt17awUtuz2IVjyiQOUhrazl77Tu2/K15Zy0Tvi2rh24C8YVQnxDG7Vt8xU5S
awGnng/9brCMhSJUJHnv4OihUEVHES+KmVkb7OpcJw8aEF9ErXf2/uZH5zuIHe/w+b20QXYozx3A
lUeQHArKNu03PRrkOhjO2We/5tKe+B3QFusJDdCcRgVUy0LLakG5635QZwzLYzaeN1AZzGsKbpkq
rNx2s5WOeRKWo4aqFZHoRSEI61Zk1rwhCc8Qb8QeXnySMQ8e4qy5F0OFoUsdfQD8T0u0spzdEnNa
seYaNCJvzcO4n2z6PAJMucz+b6rCxnR9s3FQISd6AxKi9N+5Dc8LAjAo3CiKnq8aASDs+5g1jhZe
Urt+14R9+8dYzj30ZPaRjEKoJLOgVJXC7p5oVQ/ysLThLhR+NR8XBboMz/q1UR7X9QDqqZtQQHNe
jupliNELDVr68+ZucULDXp1H5knF96arOrG+d9p6rLfclDjsTkhNQsXu1EVQZBS/BzlDqnEgQDGw
S2NboaBgqWENr1nkvioawjqmBX3a5ntYcML/J4P2S7q075VA9+AdiGBkPCGJjD2PgbCxV+AuypLo
57lQd7AGZycDgsZg1K7bedDyA1NOa8D5Vyx3x3xlLRjHXKbXTP4y4iwCj2rdrDUXvcqeHvcmbw6A
xOutBAILKiUBVjRmWi6nu1WTHtWDEm0nuX+y3j5BS1nhEzeZtLbJFdAK2G/9fJa38GN3K15KVJkQ
klgT5y7LSWCE+rQu1RZlf/xdmtykgtT70tiS5EYD2KbKhd66TzCJGSaGRQvxTcIcwrJC63qNycrl
rD8gl6CXYjZkRq3n0/XHri/iP/XrX4jMx/+BdFswbjLmi9E8HzrGtouwdhojq4Vx8d/y9gjpx4xc
9xP2AgcNOoe1XVm3NAchEtSdxeD1NQF10AJ0uIwntWVcVAm9RcK4a+2Zd50QNuI6aVFqKbgIWbSV
he5Y377ltyL1OxEl8UBfFEHvYus5F76tPgp7DAmUneyzThq5I+AoboCgSLoDAPnR4oxyyOgZwoAm
45Gyl68KQKlWuVO0mJ06LYi3SIPgw4iURUotmbf8/UHWePglSX7ly0+G5tYlEfi2ZxI4WxpzvycW
Dx2PPPSuYJnEtZBsUyc5gQxNYgJr59BC+KuM9Qlvj9AxBwJYQrPPM5oqNTtVoIK+VmCXxbVpmUQ+
Cvfszz1LlbZq4ooPrhWnLp+JqLuCEVr6mf1OSg7BTVKpraonAQOzmcCMKa9VX9BPFz/6tl0kDi7R
iPwjF9ZlRPZscPZqYZ8M1l1dQzABLCiNWyqp48Ou9bn4p2e1Bf44Gui8yf0tpK1xkda48kJYeg5p
Dt9yaetS29lALpqZvEfY1PJASU1kqV5SBB9N1afv0MjQF57arX3r/3YbHOeYB6hbz4NUVWQqpdd2
O9qonBxFJWlhPag68wjLa7L0N13pFd3YRKFOXYZqTbzbOt5rge6mMJBoPMPV3CqsAbxVVG6KpRD7
+fE9ozO+VAkystnKcun7u5CWrEFIs2aNLMK4a5kXv1ugPukWY6icEd7xS90u23maQ1XuNLlI/ErC
KqzzPAeUlAXIVtWTcDdSw2mM0Fgtf6bryHcHduJ0lv/ryUC7yPYTYhNTHQuTvXUpGGrBsuIJxBNB
swm/E35aEmb9ZWnJ4m2Cu+gl7N+bG5oCMvU6GyMygpO8IhL8THLD+wp44Q2ZeyDzvgn/5GPLS0U/
82xhp2B1FNQ26fVClWtITtx0Kojq0MFtlM/lZ2Zx84cqTh33ZLR5z/172P2hzUuhLmGgoAsXPIxs
nqC8WMoSJLFgrY9ETFV2tc0WLF3+4sF4CFnRMitbT1BBBvIKMGQH/G0A0kphyU8VALlBi2+wzgE3
PRY2EeUaad1GXIy2zyMfUg/bKUjkIeNsdz/wG4afP2w98k9Df/xLRZx6lnLhfY+/oZIheZycIPEA
GRM+nCSlbsC4kRTdpXCD3jDKp5DxSRB1NntXaRdCs74JRuRheHQT0nUJikRj6tuToRVYymd28cK5
kXQA7rNMy7hsQUiMg1kCYG/u9pmMlxrEMomdHakQksmgVJQ0MNLQ3k2vyQcWbKr0+zMSbkY0NTVa
f+yTQ9P997lKR6CEROM4bBv/HKIjWZ9elEb1ejvGEsYTPOTWi0LCVX6CpRpaezndHt4x4ajakWNr
ptZaM91IqSMebpfnz8szaNIpEUM82rnRLnzI1QmKvpUTXzh91EzKlP6+oJQA17ZMvRceb5xIsxXL
COoJ8c0hiHWXsZcmdkd6MFur9b8XPlTz1is71+yqv2Jmb12QdmOuJOQZeYY8tbWJy6/7RYUCdsXE
B7T31uL94u1PEXcnL6ZPcNhmMKsj9PnqUo6rl2f2A82Nvh2Tc9PJRyZl6X021tQ0Scs45ebRAvG8
9Lx0i+4lrx3w/zF/px5cZC4A87C2CytG9TR9wgwM3ByPHj95dzJRGHRNkX6cxle1GPsUJKvbRXkb
1auVfAU4YV+ufvmVjqk1CYaXoUMZCUHkulHCzJFekDqFWmhDGfi8kRogknoR0MpADoA3E7qzXtI7
eZYRfZLn5rbB+Fp6Ux41SsJid01rPPiwv2N8v836C0gPB/O3OHW0F6k7ZGZCFPE1cocRzDtJNZC9
psXqKlbSpf49vIo0PQuX/YgQLpiZaHwhuSKlKe4Sqoyh7UgPqGL74hWKwGvoszUn3y41+/tGFBFy
G5OOB3XeWdo6NxNA+htic0JXrxvpbkENc6M0EjZMQ1yOVk8SGtUg6S/FBw2LTFAXEW+ZYPdQ7wkT
IsbRs+/jPq8JgAnv+45Jp5m8KOobFcyNS+pdYAqZRhqk2D63EfCTeDfUiX8JkNy5GzokdvdYxuyC
so2vHNTMqz/heNji+/M/cWe1wB7pKtD9hr7DbIpj/GbieWLmiH0zsWUO114rfPCtkBje0XHr60WT
EyqkI9mkyMUFh2mCMGvBdw4w+xtHFDPP35IhclhZIJfwYsEa0Q9lkNqWVjPvj2rHuw1otGW+bh96
d63Mrw3RKMiGZSlKI8P9bgdmtNl+qtxtZSccDUvAbusMrhue1+odIyPn5KrBk5VJm3tliqAMDYo9
rYLqx/+jniREoXkdCcg6Kzh3kWAAACpGYVLkNOtNPOplgPasyfySdsUs0Z7Do3w+U4PQIM4YIrm6
r8h0oUnryxslZvi4vCHGxP/pf+lVbVTsPMOnQyk0yjNAQvxNZwF6zMayD+bNmUThk4ovMMsLOgiJ
cPKXHNqxWXer77sNqljHFnulU8xh0+uL/SSbTPvZh9G7vjfTQLX+cvyEeI8mJ6xBX26llVg9s/ER
0jsbQ8BEpsNuv2d+2Ul9yM9LmwpiI/rqjxkpjKB+z8p6TmTSMLlYC/L14JuHS9t8MAxpeexP5/Y9
n3dBHP+ckHF7w8vuzYjXC5ewipyVmpzhXo4OuCPdLa2iIyt7AZeTaOhKXBNPjD5FQW071fl1ux2q
9G0cQGIZszglWk2RfQLTJI5cAW/WF76DM7kxWNtr6YPspn/krxCVLtgapitY7ZAzAW7ANn0Bfmsv
G7S3Hv61SgBXP6dNbdW1ZSugMWF139O9sl2ZNBYnjCALpqcYDGlvHQd5mTc0k+reecAidIdj5twa
Cer4pitz3ei4BV16vXZHDGiDwre/jeLucVBSD/L5sk3pWWeEwGCiKhoUcPw89Li/GtWsXTYU3skv
//cv9/qGrOTfI0ZQuW02ytnz1CiHZI914ApaU9NyeW6dNVFHHqt/VhacPoFR8MV2X33+AnWRfFLa
RxDMvG2o8njD79cOAmyhP94eA8M/RaQsk3+3sLCWQBog6gf3yD4MPQj5I9lUKbFTX/3Zl8BugL5n
+Xg1GC47EP+bm0OcLUIEb1hsri29MA/qfA8tiHaXyug/iw16UIaDvbqOllnegwyVJ73JTHMJqX/C
sdV1lQUXBwBiXnarHMQkqzkGmjqGLQzkE3qWHUCbdE+Pv973ZiKxf89Y0b1kYVLWrjgtuEsXShjS
UCC6HLprrVnF0M6r8S9Lx9eB70YmFab8IDkxUN4qgEX0PZudoDOQnUW5p2ZaeU71MD47+CWnkQS1
ZKZnKmjx/Sfe1bY544EwAJp4qKxiveL+qxNE4/zLyXFSYhUKi9A/R27V0Mx8wtVl9PcG57w2eNvx
Vi87YhQtzL+4A93xE4EybJK2wOVhLBGu+3LXdLLs8QOrpIrtkzR0ePo4JjIoVQszfKNVBoKWf4WR
wYHj1kPtEgZLq/X++ImCZ9b9F+WOlH+po4tEknLzkJx3mDTrfoSxrOuzMiTUEsU56H26Rw1ymXnc
2Tmk/cLEIPyH3AD/FrYebdtuJkOqtVSTmEcdgh8F+Mt/vGGk0Kc/2QUbLLNuJKU8s0OAXhhssicj
zVw9/XZYdDYlb8EZUc0D50un/H6RqUHAx8A1SB+P9fUQ4oP9goqztuZs3sMhizmCYSnP+e5709oS
2aAnnNVcNsSTInmrR6BVrI36lj/7e/NhvGDIRuvN7n6+fy/HP6fdHlRHFAFz3vQuTEh3ocz98lCZ
/OJzNaE+xvi8MVqTlFl2K0BJcCmFfZ2QJRyhwL64nDx5By4Zu0svbAluZxAcxfUmOZpeiZKfrUM9
DPx1EHIuacNe2vQgu1fUH18tz3JRo/jSqg+x8yJhtvOoHltiEUxFMtw+utX1JrrB56py1Sq/pLud
aJuyQ4cAIcy9VfwVQnfMnQK9vqxWKrFld1/KI3C3gozhOnfnLFM1MUblo8wm6RBGCPn5BbhtMQNH
TjkCBRPzZGQyNOCiI0/gFgAzRpa1m5+SCsUQf5tWhm3SriB8Qd944ES6oLH4b/M1h7VEW7AQPT6c
PkCQSX8+c0s9+7nxPmTLWLQI3CJZsntySaZ0R+hBGyoca3RzaRiHZY4ENGp0UU8p944rz485DiTQ
SIkkDjmS784PHbETYKmYjJKvyDoeFN9+OXy1LLFOA4qE9ze5D8Z/UDJMXvgnhIGHadsQ3MaJAMXm
S/n6rVdTWRE5MBNpsZbMqwLujTjRm5uQIShw+fhqQMFwEln9HZBRoz1eXtsq7jdHLwZScA63pMQV
fVQvjh715n+ldWiB0gfqPlUv52/2yMaUlGnF+uczzddsrXQcd9Cwa6G6CrWH+iZBglGHbb5Xj3BY
T90ysaZJGSICmvDyJao1qH5fQOPPJEfd3ZvYOVM8a0y18IuKJm2BZ2Yoj+/E9TVlqDrzdQi1TkQu
RD66QDB7FaM2WFI5ENB1TslcGcdMWyhct0NVsatqp5M+JojKwxEix4RItUpDFU7MgX2QfVwsLfrj
w/nqIfCiAdnnksMhNmSpDdnFEMUG2i/ArE/xUo4+NI2YE6JZ7SIY40guh6WAd+OLu1QXga+su6Ho
9y0XqpoZju9yNQ8GxRUoZhqpKCjQID46qmGxEL7DICbDYhjzLL6gG9hvOyAH/F6tT2/+pQYDgR1F
lQ0CIWUUo1YCWReMqnIMgXJfLA98xtns7/Qd5kqZNwLUUFpgFyH1i8WxTN9764fjhV7bujki+nSp
3UkUjEa+MMQiODM3ecnKVZB0Sp6PB7qD8AGBrH4zze2SCPZOeTV6UHJZPmSslvrpqWKyr5OhnKu8
Mhf69aFkuc/a580nFcX2nR4K46T2e5yDmVHX9s/QUgW8Ot/dgqmzRUGOJw9qR/ZvgmUnOamb2g5w
MKkO+ZaIKzJ1mBP5puWbW6OeLYq1rZRYNXNcODiU0cwav7fZSkHGvY7xVFjzxKoq87XfdPHGGy7b
VmKAE56CprgGmghdA39iWczkVx7doEdOaejtX0lL+AhqHrUe62/ROTXa35lmU52gXRyYWq5aBXfY
Qr2VxjUsgytPYMwbpGyrt7GR2rlIK8dMoztaEXdYuHG8b4IIIxZFY/UBwmJrtEKm7QxfK7ujLnkd
GFNkL1VbTJqc7zw22EE0dfvtfyzAxhaasFWPxCPCU3qY62VG72MJeuS+6g5Jtkvvg8t2Szgp27PJ
SLTOzrCmYviNXr8xNfWX/5z3nh2FgpiXntfxx2Jpk8koEQXgHlZNoy2P52ykSXfYMbCIffHW3Sqr
MZH2cgO+nye9Tg0Cg0l2+kuKsc07k9BEhyCHUTuiKF97S4pWSs77FNFcJQazX6P4DioVT4/oquDO
aRRCGfFZuvFiuaDrvdGbhar8TGOeJG3HFoLEZrfUQN0Wk0jHXaEK61ACivW5mjxtE+af/1DeUaUR
Nj1HpI2dvtgi++O7h+x5RGbrrJ/kHQ9GoXdL2cJd6dlfhwCNVLG01juH9UDU+CzHTVJ+zLFzQckc
o1kYApJdqmKPY+5dBVLGtzocIaJk6NKyGJNeQtMvoRrAlVNlULlg1ZC00WKD+lFCmm4QMCEcu39t
p5fMFI3I4w96CfGU8qMXVsIgy4MRnpknpQA5VMzFGq4mlGbCW2bMgiGNYQ92gx+/jYeaLeZgH1Z7
kaIjH2+5H5iZQXhbOx+vZQe6BC1TuemvFDJyOuvfoA6MTUen5+oU1yfL7beJ2zp146PjltNUGWs1
/0xq5iqa+MJDMQvRJ61IImF96gybwZNJR4jbGd0S286UlPjSBvd+IdmASiXhAlBW42rBD+1PLApK
r+lPfKoaPF8RVLduJamJ3nYxkA5TrcAAkfgPYoiZ5GGouZt01Sre/yfLyRXQ14l8uU05TYP0QZJ0
vITehnax85AEWhnrsOV6ycXCz0W5G1pTIZe2MLJIhF9pwrnw38/zgbVofYNGOyZJlih05MbLwDVI
tT2fqmQPfosVRXWPuTYMiBGRtOVG+X2aY+zqmwsOO/1Cl+zYLkMbdkI1WU3t6PVTzx3C+9wnxkHV
imPIaAfslezfZI2g1/UzKG/Nm4amau8OG2xnmlT0FS0iJlpk6JLwS0ChIv0uTa5FRTc+B08ZKq79
R2sMhls8unln+dwznriYirug1zGYo+PLZXMImDryT87ipX9uZj0FLvd7uJVeeHoZGuhNUiUoii6D
eceimCHGjwna+uRHtjKoNueKoPZGbDkvyfJYisieVietn2BRM+2rzo/o+ai/KS1W2TXrcH8yHmlh
v5Sd0PPcbgP9O6+XHIszP9KkT8UA7em6ZT3uxtRW0bHn31DkhltSHvDoF4pM5Sdb27NBte7k83MG
RaN+LUBrJwIqENq7kP4wzs7aiPB1XAzwBCh/pF1MLZKoGrvfrC4DLgC7tdJQ3f2qM5tXV0KctC4O
DblUn+WR1WNVONnAWOSQhBAYu271y0cbD9zQm9FcEDmgD/YnjJoGUVcP/UIplqOn33uKg2LS11II
9JODNBj7ZBtnHTuW/uaXKGBWE6oIQZPo7iMhM/ZPFOblqUvXoLOXt3SOvjJ1yWmIZryW9EQ3EIu3
VAqMrs0xzbScOFsqz/G1BtjNn34ScZMW8XoZ8SyHErYgZGsx50R1XWRVcoqBdXPZ0LjdYHi7Zz+K
SLhtft5HWvpUABYxHLW3G7J3F9BAQCimlmI4GW3o/e0chJ190/7qeOYCa1+O4z7MabWZKBVmsoQj
cdArhyQKD/qTqg8QZGtwwX66W9iwakeCCONp8Lk+UgXV/AIBBDUdGq+HDBPrHtvy6L+i5swAr6/3
OyUi1XZyo24aeyqgI6WJx3Rg4NgDyV9K9AjTICCb3pmfZPZ0vx53nS22ZEmYIZFVsyNs0humrQA1
g0Y0BUrdjp4wbzEQqhF0z/PuBM3XGGyDQjep8lIcCu5Rclrlztmcv9IujNyUKjztPmtznpt3sybs
Ay3Ox9WA3DNG2kq2EEOuRjLFC3LwPvrJ1AXO2dmXpgXMMgsDBLSzO1UPN5ZOqW0vhXaAYrrUyq5g
QF0ChKF5barhx4S95GrWSPBXnr4TVZq5wup8rQJDkkazJDNudnZvtF9wOvCbsC7agbidQTVPws7/
2eFtOr0TGs3uCAcuA5tH/wHS10Tu23hiJ8Qvg9jFPs5v1xgIHx1DaPf4weFyNgui2j//HYa1jbO6
m6JcxLTeM1LNfl7Af1OVedGwZdGog3vUVOagGnzvFJTfROjEw+6sNavkjHTXcu+cJY3rHptC5eJq
MhWMkot0cZ5JDbdxicZJxXVF9zVES3IF/wH0Tis4ZxkZXnSCEKhlRJg4zaqtRoJymYxZN1eojm6O
XVhxRln9gdNCJfhCTE4mD4JL1xJnzKYiXW/F2+k+3lyx1UcRy9TDj5DgC8BjzJvek7GKVnFoX0Ho
Y7qrZDrxk/tETtVz/nQvBEIQP+JI/QxxwWP+YI/zuxpdAz3eNxnogsRJbbt4XXbJLn54jhIb8qpp
Vq8gLGVloJbNgJn0cDTmU/mClzyLeWTPjQp71mgyf8FMO1Vv0feRRd+wNBdMs8R0QdYkwV2OazmS
gMxYqF57wx4sdxkwC0p4D4MCEbSx3QYBes0t4PKQpJWBi9Xo97nu/2iavUklLF3mUw13cIC0NcOD
c5IV8nnqTASitJdn8b7dPkql9PebRr3YxLyWBZbGk8v/UNCw23JpQgDYypdk2+4aR/pTcPP5nB3r
gTTLC8CihuVI0HO03Q6aiLz+wsF0dPIDPGreXhJmi1alAVXC4jqMGuud37EAFJHkHWPVfwRTGpZH
P8GUiNYJLlnau55GXgAWbL43f13bLMySNSdcjq/rO6YJnNF071yytuK7NJ1bJ5b0Hd4KkFiFV7bp
ecG5zoXmLEcRbmjdNUDsLPVICGuQxZuFgitlKULisYRRIXHIQ+yBj7j5QDIJgB3eV/zpVNvyfHzu
98DGQNXQCuGeqaAFcKJ6FdpIaHjzwG8o8RZlB7ONhypipcZ5Bm3lFAqrQL5MptAl+1QnUDfUwW8F
+uK4LJPZjU8QU4/V/fCidcxvEDTCfahehralf8nLK8+iJfJbOXq/Sg2kincgS3ibwcj2jndtJQbL
ve20KxLRsnxxbR0eOWDVnTlDvU+Y3SJyFvF0jejneMWJL6cnRt+VQiZxkd19rtYDmbYazPHk+Ew3
ETKoqIFMYTCrpeRg3GFzYEgQfOZwUpWUxSgXNcSiETNqHvtUChtLFk6clN6S+BgpxHCvPkl3msvJ
Lh+gPtduiiGEp55giOufZcHFhEtPz7ZDJEuBZwR9ICjjEH+ESjB3Z9brByFkJAsUkCYAHHvaBjWr
BOBE+5DTZ/IGTFMtaegjMOvZjv74rvT0LXSj0i/YcqTXLCvxI2SHaYHSdiIm8ai6HTYp2Ox6777I
QmlUlzj6oWCdDvtzF/pMJBfA9uHuBMHlq+btKeq46scwECvZu+hvd3udyjxdHn05aCJhIrXuSO12
5p4G200Rf3vRFbx+83XNLjrZwTNvhO5DTBFoll8I3lbkMD93ormfhAme4lFOazJc66dFA2atcNsQ
hSP7jdu3MQn6upEZysy+cw7I+EGh/a7ZDJwAhBjJaifjNF+JWTI3uhVzCV2D+oXH27gz1LA/RSWX
e0PQaKOrOI1guB+yIUxPalEc6KouX3H3nr5s/EnoNpqYJggN1Z3rR796XblukHOqMalHp/vL8nFY
kEEwEuhzRcrOKojKokQm6xDE5qa3Sc9NRggNPsWFuoaWP48dATfX9DGvT9xBce9L3gZFx371ZsPl
zs6s/Cq7becP/zRNENDJE3g7k1J5iql5vZ3wMdjgdjFsQnXKsfYcrEwMfonf2nAflAjmcx0KL3v5
UyuNeg2K5BBTSTKTvrPOmPwO1m6TyXQOXsqT3WuC8M2B4Tt+2M53dlREn9IrcbKR0Iq5usbRx/7q
j0Va7kioGcsNzBdkZ7wPOgIYndUGHKs1gk0VihTRC8WUdaRP7ei/ddqO26cKraCyI8tpy6l8u2kk
I7edmmGLVbJB38PorjjDCcbTQASVxHb23dXLd6o4yOhHPprpNIG2NJQiW8/ESgkTXu5TxuWxNGdC
vzxcpR+idzyEfOmmsxdbvelX8WHNI6G+ph0IlwZXYI/IHjy/XrQtPp35sbzTbsbBgaHaRzHA3jJM
L9CDHlp1/2Af87F6lcJ+kBBAHuGK8tA8rta3YvnAbE8E7sSxmCAQK8ZOZSRfwIl/BfarwFyLH2Ln
CMPIbgdJ8QwfNT08YVlQkY13KPXCEruzw1oit4fg37ebvQn6DP7aKG7ErWooBsQnQbFwdjAyj/BL
GqPvuYhYnPwKrK09NbE2KmEf4BU9G+6DewiIyutTymbEMKgpznS6EJzSoagjcd7KIBR4i8GXb51v
rFNv1Xiu/0SZOUZQkGXQE8MRuP1F1poUY2QEO1rnnYGUlKunHgsNeU/A5pIEv5Ss0K+3dpEpk4xN
jvMFj5wuiczkHMVdWNmtb362H8Kln/WPs9sEzfgD4nbugn/edpejjQK5aPA0RhM2GtwyAFKnVbey
fyUbBa5AsMl1VaxFHcwGfDQ3E/86+O1eHZichA2wayFijBcyAFDaDLzoB+s2MYlnqL2r0V9308US
71z/mRAjaBb9jLA5p+mlx073Snaytw/x52aAZsEIA1xfcL3sZFfmb5obks4cqyB+DPM1Ww78nzhj
SGMlS78ZdzahlIy8JfRwEsLCo2J0P0s/xCTaNYVcyI3hviPqdSS0JzO4NILXbz8SSK5xMBjCT3yh
RMExNqbzlxvk3eAvjkM9Acq/A6hqRUz5Qoelfh9kY/fuXf7hopKm3qEBIPJYXGVRS1PSZpNTaPqp
M8rc3hom0hzRvoQOPBLLB85/qgZbfoM/CrCRAHufE8H1f9hGriEx3knWsniyFLBDNyic7pKxULlM
8LECrQTcNKRnrV71kN377Bd2NNGcvuekOlZ+1CSG7aAAZnyb1IGjEoCnJ9m7sLjy6RrWj2EjL5HL
2KodZ4QSfahI/XEbbq8y4VwROwXurV+jvQoekqSSKqX0TwoGrKCqIA587TRAI/YQW+RvdUMT9Dql
Kq0/92uJIs3LNiXeloBLxYuTtwNFgzlS8V0MTDQzXwXZYKAdOQrGGNS5iPq5aEnOpttq9NmYNEmG
YM0SJJTmftzzNDcWtiyE6nvBmW9dOt6/ir5bmPcd13Nm64pWaxC6Aje3Or/iw1P2N19OVAUEd0+2
R2z+rjFJkVDJ2EjrCq+U9QVT06j0cgqhb1RbEG3ShnnwJiRoJQ+UrUvVpAvyrITk4QJJNA/xN4YN
6W3+qxYIowCIskVRqmgfZIavYIjkS6N4NKRQUqcUDva1QQIsSY+5lgXnTBNuVbxNEf3pE+lVZHEw
r7HCXn/p8wW2jdm7BydgsNOQ+5WaNwolipPuSWoS/f/n2PjWfXfdO7SUf0185/+mbLX8UdkzfiOn
V+2ofNvdxtmJgca7a51Bl7enztkvwzyaw0sG/r1oK0oOF5RSCC/05xubbUHeEXNgOfOy33Y9gIiQ
GZw8QdYvByiIXww9dfDm7VEhn0MmkpUe4Kmv0xUSRKNqiqtAko0z+QvmF9aQvu2vP+y4XfdXNTK0
hgBWhRHsxNcEwu//h5RdwBessSn4zdBa2GWx6Vbt+GGIIQKhH4tdkdknQJIut5U2O8p9wF+j5yVu
NwwRmBYIf/wFnp7XuX84MGl8L7oY3TCE2bZnpsrBkGmgeOk0fIa2675iKUaOXrbH/H5+FfzCf+zL
XYzMwNywS4LRyYaTGdlSfwmVyRUkqGXBOWdfv9hDDqhJ4wLQdBhUk4cIms0k0E75W02RfckcDwMi
owbW7Z6iwZPfKZOV0CseqoXFzLGjp0OX0c5ykzYjGRqq/z/eUjaq1CnPljYDVTmxvXI59iAprglO
RBJuw8Eh3U/AKXZgt9ehL0fN3Ppdol2sGydvFUaPfsJOdMJ3qL+E3kcTmktdMxf7kFqXLHFGRSSf
VBuzLKvaHwQQn9z86/eFzZLImOD0wWxTXY5KTLpzBOIt64JlAJKwusyBwyUYeJih/UHXnUzQT/AB
v8iLvGEcQXD2NoILm08Sz09gx4Qv+qG9XY5IroCRRiP5EudVDn3SuoXHApOB97KyKXfrBx/JBRMM
x2KdYZPBSo1nnn8a58lLe9fejrA/NUGbXXnrITHokw+hH69620iHkJZsple+HnVYu9dM00YU1BLk
Lcp37LvOtry53MBr0OX2gs5/hveqNGLKjnaM05H/Cw5TCuE+NsEfrA/zDul8Q4IVmwNhA0nJOPzf
IWM8pnEAsTSmmRFQNs9CnIkxEvJZjXcbr/criFkK/S0w41AZxoAGSFrtlbbFIutj4uoU6mpV4Ows
L9toFA0u5igZKgvH6EThs+xk6mGQUCDKYlWBbGo1ju5UwgV5C4xe9WmvGlYb9baNU8WT62ZYEgdZ
sGuGiJfO1uUVNN3Yh3Bt2sCXQ0IUN5eNEBlEwg9130MRQFkdbRm+H8UsO+1TCRyaDL66t0+kJyR/
9+j+WwH2rR3ylAPCC3hoXHKXxSAu8MnP7Z6Ex1ZROD6ErmqfHBaY/HUuBlweEwQumWcX3AKnUuWX
dXCrMTi/e4E9yocicZ/MBHvZeHveCMSPXWL6W9xYPaBwiisIzleWMcZB8nfLqWQUiHcB/SYDSkSN
Q2VUNkZVaeTdP6bikEjaPK3kCBzH6pudyobaFZfns6+BHTEAQBbJ8qBuDAHoYM60wRxJIMFuqJFc
+HBLgETu+o14uj4gJBvr0bS4lQl1aeexzYRqaV+GlpcK6/nOe6/L3EtuVi3XQ/TON0ZkxVeUc33H
xVXEyubTMCHSM8Sauip+Tu55iHBWS9ULAIKWXH4BU/SqeApxAM48vA4I/xbALpJdaCn6YeJJ6s9O
80SmW7djvwFRwDUnS2skUMO9Qnlcp1MssHbJuQr4nA4yAU7K4bSZBetLWCwOf7tcOChebfExe7cz
R0LjFYROswvZX9013jAxH+/4P5ioPBi9hU2cajCUvEAyi/4JHHC3J+JxtczKuNk3ICevhAQ1Azje
WvqYKcU2e8j4ADxfoLYwfRDRLgT3TP7jeclY8s+/mULIbzXssM+F/H7sIZzKjqofrZEn9eQ1LbNq
UqmgR8CIEmXXzEMvd8ID6tMK5J6syU8AxnmBHaV0OQyAyKasstOI21YEbfs26bf9o0JR1CZJ/9FC
v59pVVVegvkr4iqYNDyZ192YQl5IFsRF/MN0F4l7ZhEEhnYlcl1GCap3Rh6w2gkM4mMZIy+t3hoj
VF7Aq2FqXOygooV8zDq+f1D+oeAXZK52oGaFxjLkiUzOv6Feutcg2yezILf19VHLJidJEc87xdHT
6llNluGbOIjurZUJ6YIkKZnW62JGxRhXWtzG/oMHMiuIYQ2je5xd9FOK5MvbGapsoz781ATZI8il
uQxY39iyFpDdnD7ql4yik90q
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n245_6;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n353_6;
wire n346_6;
wire n341_6;
wire n810_7;
wire n245_7;
wire n581_7;
wire n544_5;
wire n544_6;
wire n544_7;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_14;
wire n262_15;
wire n265_13;
wire n268_12;
wire n468_11;
wire n471_12;
wire n320_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_main_timer_12_11;
wire n259_15;
wire ff_main_timer_12_13;
wire n316_13;
wire n356_7;
wire n291_6;
wire n810_9;
wire n10_6;
wire n581_9;
wire n390_6;
wire n810_11;
wire n387_5;
wire n356_9;
wire n527_15;
wire n302_5;
wire n463_9;
wire ff_sdr_address_9_7;
wire n471_14;
wire n271_15;
wire n265_16;
wire n529_11;
wire n21_8;
wire ff_write_11;
wire n342_9;
wire n344_9;
wire n348_9;
wire n352_10;
wire n354_9;
wire n371_6;
wire n383_6;
wire n383_8;
wire ff_main_timer_14_19;
wire n917_6;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_6) 
);
defparam n10_s0.INIT=8'hE0;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n245_7) 
);
defparam n245_s3.INIT=16'h4000;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(n544_7),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_6),
    .I1(n581_9) 
);
defparam n523_s20.INIT=4'hE;
  LUT2 n274_s5 (
    .F(n274_9),
    .I0(n245_6),
    .I1(ff_write_9) 
);
defparam n274_s5.INIT=4'hE;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13),
    .I2(ff_main_state[4]),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n274_9),
    .I1(n262_14),
    .I2(n262_15),
    .I3(n10_6) 
);
defparam n262_s9.INIT=16'hFFFE;
  LUT3 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n259_14),
    .I2(n265_16) 
);
defparam n265_s8.INIT=8'h4F;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n259_14),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(n259_14) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(n371_6),
    .I1(ff_main_timer[0]),
    .I2(ff_main_timer_12_13) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(ff_sdr_ready),
    .I1(n581_9),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT3 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n544_7),
    .I2(n390_6) 
);
defparam n468_s5.INIT=8'h01;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(n471_14),
    .I1(ff_wdata_mask[3]),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n471_14),
    .I1(ff_wdata_mask[2]),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(n471_14),
    .I1(ff_wdata_mask[1]),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(n471_14),
    .I1(ff_wdata_mask[0]),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_row_address[6]),
    .I1(n245_6),
    .I2(n262_15),
    .I3(ff_col_address[6]) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_row_address[4]),
    .I1(n245_6),
    .I2(n262_15),
    .I3(ff_col_address[4]) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_row_address[3]),
    .I1(n245_6),
    .I2(n262_15),
    .I3(ff_col_address[3]) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_row_address[2]),
    .I1(n245_6),
    .I2(n262_15),
    .I3(ff_col_address[2]) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_row_address[1]),
    .I1(n245_6),
    .I2(n262_15),
    .I3(ff_col_address[1]) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_row_address[0]),
    .I1(n245_6),
    .I2(n262_15),
    .I3(ff_col_address[0]) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n20_s1 (
    .F(n20_6),
    .I0(n10_6),
    .I1(w_sdram_refresh) 
);
defparam n20_s1.INIT=4'h8;
  LUT3 n463_s1 (
    .F(n463_6),
    .I0(n463_9),
    .I1(n387_5),
    .I2(n390_6) 
);
defparam n463_s1.INIT=8'h01;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(n320_11),
    .I1(ff_main_timer[4]) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n316_13),
    .I2(n314_11),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_9),
    .I1(n544_7),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hAC;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n316_13),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n245_s4.INIT=4'h4;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n581_s4.INIT=4'h4;
  LUT2 n544_s2 (
    .F(n544_5),
    .I0(n245_6),
    .I1(ff_row_address[5]) 
);
defparam n544_s2.INIT=4'h8;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n262_15),
    .I1(ff_col_address[5]),
    .I2(n523_24),
    .I3(O_sdram_addr_d_5) 
);
defparam n544_s3.INIT=16'h7077;
  LUT3 n544_s4 (
    .F(n544_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_7) 
);
defparam n544_s4.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer_12_10),
    .I3(ff_main_timer_12_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=4'h1;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(n581_9),
    .I1(ff_do_refresh) 
);
defparam n259_s8.INIT=4'h8;
  LUT3 n259_s9 (
    .F(n259_13),
    .I0(n268_12),
    .I1(n259_15),
    .I2(ff_main_state[3]) 
);
defparam n259_s9.INIT=8'h40;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[4]),
    .I1(n581_7),
    .I2(n245_6),
    .I3(ff_write_9) 
);
defparam n259_s10.INIT=16'h000B;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n268_12),
    .I1(n259_15),
    .I2(ff_main_state[3]),
    .I3(n259_14) 
);
defparam n262_s10.INIT=16'hB400;
  LUT2 n262_s11 (
    .F(n262_15),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n262_s11.INIT=4'h4;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n268_12),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h40BF;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_8),
    .I1(ff_main_timer_12_7),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n268_s8.INIT=16'h0F77;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(n581_9),
    .I3(n471_12) 
);
defparam n468_s6.INIT=16'h4F00;
  LUT4 n471_s7 (
    .F(n471_12),
    .I0(n245_6),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(ff_sdr_ready) 
);
defparam n471_s7.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(n316_13),
    .I3(n314_11) 
);
defparam n312_s5.INIT=16'h1000;
  LUT4 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n352_s2.INIT=16'hFE01;
  LUT3 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s5.INIT=8'h01;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT2 ff_main_timer_12_s7 (
    .F(ff_main_timer_12_11),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s7.INIT=4'h1;
  LUT3 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n259_s11.INIT=8'h80;
  LUT3 ff_main_timer_12_s8 (
    .F(ff_main_timer_12_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s8.INIT=8'hFD;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s3.INIT=8'h01;
  LUT4 n291_s2 (
    .F(n291_6),
    .I0(ff_main_timer_12_13),
    .I1(n810_11),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n291_s2.INIT=16'h0004;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n245_7) 
);
defparam n10_s2.INIT=16'h1000;
  LUT4 n581_s5 (
    .F(n581_9),
    .I0(n245_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n581_s5.INIT=16'h2000;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n245_7) 
);
defparam n390_s2.INIT=16'h0100;
  LUT3 n810_s6 (
    .F(n810_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s6.INIT=8'h10;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_7) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s4 (
    .F(n356_9),
    .I0(n356_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n356_s4.INIT=8'h02;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_7),
    .I3(ff_sdr_ready) 
);
defparam n527_s8.INIT=16'h00BF;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_13),
    .I1(n810_11),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(n262_15),
    .I1(n245_6),
    .I2(n581_9),
    .I3(ff_sdr_ready) 
);
defparam n463_s3.INIT=16'h5400;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_6),
    .I1(n581_9),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s8 (
    .F(n471_14),
    .I0(ff_do_refresh),
    .I1(n581_9),
    .I2(ff_write) 
);
defparam n471_s8.INIT=8'h40;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(n371_6) 
);
defparam n271_s10.INIT=16'h0045;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(n383_6),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(n245_6) 
);
defparam n265_s11.INIT=16'h0045;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_do_refresh),
    .I1(n581_9),
    .I2(ff_col_address[7]) 
);
defparam n529_s6.INIT=8'h40;
  LUT4 n21_s2 (
    .F(n21_8),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_6),
    .I3(w_sdram_write) 
);
defparam n21_s2.INIT=16'hE000;
  LUT4 ff_write_s5 (
    .F(ff_write_11),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_6),
    .I3(ff_write_9) 
);
defparam ff_write_s5.INIT=16'hFFE0;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_13),
    .I2(n371_6),
    .I3(ff_main_timer[13]) 
);
defparam n342_s3.INIT=16'h0708;
  LUT4 n344_s3 (
    .F(n344_9),
    .I0(ff_main_timer_12_13),
    .I1(n312_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s3.INIT=16'h0708;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_13),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n352_s4 (
    .F(n352_10),
    .I0(ff_main_timer[3]),
    .I1(n352_7),
    .I2(n371_6),
    .I3(ff_main_timer_12_13) 
);
defparam n352_s4.INIT=16'h0C0A;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_13),
    .I2(n371_6),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[2]) 
);
defparam n383_s2.INIT=16'h0100;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(n356_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF02;
  LUT4 ff_main_timer_14_s7 (
    .F(ff_main_timer_14_19),
    .I0(n371_6),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_14_s7.INIT=16'hFFFB;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_reset_n2_1) 
);
defparam n917_s2.INIT=16'hDFFF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_6),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_8),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_19),
    .SET(n356_9) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_19),
    .SET(n356_9) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_19),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_9) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_11_s5 (
    .Q(ff_main_timer[11]),
    .D(n344_9),
    .CLK(clk85m),
    .SET(n356_9) 
);
defparam ff_main_timer_11_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_9) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n352_10),
    .CLK(clk85m),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n133_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n122_86;
wire ff_sending_6;
wire ff_state_5_8;
wire n111_89;
wire n112_88;
wire n114_88;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n132_6;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n119_87;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_count_12_11;
wire n111_91;
wire n172_5;
wire ff_send_data_23_10;
wire n111_92;
wire n172_6;
wire ff_send_data_23_11;
wire n111_94;
wire n172_8;
wire n132_9;
wire n131_9;
wire n108_84;
wire n104_94;
wire n121_88;
wire n138_8;
wire n135_8;
wire n132_11;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire ff_send_data_23_13;
wire n115_91;
wire ff_count_14_11;
wire n119_89;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_8),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(ff_count[14]),
    .I1(n172_8),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n172_8),
    .I1(n128_6),
    .I2(n128_7),
    .I3(ff_count[10]) 
);
defparam n128_s2.INIT=16'h0BB0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_8),
    .I2(ff_count[7]),
    .I3(n131_9) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_8),
    .I1(n128_6),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(ff_send_data[20]),
    .I1(w_green[5]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hCA;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(ff_send_data[19]),
    .I1(w_green[4]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hCA;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(ff_send_data[12]),
    .I1(w_red[5]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hCA;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(ff_send_data[4]),
    .I1(w_blue[5]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hCA;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n102_s80.INIT=16'h00F8;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n102_94),
    .I1(n102_93),
    .I2(ff_state[4]) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n102_94),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(n102_94),
    .I1(ff_state[0]) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_89),
    .I1(n119_87),
    .I2(ff_count[4]),
    .I3(n128_6) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_89),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(n128_6) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n128_6),
    .I1(n104_91),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF80;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(n128_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_91),
    .I2(n111_94) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n128_s3.INIT=4'h8;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT4 n132_s3 (
    .F(n132_6),
    .I0(n104_91),
    .I1(n172_5),
    .I2(ff_send_data[23]),
    .I3(ff_state[0]) 
);
defparam n132_s3.INIT=16'h0DCC;
  LUT2 n133_s3 (
    .F(n133_6),
    .I0(ff_count[4]),
    .I1(n119_87) 
);
defparam n133_s3.INIT=4'h4;
  LUT4 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n135_s3.INIT=16'hFE01;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT4 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n102_s82.INIT=16'hFE00;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT4 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n104_s80.INIT=16'h7F80;
  LUT4 n119_s81 (
    .F(n119_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n119_s81.INIT=16'h0001;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n102_94),
    .I2(n131_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam ff_sending_s4.INIT=16'h0100;
  LUT4 ff_count_12_s6 (
    .F(ff_count_12_11),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(n102_94) 
);
defparam ff_count_12_s6.INIT=16'h004F;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT2 n172_s2 (
    .F(n172_5),
    .I0(ff_state[1]),
    .I1(n172_6) 
);
defparam n172_s2.INIT=4'h4;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n111_92),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h1000;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 n172_s3 (
    .F(n172_6),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n172_s3.INIT=16'h0001;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT3 n172_s4 (
    .F(n172_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n172_6) 
);
defparam n172_s4.INIT=8'h10;
  LUT4 n132_s5 (
    .F(n132_9),
    .I0(ff_count[5]),
    .I1(ff_count[4]),
    .I2(n119_87),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[4]),
    .I3(n119_87) 
);
defparam n131_s5.INIT=16'h0100;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT3 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92) 
);
defparam n104_s81.INIT=8'h70;
  LUT4 n121_s81 (
    .F(n121_88),
    .I0(n119_89),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n121_86) 
);
defparam n121_s81.INIT=16'h7F00;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n172_8),
    .I1(n111_94),
    .I2(n131_6),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00BF;
  LUT4 n135_s4 (
    .F(n135_8),
    .I0(n135_6),
    .I1(n132_6),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n135_s4.INIT=16'hCAAA;
  LUT4 n132_s6 (
    .F(n132_11),
    .I0(n132_6),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n132_9) 
);
defparam n132_s6.INIT=16'h7F00;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(w_green[4]) 
);
defparam n321_s2.INIT=16'h4000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_13),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_8),
    .I3(ff_send_data_23_9) 
);
defparam ff_send_data_23_s7.INIT=16'hFF40;
  LUT4 n115_s82 (
    .F(n115_91),
    .I0(ff_count_12_11),
    .I1(n131_6),
    .I2(n111_94),
    .I3(ff_count[8]) 
);
defparam n115_s82.INIT=16'h4F30;
  LUT3 ff_count_14_s4 (
    .F(ff_count_14_11),
    .I0(ff_count_12_11),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam ff_count_14_s4.INIT=8'hBF;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s82.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_88),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_13),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_11),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_8),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_11),
    .CLEAR(n36_6) 
);
  DFFC ff_count_8_s5 (
    .Q(ff_count[8]),
    .D(n115_91),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s5.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n31_3,
  n28_4,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n31_3;
input n28_4;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n240_8;
wire n339_9;
wire n298_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n63_6;
wire n62_6;
wire n60_6;
wire n59_6;
wire n57_6;
wire n56_6;
wire n54_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n54_7;
wire n53_7;
wire n51_7;
wire n46_7;
wire n44_7;
wire n60_8;
wire n57_8;
wire n54_8;
wire n45_8;
wire n49_9;
wire n45_10;
wire n49_11;
wire n53_9;
wire n57_10;
wire n60_10;
wire ff_wr_11;
wire n55_9;
wire n58_9;
wire n61_9;
wire n64_9;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire n44_9;
wire n48_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(n472_4),
    .I2(ff_on),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_counter[25]),
    .I1(n472_4),
    .I2(ff_on),
    .I3(ff_wr_11) 
);
defparam ff_wr_s3.INIT=16'h40FF;
  LUT4 n240_s3 (
    .F(n240_8),
    .I0(w_pulse1),
    .I1(w_pulse2),
    .I2(n31_3),
    .I3(w_bus_valid) 
);
defparam n240_s3.INIT=16'h1000;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(n339_10),
    .I1(w_pulse1) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n298_s4 (
    .F(n298_9),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s4.INIT=16'h0100;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_10),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_10),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_10),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_10),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(ff_counter[14]),
    .I1(n53_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hFBF4;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(n51_7),
    .I2(ff_counter[16]) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_7),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(n49_11),
    .I2(ff_counter[18]) 
);
defparam n49_s1.INIT=8'hBE;
  LUT3 n48_s1 (
    .F(n48_6),
    .I0(n605_3),
    .I1(n48_9),
    .I2(ff_counter[19]) 
);
defparam n48_s1.INIT=8'hBE;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(ff_counter[19]),
    .I1(n48_9),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hFBF4;
  LUT3 n46_s1 (
    .F(n46_6),
    .I0(n605_3),
    .I1(n46_7),
    .I2(ff_counter[21]) 
);
defparam n46_s1.INIT=8'hBE;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(n45_10),
    .I2(ff_counter[22]) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(ff_counter[23]),
    .I1(n44_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hFBF4;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]),
    .I2(ff_counter[24]),
    .I3(n45_10) 
);
defparam n472_s1.INIT=16'h0100;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT4 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n64_s2.INIT=16'h01FE;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT4 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7),
    .I3(ff_counter[6]) 
);
defparam n61_s2.INIT=16'h10EF;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_10),
    .I3(ff_counter[9]) 
);
defparam n58_s2.INIT=16'h10EF;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_10),
    .I3(ff_counter[12]) 
);
defparam n55_s2.INIT=16'h10EF;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(n63_7),
    .I1(n60_8),
    .I2(n57_8),
    .I3(n54_8) 
);
defparam n54_s2.INIT=16'h8000;
  LUT2 n53_s2 (
    .F(n53_7),
    .I0(ff_counter[13]),
    .I1(n54_7) 
);
defparam n53_s2.INIT=4'h4;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(n54_7) 
);
defparam n51_s2.INIT=16'h0100;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(n49_11) 
);
defparam n46_s2.INIT=16'h0100;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(ff_counter[22]),
    .I1(n45_10) 
);
defparam n44_s2.INIT=4'h4;
  LUT3 n60_s3 (
    .F(n60_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]) 
);
defparam n60_s3.INIT=8'h01;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]) 
);
defparam n54_s3.INIT=8'h01;
  LUT4 n45_s3 (
    .F(n45_8),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam n45_s3.INIT=16'h0001;
  LUT4 n49_s4 (
    .F(n49_9),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[17]) 
);
defparam n49_s4.INIT=16'h0001;
  LUT4 n45_s4 (
    .F(n45_10),
    .I0(n54_7),
    .I1(ff_counter[16]),
    .I2(n49_9),
    .I3(n45_8) 
);
defparam n45_s4.INIT=16'h2000;
  LUT3 n49_s5 (
    .F(n49_11),
    .I0(n54_7),
    .I1(ff_counter[16]),
    .I2(n49_9) 
);
defparam n49_s5.INIT=8'h20;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_7),
    .I3(ff_counter[14]) 
);
defparam n53_s3.INIT=16'hEFBA;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(n60_10),
    .I1(ff_counter[7]),
    .I2(ff_counter[8]),
    .I3(ff_counter[9]) 
);
defparam n57_s4.INIT=16'h0002;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n63_7),
    .I1(ff_counter[4]),
    .I2(ff_counter[5]),
    .I3(ff_counter[6]) 
);
defparam n60_s4.INIT=16'h0002;
  LUT4 ff_wr_s5 (
    .F(ff_wr_11),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_sending) 
);
defparam ff_wr_s5.INIT=16'h0100;
  LUT4 n55_s3 (
    .F(n55_9),
    .I0(n55_7),
    .I1(w_bus_valid),
    .I2(w_pulse1),
    .I3(w_pulse2) 
);
defparam n55_s3.INIT=16'hFFFD;
  LUT4 n58_s3 (
    .F(n58_9),
    .I0(n58_7),
    .I1(w_bus_valid),
    .I2(w_pulse1),
    .I3(w_pulse2) 
);
defparam n58_s3.INIT=16'hFFFD;
  LUT4 n61_s3 (
    .F(n61_9),
    .I0(n61_7),
    .I1(w_bus_valid),
    .I2(w_pulse1),
    .I3(w_pulse2) 
);
defparam n61_s3.INIT=16'hFFFD;
  LUT4 n64_s3 (
    .F(n64_9),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(n64_7) 
);
defparam n64_s3.INIT=16'hFEFF;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  LUT4 n44_s3 (
    .F(n44_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_10),
    .I3(ff_counter[23]) 
);
defparam n44_s3.INIT=16'hEFBA;
  LUT4 n48_s3 (
    .F(n48_9),
    .I0(ff_counter[18]),
    .I1(n54_7),
    .I2(ff_counter[16]),
    .I3(n49_9) 
);
defparam n48_s3.INIT=16'h0400;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n31_3(n31_3),
    .n28_4(n28_4),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
