<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\junxian428\Documents\vga_text_generator\impl\gwsynthesis\vga_text_generator.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\junxian428\Documents\vga_text_generator\src\vga_text_generator.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\junxian428\Documents\vga_text_generator\src\vga_text_generator.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Feb 08 14:34:06 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1563</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>852</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>myclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>myclk</td>
<td>50.000(MHz)</td>
<td>96.603(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>57.176(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>myclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>myclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {myclk}] -to_clock [get_clocks {myclk}] -max_paths 30 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.648</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.952</td>
</tr>
<tr>
<td>2</td>
<td>10.618</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/trigger_seq_start_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.339</td>
</tr>
<tr>
<td>3</td>
<td>11.511</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.089</td>
</tr>
<tr>
<td>4</td>
<td>11.511</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.089</td>
</tr>
<tr>
<td>5</td>
<td>11.572</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.028</td>
</tr>
<tr>
<td>6</td>
<td>11.572</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.028</td>
</tr>
<tr>
<td>7</td>
<td>11.737</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.863</td>
</tr>
<tr>
<td>8</td>
<td>11.737</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.863</td>
</tr>
<tr>
<td>9</td>
<td>11.906</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.051</td>
</tr>
<tr>
<td>10</td>
<td>11.908</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.692</td>
</tr>
<tr>
<td>11</td>
<td>11.908</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.692</td>
</tr>
<tr>
<td>12</td>
<td>11.908</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.692</td>
</tr>
<tr>
<td>13</td>
<td>11.908</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.692</td>
</tr>
<tr>
<td>14</td>
<td>11.982</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.618</td>
</tr>
<tr>
<td>15</td>
<td>12.070</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/triger_level_cnt_2_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.530</td>
</tr>
<tr>
<td>16</td>
<td>12.070</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/triger_level_cnt_3_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.530</td>
</tr>
<tr>
<td>17</td>
<td>12.223</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/triger_level_cnt_0_s3/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.377</td>
</tr>
<tr>
<td>18</td>
<td>12.626</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.974</td>
</tr>
<tr>
<td>19</td>
<td>12.667</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/triger_level_cnt_1_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.290</td>
</tr>
<tr>
<td>20</td>
<td>12.667</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/triger_level_cnt_2_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.290</td>
</tr>
<tr>
<td>21</td>
<td>12.667</td>
<td>u_la0_top/triger_level_cnt_2_s1/Q</td>
<td>u_la0_top/triger_level_cnt_3_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.290</td>
</tr>
<tr>
<td>22</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>23</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>24</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>25</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>26</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>27</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>28</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>29</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>30</td>
<td>12.923</td>
<td>u_la0_top/triger_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CE</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_11_s0/D</td>
<td>myclk:[R]</td>
<td>myclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>u_la0_top/rst_ao_syn_s1/Q</td>
<td>u_la0_top/rst_ao_s1/D</td>
<td>myclk:[F]</td>
<td>myclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>u_icon_top/input_shift_reg_0_s0/Q</td>
<td>u_icon_top/module_id_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_la0_top/capture_end_tck_1_s0/Q</td>
<td>u_la0_top/capture_end_tck_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_icon_top/input_shift_reg_2_s0/Q</td>
<td>u_icon_top/input_shift_reg_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>u_icon_top/input_shift_reg_4_s0/Q</td>
<td>u_icon_top/input_shift_reg_3_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_icon_top/input_shift_reg_3_s0/Q</td>
<td>u_icon_top/module_id_reg_3_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.572</td>
<td>u_la0_top/data_register_28_s0/Q</td>
<td>u_la0_top/internal_register_select_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>0.572</td>
<td>u_la0_top/data_register_29_s0/Q</td>
<td>u_la0_top/internal_register_select_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>16</td>
<td>0.572</td>
<td>u_la0_top/data_register_30_s0/Q</td>
<td>u_la0_top/internal_register_select_14_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>17</td>
<td>0.572</td>
<td>u_la0_top/data_register_31_s0/Q</td>
<td>u_la0_top/internal_register_select_15_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>18</td>
<td>0.572</td>
<td>u_la0_top/data_register_6_s0/Q</td>
<td>u_la0_top/data_register_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>19</td>
<td>0.572</td>
<td>u_la0_top/data_register_11_s0/Q</td>
<td>u_la0_top/data_register_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>20</td>
<td>0.572</td>
<td>u_la0_top/data_register_14_s0/Q</td>
<td>u_la0_top/data_register_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>21</td>
<td>0.572</td>
<td>u_la0_top/data_register_17_s0/Q</td>
<td>u_la0_top/data_register_16_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>22</td>
<td>0.572</td>
<td>u_la0_top/data_register_25_s0/Q</td>
<td>u_la0_top/data_register_24_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>23</td>
<td>0.572</td>
<td>u_la0_top/data_register_29_s0/Q</td>
<td>u_la0_top/data_register_28_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>24</td>
<td>0.572</td>
<td>u_la0_top/data_register_31_s0/Q</td>
<td>u_la0_top/data_register_30_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>25</td>
<td>0.572</td>
<td>u_la0_top/data_register_36_s0/Q</td>
<td>u_la0_top/data_register_35_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.498</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.438</td>
</tr>
<tr>
<td>2</td>
<td>7.498</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.438</td>
</tr>
<tr>
<td>3</td>
<td>7.498</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.438</td>
</tr>
<tr>
<td>4</td>
<td>7.802</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.133</td>
</tr>
<tr>
<td>5</td>
<td>7.802</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.133</td>
</tr>
<tr>
<td>6</td>
<td>7.802</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.133</td>
</tr>
<tr>
<td>7</td>
<td>7.802</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.133</td>
</tr>
<tr>
<td>8</td>
<td>7.802</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>2.133</td>
</tr>
<tr>
<td>9</td>
<td>7.977</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_end_dly_s0/PRESET</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.959</td>
</tr>
<tr>
<td>10</td>
<td>8.142</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.794</td>
</tr>
<tr>
<td>11</td>
<td>8.142</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.794</td>
</tr>
<tr>
<td>12</td>
<td>8.144</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.792</td>
</tr>
<tr>
<td>13</td>
<td>8.144</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.792</td>
</tr>
<tr>
<td>14</td>
<td>8.601</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.334</td>
</tr>
<tr>
<td>15</td>
<td>8.601</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/start_reg_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.334</td>
</tr>
<tr>
<td>16</td>
<td>8.601</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.334</td>
</tr>
<tr>
<td>17</td>
<td>8.601</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.334</td>
</tr>
<tr>
<td>18</td>
<td>8.601</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.334</td>
</tr>
<tr>
<td>19</td>
<td>8.606</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.330</td>
</tr>
<tr>
<td>20</td>
<td>8.606</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.330</td>
</tr>
<tr>
<td>21</td>
<td>8.606</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.330</td>
</tr>
<tr>
<td>22</td>
<td>8.606</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.330</td>
</tr>
<tr>
<td>23</td>
<td>8.606</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.330</td>
</tr>
<tr>
<td>24</td>
<td>8.611</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.324</td>
</tr>
<tr>
<td>25</td>
<td>8.611</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>1.324</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.585</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.587</td>
</tr>
<tr>
<td>2</td>
<td>10.585</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.587</td>
</tr>
<tr>
<td>3</td>
<td>10.585</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.587</td>
</tr>
<tr>
<td>4</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>5</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>6</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>7</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>8</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>9</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>10</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>11</td>
<td>10.849</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.850</td>
</tr>
<tr>
<td>12</td>
<td>10.855</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/triger_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.857</td>
</tr>
<tr>
<td>13</td>
<td>10.855</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/start_reg_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.857</td>
</tr>
<tr>
<td>14</td>
<td>10.855</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.857</td>
</tr>
<tr>
<td>15</td>
<td>10.855</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.857</td>
</tr>
<tr>
<td>16</td>
<td>10.855</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.857</td>
</tr>
<tr>
<td>17</td>
<td>10.913</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.914</td>
</tr>
<tr>
<td>18</td>
<td>10.913</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.914</td>
</tr>
<tr>
<td>19</td>
<td>10.918</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.920</td>
</tr>
<tr>
<td>20</td>
<td>10.918</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.920</td>
</tr>
<tr>
<td>21</td>
<td>10.918</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.920</td>
</tr>
<tr>
<td>22</td>
<td>10.918</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.920</td>
</tr>
<tr>
<td>23</td>
<td>10.918</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.920</td>
</tr>
<tr>
<td>24</td>
<td>10.918</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.920</td>
</tr>
<tr>
<td>25</td>
<td>10.922</td>
<td>u_la0_top/rst_ao_s1/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>myclk:[F]</td>
<td>myclk:[R]</td>
<td>-10.000</td>
<td>0.013</td>
<td>0.923</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>pixOn_s2</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>textElement2/pixel_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>textElement5/fontRom/ROM_ROM_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>myclk</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {myclk}] -to_clock [get_clocks {myclk}] -max_paths 30 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
</tr>
<tr>
<td>5.467</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n209_s2/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C4[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n209_s2/F</td>
</tr>
<tr>
<td>6.510</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[3][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n207_s2/I2</td>
</tr>
<tr>
<td>7.312</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C4[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n207_s2/F</td>
</tr>
<tr>
<td>7.735</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n205_s3/I2</td>
</tr>
<tr>
<td>8.767</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n205_s3/F</td>
</tr>
<tr>
<td>10.226</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s3/I1</td>
</tr>
<tr>
<td>11.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s3/F</td>
</tr>
<tr>
<td>12.145</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s1/I1</td>
</tr>
<tr>
<td>13.177</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s1/F</td>
</tr>
<tr>
<td>13.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.997, 50.213%; route: 4.496, 45.182%; tC2Q: 0.458, 4.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.639</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.119</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>7.941</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>8.762</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td>u_la0_top/n1303_s1/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1303_s1/F</td>
</tr>
<tr>
<td>10.719</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.766, 40.325%; route: 5.115, 54.767%; tC2Q: 0.458, 4.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.282</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n206_s1/I3</td>
</tr>
<tr>
<td>11.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n206_s1/F</td>
</tr>
<tr>
<td>11.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 46.424%; route: 3.875, 47.910%; tC2Q: 0.458, 5.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.282</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n205_s1/I3</td>
</tr>
<tr>
<td>11.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n205_s1/F</td>
</tr>
<tr>
<td>11.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 46.424%; route: 3.875, 47.910%; tC2Q: 0.458, 5.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.432</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n212_s1/I2</td>
</tr>
<tr>
<td>11.254</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n212_s1/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.545, 44.156%; route: 4.025, 50.135%; tC2Q: 0.458, 5.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.432</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n211_s1/I3</td>
</tr>
<tr>
<td>11.254</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n211_s1/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.545, 44.156%; route: 4.025, 50.135%; tC2Q: 0.458, 5.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n85_s1/I3</td>
</tr>
<tr>
<td>6.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n85_s1/F</td>
</tr>
<tr>
<td>6.250</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n123_s2/I0</td>
</tr>
<tr>
<td>7.282</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n123_s2/F</td>
</tr>
<tr>
<td>8.431</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n122_s1/I1</td>
</tr>
<tr>
<td>9.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n122_s1/F</td>
</tr>
<tr>
<td>10.057</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n122_s2/I0</td>
</tr>
<tr>
<td>11.089</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n122_s2/F</td>
</tr>
<tr>
<td>11.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 50.680%; route: 3.420, 43.491%; tC2Q: 0.458, 5.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n85_s1/I3</td>
</tr>
<tr>
<td>6.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n85_s1/F</td>
</tr>
<tr>
<td>6.250</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n123_s2/I0</td>
</tr>
<tr>
<td>7.282</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n123_s2/F</td>
</tr>
<tr>
<td>8.431</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n121_s1/I2</td>
</tr>
<tr>
<td>9.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n121_s1/F</td>
</tr>
<tr>
<td>10.057</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n121_s2/I0</td>
</tr>
<tr>
<td>11.089</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n121_s2/F</td>
</tr>
<tr>
<td>11.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 50.680%; route: 3.420, 43.491%; tC2Q: 0.458, 5.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>10.205</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>11.277</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.784, 47.002%; route: 3.808, 47.305%; tC2Q: 0.458, 5.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.291</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n210_s1/I2</td>
</tr>
<tr>
<td>10.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n210_s1/F</td>
</tr>
<tr>
<td>10.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 43.541%; route: 3.884, 50.501%; tC2Q: 0.458, 5.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.291</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n209_s1/I2</td>
</tr>
<tr>
<td>10.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n209_s1/F</td>
</tr>
<tr>
<td>10.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 43.541%; route: 3.884, 50.501%; tC2Q: 0.458, 5.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.291</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n208_s1/I3</td>
</tr>
<tr>
<td>10.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n208_s1/F</td>
</tr>
<tr>
<td>10.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 43.541%; route: 3.884, 50.501%; tC2Q: 0.458, 5.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s13/I0</td>
</tr>
<tr>
<td>5.967</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s13/F</td>
</tr>
<tr>
<td>6.386</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s7/I3</td>
</tr>
<tr>
<td>7.485</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s7/F</td>
</tr>
<tr>
<td>8.295</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s4/I1</td>
</tr>
<tr>
<td>9.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R2C4[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s4/F</td>
</tr>
<tr>
<td>10.291</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n207_s1/I2</td>
</tr>
<tr>
<td>10.917</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n207_s1/F</td>
</tr>
<tr>
<td>10.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 43.541%; route: 3.884, 50.501%; tC2Q: 0.458, 5.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/Q</td>
</tr>
<tr>
<td>5.140</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/n85_s1/I3</td>
</tr>
<tr>
<td>6.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C4[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n85_s1/F</td>
</tr>
<tr>
<td>6.250</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n123_s2/I0</td>
</tr>
<tr>
<td>7.282</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R2C4[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n123_s2/F</td>
</tr>
<tr>
<td>8.906</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n120_s1/I3</td>
</tr>
<tr>
<td>9.532</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n120_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n120_s0/I2</td>
</tr>
<tr>
<td>10.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n120_s0/F</td>
</tr>
<tr>
<td>10.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 46.979%; route: 3.581, 47.004%; tC2Q: 0.458, 6.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.798</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_la0_top/n1261_s0/I0</td>
</tr>
<tr>
<td>6.756</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1261_s0/COUT</td>
</tr>
<tr>
<td>6.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/n1262_s0/CIN</td>
</tr>
<tr>
<td>6.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1262_s0/COUT</td>
</tr>
<tr>
<td>7.398</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td>u_la0_top/n1284_s2/I1</td>
</tr>
<tr>
<td>8.430</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1284_s2/F</td>
</tr>
<tr>
<td>9.724</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/n1282_s3/I3</td>
</tr>
<tr>
<td>10.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1282_s3/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.079, 40.888%; route: 3.993, 53.025%; tC2Q: 0.458, 6.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.798</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_la0_top/n1261_s0/I0</td>
</tr>
<tr>
<td>6.756</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1261_s0/COUT</td>
</tr>
<tr>
<td>6.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/n1262_s0/CIN</td>
</tr>
<tr>
<td>6.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1262_s0/COUT</td>
</tr>
<tr>
<td>7.398</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[3][B]</td>
<td>u_la0_top/n1284_s2/I1</td>
</tr>
<tr>
<td>8.430</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1284_s2/F</td>
</tr>
<tr>
<td>9.724</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/n1281_s1/I3</td>
</tr>
<tr>
<td>10.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/n1281_s1/F</td>
</tr>
<tr>
<td>10.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.079, 40.888%; route: 3.993, 53.025%; tC2Q: 0.458, 6.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.639</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.119</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>7.941</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>9.570</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_la0_top/n1284_s5/I3</td>
</tr>
<tr>
<td>10.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">u_la0_top/n1284_s5/F</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 39.517%; route: 4.003, 54.270%; tC2Q: 0.458, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
</tr>
<tr>
<td>5.808</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s10/I2</td>
</tr>
<tr>
<td>6.834</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s10/F</td>
</tr>
<tr>
<td>7.253</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n204_s6/I2</td>
</tr>
<tr>
<td>8.285</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n204_s6/F</td>
</tr>
<tr>
<td>9.574</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/n213_s2/I1</td>
</tr>
<tr>
<td>10.200</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/n213_s2/F</td>
</tr>
<tr>
<td>10.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>22.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 38.487%; route: 3.831, 54.941%; tC2Q: 0.458, 6.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.639</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.119</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>7.921</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_3_s6/I1</td>
</tr>
<tr>
<td>9.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s6/F</td>
</tr>
<tr>
<td>10.516</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.924, 40.110%; route: 3.908, 53.602%; tC2Q: 0.458, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.639</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.119</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>7.921</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_3_s6/I1</td>
</tr>
<tr>
<td>9.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s6/F</td>
</tr>
<tr>
<td>10.516</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.924, 40.110%; route: 3.908, 53.602%; tC2Q: 0.458, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/Q</td>
</tr>
<tr>
<td>5.639</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td>u_la0_top/triger_level_cnt_3_s5/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[3][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s5/F</td>
</tr>
<tr>
<td>7.119</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_la0_top/triger_level_cnt_3_s4/I2</td>
</tr>
<tr>
<td>7.921</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C2[0][B]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s4/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[3][A]</td>
<td>u_la0_top/triger_level_cnt_3_s6/I1</td>
</tr>
<tr>
<td>9.406</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/triger_level_cnt_3_s6/F</td>
</tr>
<tr>
<td>10.516</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.924, 40.110%; route: 3.908, 53.602%; tC2Q: 0.458, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/I1</td>
</tr>
<tr>
<td>6.460</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s4/F</td>
</tr>
<tr>
<td>10.260</td>
<td>3.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 11.402%; route: 5.774, 82.082%; tC2Q: 0.458, 6.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>3.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/Q</td>
</tr>
<tr>
<td>3.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_11_s0/CLK</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_syn_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>u_la0_top/rst_ao_syn_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_syn_s1/Q</td>
</tr>
<tr>
<td>13.612</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.042</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/module_id_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.224</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/module_id_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_1_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/capture_end_tck_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/input_shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/input_shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_4_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/module_id_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_3_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/module_id_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_28_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_28_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_12_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_29_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_29_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_13_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_30_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_14_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_31_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_15_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_6_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_6_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_5_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_11_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_11_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_10_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_14_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_14_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_13_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_17_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_17_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_16_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_25_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_25_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_29_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_29_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_28_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_31_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_36_s0/CLK</td>
</tr>
<tr>
<td>2.988</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_36_s0/Q</td>
</tr>
<tr>
<td>3.227</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>198</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_35_s0/CLK</td>
</tr>
<tr>
<td>2.655</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.684</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.197%; tC2Q: 0.458, 18.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.684</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.197%; tC2Q: 0.458, 18.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.684</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.197%; tC2Q: 0.458, 18.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.380</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.675, 78.514%; tC2Q: 0.458, 21.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.380</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.675, 78.514%; tC2Q: 0.458, 21.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.380</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.675, 78.514%; tC2Q: 0.458, 21.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.380</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.675, 78.514%; tC2Q: 0.458, 21.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.380</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.675, 78.514%; tC2Q: 0.458, 21.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.205</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.500, 76.599%; tC2Q: 0.458, 23.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.041</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 74.452%; tC2Q: 0.458, 25.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.041</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 74.452%; tC2Q: 0.458, 25.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.039</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.421%; tC2Q: 0.458, 25.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>15.039</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 74.421%; tC2Q: 0.458, 25.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.581</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 65.650%; tC2Q: 0.458, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.581</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 65.650%; tC2Q: 0.458, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.581</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 65.650%; tC2Q: 0.458, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.581</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 65.650%; tC2Q: 0.458, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.581</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 65.650%; tC2Q: 0.458, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][A]</td>
<td>u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[2][A]</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 65.536%; tC2Q: 0.458, 34.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 65.536%; tC2Q: 0.458, 34.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 65.536%; tC2Q: 0.458, 34.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 65.536%; tC2Q: 0.458, 34.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.577</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 65.536%; tC2Q: 0.458, 34.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.571</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 65.395%; tC2Q: 0.458, 34.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.705</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>14.571</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>23.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 65.395%; tC2Q: 0.458, 34.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.629</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 43.172%; tC2Q: 0.333, 56.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.629</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 43.172%; tC2Q: 0.333, 56.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.629</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 43.172%; tC2Q: 0.333, 56.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.893</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.517, 60.799%; tC2Q: 0.333, 39.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.899</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 61.083%; tC2Q: 0.333, 38.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.899</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 61.083%; tC2Q: 0.333, 38.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.899</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 61.083%; tC2Q: 0.333, 38.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.899</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 61.083%; tC2Q: 0.333, 38.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.899</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[2][A]</td>
<td>u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 61.083%; tC2Q: 0.333, 38.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.957</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.544%; tC2Q: 0.333, 36.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.957</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 63.544%; tC2Q: 0.333, 36.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.962</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.751%; tC2Q: 0.333, 36.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.962</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.751%; tC2Q: 0.333, 36.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.962</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.751%; tC2Q: 0.333, 36.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.962</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.751%; tC2Q: 0.333, 36.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.962</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.751%; tC2Q: 0.333, 36.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.962</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 63.751%; tC2Q: 0.333, 36.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>myclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>myclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.042</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>13.376</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>49</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>13.966</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL15[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>3.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.590, 63.898%; tC2Q: 0.333, 36.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pixOn_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pixOn_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pixOn_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>textElement2/pixel_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>textElement2/pixel_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>textElement2/pixel_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>textElement5/fontRom/ROM_ROM_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>textElement5/fontRom/ROM_ROM_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>textElement5/fontRom/ROM_ROM_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>myclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>12.000</td>
<td>2.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>myclk</td>
</tr>
<tr>
<td>22.000</td>
<td>2.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>85</td>
<td>clk_d</td>
<td>13.580</td>
<td>0.262</td>
</tr>
<tr>
<td>1</td>
<td>charBitInRow_0[6]</td>
<td>14.188</td>
<td>0.803</td>
</tr>
<tr>
<td>1</td>
<td>charBitInRow_0[5]</td>
<td>14.295</td>
<td>0.419</td>
</tr>
<tr>
<td>1</td>
<td>charBitInRow_0[4]</td>
<td>14.360</td>
<td>0.419</td>
</tr>
<tr>
<td>1</td>
<td>charBitInRow_0[3]</td>
<td>14.572</td>
<td>0.419</td>
</tr>
<tr>
<td>1</td>
<td>charBitInRow_0[2]</td>
<td>13.580</td>
<td>1.134</td>
</tr>
<tr>
<td>1</td>
<td>charBitInRow_0[1]</td>
<td>14.225</td>
<td>0.489</td>
</tr>
<tr>
<td>1</td>
<td>n544_23</td>
<td>13.975</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n544_22</td>
<td>14.360</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n544_21</td>
<td>14.295</td>
<td>0.000</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C22</td>
<td>44.44%</td>
</tr>
<tr>
<td>R14C21</td>
<td>43.06%</td>
</tr>
<tr>
<td>R15C21</td>
<td>38.89%</td>
</tr>
<tr>
<td>R15C26</td>
<td>37.50%</td>
</tr>
<tr>
<td>R14C30</td>
<td>36.11%</td>
</tr>
<tr>
<td>R15C32</td>
<td>34.72%</td>
</tr>
<tr>
<td>R15C15</td>
<td>33.33%</td>
</tr>
<tr>
<td>R15C27</td>
<td>33.33%</td>
</tr>
<tr>
<td>R16C20</td>
<td>33.33%</td>
</tr>
<tr>
<td>R14C27</td>
<td>31.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name myclk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_LATENCY</td>
<td>Actived</td>
<td>set_clock_latency -source 2 [get_clocks {myclk}]</td>
</tr>
<tr>
<td></td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {myclk}] -to_clock [get_clocks {myclk}] -max_paths 30 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
