llow_enable_in_sync           
black_box_empty_module         
clock_as_data                  
delayed_pulse                  
detect_primary_output_clock    
detect_pure_latch_clock        
dmux_promote_sample            
enable_internal_resets         
fifo_scheme                    
filtered_report                
formal_add_bus_stability       
formal_add_recon_stability     
handshake_scheme               
ignore_inferred_clock          
infer_modes_off                
max_inferred_clocks            
mult_fanout_async              
multi_paths                    
print_detailed_custom_sync     
print_port_domain_template     
promote_async_reset            
promote_reconvergence          
report_all_inst                
report_mode_signals            
sample_data_stability          
series_redundant_scheme        
vectorize_nl                   

