ERROR - c:/users/duodi/documents/personnel/electronique/fpga-cpld/lattice/ouah/ouah_v5_veroboard/source/ouah.vhd(317): syntax error near when. VHDL-1261
