INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:55:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 2.332ns (26.771%)  route 6.379ns (73.229%))
  Logic Levels:           20  (CARRY4=7 LUT2=2 LUT3=3 LUT4=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2777, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X39Y132        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.442     1.166    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.043     1.209 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_6__0/O
                         net (fo=1, routed)           0.000     1.209    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_6__0_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.455 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.455    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.505 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.505    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.652 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0/O[3]
                         net (fo=5, routed)           0.446     2.098    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0_n_4
    SLICE_X38Y127        LUT3 (Prop_lut3_I1_O)        0.120     2.218 f  lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_10__0/O
                         net (fo=33, routed)          0.704     2.922    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X36Y111        LUT6 (Prop_lut6_I5_O)        0.043     2.965 f  lsq3/handshake_lsq_lsq3_core/dataReg[9]_i_2__0/O
                         net (fo=1, routed)           0.517     3.482    lsq3/handshake_lsq_lsq3_core/dataReg[9]_i_2__0_n_0
    SLICE_X21Y112        LUT6 (Prop_lut6_I4_O)        0.043     3.525 f  lsq3/handshake_lsq_lsq3_core/dataReg[9]_i_1__0/O
                         net (fo=2, routed)           0.252     3.776    load3/data_tehb/dataReg_reg[31]_2[9]
    SLICE_X20Y112        LUT3 (Prop_lut3_I0_O)        0.047     3.823 f  load3/data_tehb/level4_c1[12]_i_2/O
                         net (fo=11, routed)          0.587     4.410    load3/data_tehb/control/load3_dataOut[7]
    SLICE_X19Y114        LUT6 (Prop_lut6_I1_O)        0.127     4.537 r  load3/data_tehb/control/ltOp_carry__2_i_31__0/O
                         net (fo=1, routed)           0.486     5.023    load3/data_tehb/control/ltOp_carry__2_i_31__0_n_0
    SLICE_X19Y117        LUT4 (Prop_lut4_I2_O)        0.043     5.066 r  load3/data_tehb/control/ltOp_carry__2_i_25__0/O
                         net (fo=1, routed)           0.307     5.373    load3/data_tehb/control/addf1/ieee2nfloat_0/eqOp__21
    SLICE_X17Y124        LUT4 (Prop_lut4_I3_O)        0.043     5.416 f  load3/data_tehb/control/ltOp_carry__2_i_11__0/O
                         net (fo=9, routed)           0.324     5.740    mulf1/operator/RoundingAdder/signR_c1_reg_1[10]
    SLICE_X12Y124        LUT4 (Prop_lut4_I2_O)        0.050     5.790 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.300     6.090    addf1/operator/ltOp_carry__3_0[3]
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.268     6.358 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     6.364    addf1/operator/ltOp_carry__2_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.491 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.328     6.820    addf1/operator/CO[0]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.130     6.950 r  addf1/operator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.336     7.286    addf1/operator/p_1_in[0]
    SLICE_X14Y123        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     7.562 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.562    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.664 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.373     8.037    addf1/operator/RightShifterComponent/ps_c1_reg[4]_0[0]
    SLICE_X17Y123        LUT6 (Prop_lut6_I3_O)        0.119     8.156 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0/O
                         net (fo=5, routed)           0.324     8.480    addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0_n_0
    SLICE_X12Y123        LUT3 (Prop_lut3_I0_O)        0.043     8.523 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=22, routed)          0.457     8.980    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X14Y118        LUT2 (Prop_lut2_I0_O)        0.049     9.029 r  addf1/operator/RightShifterComponent/level4_c1[15]_i_1/O
                         net (fo=6, routed)           0.190     9.219    addf1/operator/RightShifterComponent/level4_c1[15]_i_1_n_0
    SLICE_X13Y118        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2777, unset)         0.483    10.683    addf1/operator/RightShifterComponent/clk
    SLICE_X13Y118        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X13Y118        FDRE (Setup_fdre_C_R)       -0.380    10.267    addf1/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  1.048    




