Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 16 14:59:36 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file lab8_1_1_timing_summary_routed.rpt -pb lab8_1_1_timing_summary_routed.pb -rpx lab8_1_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.948        0.000                      0                   65        0.203        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.948        0.000                      0                   65        0.521        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.976        0.000                      0                   65        0.521        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.948        0.000                      0                   65        0.203        0.000                      0                   65  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.948        0.000                      0                   65        0.203        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.096ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.318   198.823    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.216    nolabel_line12/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.216    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.096    

Slack (MET) :             195.096ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.318   198.823    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.216    nolabel_line12/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.216    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    nolabel_line12/cnt_reg_n_0_[1]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  nolabel_line12/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line12/cnt_reg[0]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[13]/Q
                         net (fo=3, routed)           0.386    -0.040    nolabel_line12/cnt_reg[13]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.070 r  nolabel_line12/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.070    nolabel_line12/cnt_reg[12]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.032    nolabel_line12/cnt_reg[9]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  nolabel_line12/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    nolabel_line12/cnt_reg[8]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    nolabel_line12/cnt_reg_n_0_[2]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  nolabel_line12/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.128    nolabel_line12/cnt_reg[0]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[5]/Q
                         net (fo=3, routed)           0.447     0.022    nolabel_line12/cnt_reg[5]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  nolabel_line12/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[4]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[18]/Q
                         net (fo=3, routed)           0.447     0.021    nolabel_line12/cnt_reg[18]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.132 r  nolabel_line12/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[16]_i_1_n_5
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[22]/Q
                         net (fo=2, routed)           0.449     0.023    nolabel_line12/cnt_reg[22]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.134 r  nolabel_line12/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.134    nolabel_line12/cnt_reg[20]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[10]/Q
                         net (fo=3, routed)           0.453     0.028    nolabel_line12/cnt_reg[10]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  nolabel_line12/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    nolabel_line12/cnt_reg[8]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[14]/Q
                         net (fo=2, routed)           0.453     0.027    nolabel_line12/cnt_reg[14]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.138 r  nolabel_line12/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.138    nolabel_line12/cnt_reg[12]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line12/cnt_reg[26]/Q
                         net (fo=2, routed)           0.471     0.044    nolabel_line12/cnt_reg[26]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.155 r  nolabel_line12/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.155    nolabel_line12/cnt_reg[24]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.463    nolabel_line12/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.618    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line14/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line14/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y107     nolabel_line12/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y106     nolabel_line12/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     nolabel_line12/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     nolabel_line12/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     nolabel_line12/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     nolabel_line12/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line14/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line14/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.976ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.248    nolabel_line12/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.248    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.976    

Slack (MET) :             194.976ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.248    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.248    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.976    

Slack (MET) :             194.976ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.248    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.248    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.976    

Slack (MET) :             194.976ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.248    nolabel_line12/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.248    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.976    

Slack (MET) :             195.050ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.273    nolabel_line12/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.273    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.050    

Slack (MET) :             195.050ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.273    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.273    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.050    

Slack (MET) :             195.050ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.273    nolabel_line12/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.273    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.050    

Slack (MET) :             195.050ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.273    nolabel_line12/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.273    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.050    

Slack (MET) :             195.124ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.289   198.852    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.245    nolabel_line12/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.245    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.124    

Slack (MET) :             195.124ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.289   198.852    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.245    nolabel_line12/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.245    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    nolabel_line12/cnt_reg_n_0_[1]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  nolabel_line12/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line12/cnt_reg[0]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[13]/Q
                         net (fo=3, routed)           0.386    -0.040    nolabel_line12/cnt_reg[13]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.070 r  nolabel_line12/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.070    nolabel_line12/cnt_reg[12]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.032    nolabel_line12/cnt_reg[9]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  nolabel_line12/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    nolabel_line12/cnt_reg[8]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    nolabel_line12/cnt_reg_n_0_[2]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  nolabel_line12/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.128    nolabel_line12/cnt_reg[0]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[5]/Q
                         net (fo=3, routed)           0.447     0.022    nolabel_line12/cnt_reg[5]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  nolabel_line12/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[4]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[18]/Q
                         net (fo=3, routed)           0.447     0.021    nolabel_line12/cnt_reg[18]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.132 r  nolabel_line12/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[16]_i_1_n_5
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[22]/Q
                         net (fo=2, routed)           0.449     0.023    nolabel_line12/cnt_reg[22]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.134 r  nolabel_line12/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.134    nolabel_line12/cnt_reg[20]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[10]/Q
                         net (fo=3, routed)           0.453     0.028    nolabel_line12/cnt_reg[10]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  nolabel_line12/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    nolabel_line12/cnt_reg[8]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line12/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[14]/Q
                         net (fo=2, routed)           0.453     0.027    nolabel_line12/cnt_reg[14]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.138 r  nolabel_line12/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.138    nolabel_line12/cnt_reg[12]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line12/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line12/cnt_reg[26]/Q
                         net (fo=2, routed)           0.471     0.044    nolabel_line12/cnt_reg[26]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.155 r  nolabel_line12/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.155    nolabel_line12/cnt_reg[24]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.463    nolabel_line12/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.618    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line14/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line14/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y107     nolabel_line12/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y106     nolabel_line12/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y107     nolabel_line12/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     nolabel_line12/cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     nolabel_line12/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y107     nolabel_line12/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     nolabel_line12/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y106     nolabel_line12/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     nolabel_line12/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     nolabel_line12/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     nolabel_line12/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line14/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line14/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line14/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.096ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.318   198.823    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.216    nolabel_line12/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.216    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.096    

Slack (MET) :             195.096ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.318   198.823    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.216    nolabel_line12/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.216    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    nolabel_line12/cnt_reg_n_0_[1]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  nolabel_line12/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line12/cnt_reg[0]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[13]/Q
                         net (fo=3, routed)           0.386    -0.040    nolabel_line12/cnt_reg[13]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.070 r  nolabel_line12/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.070    nolabel_line12/cnt_reg[12]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.032    nolabel_line12/cnt_reg[9]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  nolabel_line12/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    nolabel_line12/cnt_reg[8]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    nolabel_line12/cnt_reg_n_0_[2]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  nolabel_line12/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.128    nolabel_line12/cnt_reg[0]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[5]/Q
                         net (fo=3, routed)           0.447     0.022    nolabel_line12/cnt_reg[5]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  nolabel_line12/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[4]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[18]/Q
                         net (fo=3, routed)           0.447     0.021    nolabel_line12/cnt_reg[18]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.132 r  nolabel_line12/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[16]_i_1_n_5
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[22]/Q
                         net (fo=2, routed)           0.449     0.023    nolabel_line12/cnt_reg[22]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.134 r  nolabel_line12/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.134    nolabel_line12/cnt_reg[20]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[10]/Q
                         net (fo=3, routed)           0.453     0.028    nolabel_line12/cnt_reg[10]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  nolabel_line12/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    nolabel_line12/cnt_reg[8]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[14]/Q
                         net (fo=2, routed)           0.453     0.027    nolabel_line12/cnt_reg[14]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.138 r  nolabel_line12/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.138    nolabel_line12/cnt_reg[12]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line12/cnt_reg[26]/Q
                         net (fo=2, routed)           0.471     0.044    nolabel_line12/cnt_reg[26]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.155 r  nolabel_line12/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.155    nolabel_line12/cnt_reg[24]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.145    nolabel_line12/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[0]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             194.948ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.597ns (38.930%)  route 2.505ns (61.070%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.031     3.271    nolabel_line12/clear
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[3]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.607   198.219    nolabel_line12/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.219    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                194.948    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[4]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.022ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.597ns (39.401%)  route 2.456ns (60.599%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.982     3.222    nolabel_line12/clear
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.589   198.568    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[7]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.607   198.244    nolabel_line12/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.244    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                195.022    

Slack (MET) :             195.096ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[28]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.318   198.823    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.216    nolabel_line12/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.216    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.096    

Slack (MET) :             195.096ns  (required time - arrival time)
  Source:                 nolabel_line12/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.597ns (40.416%)  route 2.354ns (59.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.709    -0.831    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  nolabel_line12/cnt_reg[6]/Q
                         net (fo=2, routed)           1.474     1.099    nolabel_line12/cnt_reg[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.223 r  nolabel_line12/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line12/cnt1_carry_i_7_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  nolabel_line12/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.773    nolabel_line12/cnt1_carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.887 r  nolabel_line12/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line12/cnt1_carry__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.001 r  nolabel_line12/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.001    nolabel_line12/cnt1_carry__1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.240 r  nolabel_line12/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.881     3.120    nolabel_line12/clear
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          1.586   198.565    nolabel_line12/clk_out1
    SLICE_X0Y111         FDRE                                         r  nolabel_line12/cnt_reg[29]/C
                         clock pessimism              0.576   199.141    
                         clock uncertainty           -0.318   198.823    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.607   198.216    nolabel_line12/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.216    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                195.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.104%)  route 0.375ns (59.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[1]/Q
                         net (fo=1, routed)           0.375    -0.050    nolabel_line12/cnt_reg_n_0_[1]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.060 r  nolabel_line12/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line12/cnt_reg[0]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[1]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[13]/Q
                         net (fo=3, routed)           0.386    -0.040    nolabel_line12/cnt_reg[13]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.070 r  nolabel_line12/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.070    nolabel_line12/cnt_reg[12]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[13]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.251ns (38.942%)  route 0.394ns (61.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[9]/Q
                         net (fo=3, routed)           0.394    -0.032    nolabel_line12/cnt_reg[9]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.078 r  nolabel_line12/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.078    nolabel_line12/cnt_reg[8]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[9]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.316%)  route 0.442ns (63.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[2]/Q
                         net (fo=1, routed)           0.442     0.017    nolabel_line12/cnt_reg_n_0_[2]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.128 r  nolabel_line12/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.128    nolabel_line12/cnt_reg[0]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y104         FDRE                                         r  nolabel_line12/cnt_reg[2]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[5]/Q
                         net (fo=3, routed)           0.447     0.022    nolabel_line12/cnt_reg[5]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  nolabel_line12/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[4]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y105         FDRE                                         r  nolabel_line12/cnt_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[18]/Q
                         net (fo=3, routed)           0.447     0.021    nolabel_line12/cnt_reg[18]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.132 r  nolabel_line12/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.132    nolabel_line12/cnt_reg[16]_i_1_n_5
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y108         FDRE                                         r  nolabel_line12/cnt_reg[18]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[22]/Q
                         net (fo=2, routed)           0.449     0.023    nolabel_line12/cnt_reg[22]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.134 r  nolabel_line12/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.134    nolabel_line12/cnt_reg[20]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y109         FDRE                                         r  nolabel_line12/cnt_reg[22]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.566    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line12/cnt_reg[10]/Q
                         net (fo=3, routed)           0.453     0.028    nolabel_line12/cnt_reg[10]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  nolabel_line12/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    nolabel_line12/cnt_reg[8]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.802    nolabel_line12/clk_out1
    SLICE_X0Y106         FDRE                                         r  nolabel_line12/cnt_reg[10]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line12/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line12/cnt_reg[14]/Q
                         net (fo=2, routed)           0.453     0.027    nolabel_line12/cnt_reg[14]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.138 r  nolabel_line12/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.138    nolabel_line12/cnt_reg[12]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    nolabel_line12/clk_out1
    SLICE_X0Y107         FDRE                                         r  nolabel_line12/cnt_reg[14]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line12/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line12/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line12/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line12/cnt_reg[26]/Q
                         net (fo=2, routed)           0.471     0.044    nolabel_line12/cnt_reg[26]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.155 r  nolabel_line12/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.155    nolabel_line12/cnt_reg[24]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line14/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line14/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line14/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line14/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line14/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line14/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    nolabel_line12/clk_out1
    SLICE_X0Y110         FDRE                                         r  nolabel_line12/cnt_reg[26]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.145    nolabel_line12/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.300    





