{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606728510336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606728510337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:28:30 2020 " "Processing started: Mon Nov 30 17:28:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606728510337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606728510337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time -c time " "Command: quartus_map --read_settings_files=on --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606728510337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1606728510728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time-behav " "Found design unit 1: time-behav" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728511188 ""} { "Info" "ISGN_ENTITY_NAME" "1 time " "Found entity 1: time" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728511188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606728511188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_vhd_tst-time_arch " "Found design unit 1: time_vhd_tst-time_arch" {  } { { "time_vhd_tst.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time_vhd_tst.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728511191 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_vhd_tst " "Found entity 1: time_vhd_tst" {  } { { "time_vhd_tst.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time_vhd_tst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606728511191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606728511191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "time " "Elaborating entity \"time\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606728511228 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT time.vhd(30) " "VHDL Process Statement warning at time.vhd(30): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(69) " "VHDL Process Statement warning at time.vhd(69): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(70) " "VHDL Process Statement warning at time.vhd(70): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(71) " "VHDL Process Statement warning at time.vhd(71): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(72) " "VHDL Process Statement warning at time.vhd(72): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(73) " "VHDL Process Statement warning at time.vhd(73): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(74) " "VHDL Process Statement warning at time.vhd(74): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(75) " "VHDL Process Statement warning at time.vhd(75): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(76) " "VHDL Process Statement warning at time.vhd(76): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606728511229 "|time"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606728511647 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606728511647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NB2\[3\] GND " "Pin \"NB2\[3\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728511691 "|time|NB2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DX2\[3\] GND " "Pin \"DX2\[3\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728511691 "|time|DX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DX\[7\] GND " "Pin \"DX\[7\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728511691 "|time|DX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NB\[7\] GND " "Pin \"NB\[7\]\" is stuck at GND" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606728511691 "|time|NB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606728511691 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[3\] High " "Register COUNT\[3\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728511693 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[2\] High " "Register COUNT\[2\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728511693 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[1\] High " "Register COUNT\[1\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728511693 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNT\[0\] High " "Register COUNT\[0\] will power up to High" {  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1606728511693 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1606728511693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606728511816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606728512056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606728512056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606728512088 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606728512088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606728512088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606728512088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606728512107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 17:28:32 2020 " "Processing ended: Mon Nov 30 17:28:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606728512107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606728512107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606728512107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606728512107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606728513535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606728513536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:28:33 2020 " "Processing started: Mon Nov 30 17:28:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606728513536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606728513536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off time -c time " "Command: quartus_fit --read_settings_files=off --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606728513536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606728513654 ""}
{ "Info" "0" "" "Project  = time" {  } {  } 0 0 "Project  = time" 0 0 "Fitter" 0 0 1606728513655 ""}
{ "Info" "0" "" "Revision = time" {  } {  } 0 0 "Revision = time" 0 0 "Fitter" 0 0 1606728513655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1606728513697 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "time EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design time" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1606728513822 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1606728513867 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1606728513867 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606728513926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606728514132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606728514132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606728514132 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606728514132 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606728514134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606728514134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606728514134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606728514134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606728514134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606728514134 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606728514135 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB1\[0\] " "Pin NB1\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB1[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB1\[1\] " "Pin NB1\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB1[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB1\[2\] " "Pin NB1\[2\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB1[2] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB1\[3\] " "Pin NB1\[3\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB1[3] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB2\[0\] " "Pin NB2\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB2[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB2\[1\] " "Pin NB2\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB2[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB2\[2\] " "Pin NB2\[2\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB2[2] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB2\[3\] " "Pin NB2\[3\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB2[3] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX1\[0\] " "Pin DX1\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX1[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX1\[1\] " "Pin DX1\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX1[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX1\[2\] " "Pin DX1\[2\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX1[2] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX1\[3\] " "Pin DX1\[3\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX1[3] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX2\[0\] " "Pin DX2\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX2[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX2\[1\] " "Pin DX2\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX2[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX2\[2\] " "Pin DX2\[2\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX2[2] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX2\[3\] " "Pin DX2\[3\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX2[3] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 9 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[0\] " "Pin DX\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[1\] " "Pin DX\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[2\] " "Pin DX\[2\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[2] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[3\] " "Pin DX\[3\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[3] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[4\] " "Pin DX\[4\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[4] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[5\] " "Pin DX\[5\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[5] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[6\] " "Pin DX\[6\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[6] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[7\] " "Pin DX\[7\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { DX[7] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 10 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[0\] " "Pin NB\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[1\] " "Pin NB\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[2\] " "Pin NB\[2\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[2] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[3\] " "Pin NB\[3\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[3] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[4\] " "Pin NB\[4\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[4] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[5\] " "Pin NB\[5\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[5] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[6\] " "Pin NB\[6\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[6] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NB\[7\] " "Pin NB\[7\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { NB[7] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 11 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { S[0] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 8 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { S[1] } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 8 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { CLK } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 5 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { RST } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 6 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Pin EN not assigned to an exact location on the device" {  } { { "f:/eda/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/eda/quartus/bin64/pin_planner.ppl" { EN } } } { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 7 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1606728514477 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1606728514477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "time.sdc " "Synopsys Design Constraints File file not found: 'time.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606728514668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606728514669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606728514670 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1606728514670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606728514671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606728514684 ""}  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 5 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606728514684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node RST~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606728514684 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_0~0 " "Destination node process_0~0" {  } { { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606728514684 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606728514684 ""}  } { { "time.vhd" "" { Text "D:/EDA LAB/DQ/traffic design/time/time.vhd" 6 0 0 } } { "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/eda/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606728514684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606728514824 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606728514824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606728514825 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606728514825 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606728514826 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606728514826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606728514826 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606728514826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606728514837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606728514838 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606728514838 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 3 32 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 3 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1606728514839 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1606728514839 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1606728514839 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1606728514840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1606728514840 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1606728514840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606728514857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606728515301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606728515353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606728515363 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606728515740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606728515740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606728515917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/EDA LAB/DQ/traffic design/time/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606728516216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606728516216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606728516731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606728516732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606728516732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606728516736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606728516766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606728517043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606728517070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606728517145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606728517465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA LAB/DQ/traffic design/time/output_files/time.fit.smsg " "Generated suppressed messages file D:/EDA LAB/DQ/traffic design/time/output_files/time.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606728517839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5298 " "Peak virtual memory: 5298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606728518021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 17:28:38 2020 " "Processing ended: Mon Nov 30 17:28:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606728518021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606728518021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606728518021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606728518021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606728519344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606728519345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:28:39 2020 " "Processing started: Mon Nov 30 17:28:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606728519345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606728519345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off time -c time " "Command: quartus_asm --read_settings_files=off --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606728519345 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606728519946 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606728520031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606728520269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 17:28:40 2020 " "Processing ended: Mon Nov 30 17:28:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606728520269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606728520269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606728520269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606728520269 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606728520845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606728521799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606728521799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:28:41 2020 " "Processing started: Mon Nov 30 17:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606728521799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606728521799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta time -c time " "Command: quartus_sta time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606728521800 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606728521927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1606728522065 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1606728522122 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1606728522122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "time.sdc " "Synopsys Design Constraints File file not found: 'time.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606728522270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606728522270 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522271 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522271 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1606728522348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606728522350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1606728522358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606728522368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606728522368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.847 " "Worst-case setup slack is -1.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847       -20.839 CLK  " "   -1.847       -20.839 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728522371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 CLK  " "    0.356         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728522374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606728522377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606728522379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.000 CLK  " "   -3.000       -21.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728522382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606728522418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1606728522434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1606728522795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606728522885 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606728522885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.565 " "Worst-case setup slack is -1.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565       -17.495 CLK  " "   -1.565       -17.495 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728522888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 CLK  " "    0.310         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728522891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606728522894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606728522897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.000 CLK  " "   -3.000       -21.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728522901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728522901 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606728522937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606728523011 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606728523011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.564 " "Worst-case setup slack is -0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564        -4.845 CLK  " "   -0.564        -4.845 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728523015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 CLK  " "    0.184         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728523019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606728523024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606728523028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.663 CLK  " "   -3.000       -22.663 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606728523031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606728523031 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606728523203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606728523203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606728523258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 17:28:43 2020 " "Processing ended: Mon Nov 30 17:28:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606728523258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606728523258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606728523258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606728523258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606728524600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606728524600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:28:44 2020 " "Processing started: Mon Nov 30 17:28:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606728524600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606728524600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off time -c time " "Command: quartus_eda --read_settings_files=off --write_settings_files=off time -c time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606728524601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "time.vho D:/EDA LAB/DQ/traffic design/time/simulation/modelsim/ simulation " "Generated file time.vho in folder \"D:/EDA LAB/DQ/traffic design/time/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1606728524890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606728524931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 17:28:44 2020 " "Processing ended: Mon Nov 30 17:28:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606728524931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606728524931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606728524931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606728524931 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606728525508 ""}
