

================================================================
== Vivado HLS Report for 'hw4'
================================================================
* Date:           Tue May  9 13:08:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_maxpragma
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.644 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_j  |       12|       12|         2|          -|          -|     6|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in_B_1), !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in_B_0), !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %in_A) nounwind, !map !19"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !25"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @hw4_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %in_A, [1 x i8]* @p_str, [7 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hw4.cpp:8]   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 8, [1 x i8]* @p_str) nounwind" [hw4.cpp:9]   --->   Operation 10 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "br label %1" [hw4.cpp:13]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %0 ], [ %sum, %Loop_j ]"   --->   Operation 12 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %j, %Loop_j ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.68ns)   --->   "%icmp_ln13 = icmp eq i3 %j_0, -2" [hw4.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.93ns)   --->   "%j = add i3 %j_0, 1" [hw4.cpp:13]   --->   Operation 16 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %2, label %Loop_j" [hw4.cpp:13]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %j_0 to i64" [hw4.cpp:15]   --->   Operation 18 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_A_addr = getelementptr [6 x i32]* %in_A, i64 0, i64 %zext_ln15" [hw4.cpp:15]   --->   Operation 19 'getelementptr' 'in_A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.14ns)   --->   "%in_A_load = load i32* %in_A_addr, align 4" [hw4.cpp:15]   --->   Operation 20 'load' 'in_A_load' <Predicate = (!icmp_ln13)> <Delay = 1.14> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 21 [1/1] (0.68ns)   --->   "%icmp_ln15 = icmp ult i3 %j_0, 3" [hw4.cpp:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln15 = add i3 %j_0, -3" [hw4.cpp:15]   --->   Operation 22 'add' 'add_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.51ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i3 %j_0, i3 %add_ln15" [hw4.cpp:15]   --->   Operation 23 'select' 'select_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i3 %select_ln15_1 to i64" [hw4.cpp:15]   --->   Operation 24 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_B_0_addr = getelementptr [3 x i32]* %in_B_0, i64 0, i64 %zext_ln15_1" [hw4.cpp:15]   --->   Operation 25 'getelementptr' 'in_B_0_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_B_1_addr = getelementptr [3 x i32]* %in_B_1, i64 0, i64 %zext_ln15_1" [hw4.cpp:15]   --->   Operation 26 'getelementptr' 'in_B_1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.14ns)   --->   "%in_B_0_load = load i32* %in_B_0_addr, align 4" [hw4.cpp:15]   --->   Operation 27 'load' 'in_B_0_load' <Predicate = (!icmp_ln13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 28 [2/2] (1.14ns)   --->   "%in_B_1_load = load i32* %in_B_1_addr, align 4" [hw4.cpp:15]   --->   Operation 28 'load' 'in_B_1_load' <Predicate = (!icmp_ln13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_r, i32 %sum_0)" [hw4.cpp:17]   --->   Operation 29 'write' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [hw4.cpp:18]   --->   Operation 30 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.64>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [hw4.cpp:13]   --->   Operation 31 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3) nounwind" [hw4.cpp:13]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [hw4.cpp:14]   --->   Operation 33 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (1.14ns)   --->   "%in_A_load = load i32* %in_A_addr, align 4" [hw4.cpp:15]   --->   Operation 34 'load' 'in_A_load' <Predicate = true> <Delay = 1.14> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 35 [1/2] (1.14ns)   --->   "%in_B_0_load = load i32* %in_B_0_addr, align 4" [hw4.cpp:15]   --->   Operation 35 'load' 'in_B_0_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 36 [1/2] (1.14ns)   --->   "%in_B_1_load = load i32* %in_B_1_addr, align 4" [hw4.cpp:15]   --->   Operation 36 'load' 'in_B_1_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 37 [1/1] (0.49ns)   --->   "%select_ln15 = select i1 %icmp_ln15, i32 %in_B_0_load, i32 %in_B_1_load" [hw4.cpp:15]   --->   Operation 37 'select' 'select_ln15' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (5.49ns)   --->   "%mul_ln15 = mul nsw i32 %select_ln15, %in_A_load" [hw4.cpp:15]   --->   Operation 38 'mul' 'mul_ln15' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.51ns)   --->   "%sum = add nsw i32 %sum_0, %mul_ln15" [hw4.cpp:15]   --->   Operation 39 'add' 'sum' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp) nounwind" [hw4.cpp:16]   --->   Operation 40 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [hw4.cpp:13]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in_B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
spectopmodule_ln0      (spectopmodule    ) [ 0000]
specmemcore_ln8        (specmemcore      ) [ 0000]
speclatency_ln9        (speclatency      ) [ 0000]
br_ln13                (br               ) [ 0111]
sum_0                  (phi              ) [ 0011]
j_0                    (phi              ) [ 0010]
icmp_ln13              (icmp             ) [ 0011]
empty                  (speclooptripcount) [ 0000]
j                      (add              ) [ 0111]
br_ln13                (br               ) [ 0000]
zext_ln15              (zext             ) [ 0000]
in_A_addr              (getelementptr    ) [ 0001]
icmp_ln15              (icmp             ) [ 0001]
add_ln15               (add              ) [ 0000]
select_ln15_1          (select           ) [ 0000]
zext_ln15_1            (zext             ) [ 0000]
in_B_0_addr            (getelementptr    ) [ 0001]
in_B_1_addr            (getelementptr    ) [ 0001]
write_ln17             (write            ) [ 0000]
ret_ln18               (ret              ) [ 0000]
specloopname_ln13      (specloopname     ) [ 0000]
tmp                    (specregionbegin  ) [ 0000]
specresourcelimit_ln14 (specresourcelimit) [ 0000]
in_A_load              (load             ) [ 0000]
in_B_0_load            (load             ) [ 0000]
in_B_1_load            (load             ) [ 0000]
select_ln15            (select           ) [ 0000]
mul_ln15               (mul              ) [ 0000]
sum                    (add              ) [ 0111]
empty_2                (specregionend    ) [ 0000]
br_ln13                (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_B_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_B_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw4_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln17_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="in_A_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_A_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_A_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_B_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_B_0_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="in_B_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_B_1_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_B_0_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_B_1_load/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="sum_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="sum_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mul_ln15_fu_132">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln13_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln15_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln15_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln15_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln15_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln15_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln15_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="215" class="1005" name="in_A_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="1"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_A_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln15_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="225" class="1005" name="in_B_0_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_B_0_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="in_B_1_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_B_1_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="46" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="89" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="62" pin=2"/></net>

<net id="120"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="145"><net_src comp="76" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="154"><net_src comp="125" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="125" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="125" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="125" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="167" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="125" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="173" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="198"><net_src comp="96" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="102" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="205"><net_src comp="108" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="132" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="156" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="218"><net_src comp="69" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="223"><net_src comp="167" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="228"><net_src comp="82" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="233"><net_src comp="89" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="238"><net_src comp="201" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
 - Input state : 
	Port: hw4 : in_A | {2 3 }
	Port: hw4 : in_B_0 | {2 3 }
	Port: hw4 : in_B_1 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln15 : 1
		in_A_addr : 2
		in_A_load : 3
		icmp_ln15 : 1
		add_ln15 : 1
		select_ln15_1 : 2
		zext_ln15_1 : 3
		in_B_0_addr : 4
		in_B_1_addr : 4
		in_B_0_load : 5
		in_B_1_load : 5
		write_ln17 : 1
	State 3
		select_ln15 : 1
		mul_ln15 : 2
		sum : 3
		empty_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        j_fu_156        |    0    |    0    |    12   |
|    add   |     add_ln15_fu_173    |    0    |    0    |    12   |
|          |       sum_fu_201       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|  select  |  select_ln15_1_fu_179  |    0    |    0    |    3    |
|          |   select_ln15_fu_193   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln15_fu_132    |    3    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln13_fu_150    |    0    |    0    |    9    |
|          |    icmp_ln15_fu_167    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln17_write_fu_62 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln15_fu_162    |    0    |    0    |    0    |
|          |   zext_ln15_1_fu_187   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   137   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln15_reg_220 |    1   |
| in_A_addr_reg_215 |    3   |
|in_B_0_addr_reg_225|    2   |
|in_B_1_addr_reg_230|    2   |
|    j_0_reg_121    |    3   |
|     j_reg_210     |    3   |
|   sum_0_reg_108   |   32   |
|    sum_reg_235    |   32   |
+-------------------+--------+
|       Total       |   78   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   2  |    4   ||    9    |
|   sum_0_reg_108   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   ||  3.488  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   137  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   78   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   78   |   173  |
+-----------+--------+--------+--------+--------+
