Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 8b0d35afc5ff4bdcb1e75671bb062483 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wall_CLOCK_test_behav xil_defaultlib.Wall_CLOCK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count_24
Compiling module xil_defaultlib.Wall_CLOCK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wall_CLOCK_test_behav
