

================================================================
== Vivado HLS Report for 'dummy_fe'
================================================================
* Date:           Wed Jun 27 16:18:46 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030sbv485-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5001|  5001|  5001|  5001|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5000|  5000|         2|          -|          -|  2500|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      44|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      44|    129|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_2_fu_71_p2     |     +    |      0|  0|  19|          12|           1|
    |tmp_fu_65_p2     |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state2  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  48|          26|          15|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          4|    1|          4|
    |ap_done        |   9|          2|    1|          2|
    |din_i_V_blk_n  |   9|          2|    1|          2|
    |din_q_V_blk_n  |   9|          2|    1|          2|
    |i_reg_54       |   9|          2|   12|         24|
    |out_V_blk_n    |   9|          2|    1|          2|
    |out_V_din      |  15|          3|   16|         48|
    +---------------+----+-----------+-----+-----------+
    |Total          |  81|         17|   33|         84|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |din_q_V_read_reg_85  |  16|   0|   16|          0|
    |i_2_reg_80           |  12|   0|   12|          0|
    |i_reg_54             |  12|   0|   12|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  44|   0|   44|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   dummy_fe   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   dummy_fe   | return value |
|din_i_V_dout     |  in |   16|   ap_fifo  |    din_i_V   |    pointer   |
|din_i_V_empty_n  |  in |    1|   ap_fifo  |    din_i_V   |    pointer   |
|din_i_V_read     | out |    1|   ap_fifo  |    din_i_V   |    pointer   |
|din_q_V_dout     |  in |   16|   ap_fifo  |    din_q_V   |    pointer   |
|din_q_V_empty_n  |  in |    1|   ap_fifo  |    din_q_V   |    pointer   |
|din_q_V_read     | out |    1|   ap_fifo  |    din_q_V   |    pointer   |
|out_V_din        | out |   16|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n     |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write      | out |    1|   ap_fifo  |     out_V    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

