
testboardrb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a8c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08007c64  08007c64  00008c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cc0  08007cc0  000090cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007cc0  08007cc0  00008cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cc8  08007cc8  000090cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cc8  08007cc8  00008cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ccc  08007ccc  00008ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  20000000  08007cd0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  200000cc  08007d9c  000090cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a0  08007d9c  000096a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013aac  00000000  00000000  000090fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd3  00000000  00000000  0001cba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  0001f980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b8c  00000000  00000000  00020878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2da  00000000  00000000  00021404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014629  00000000  00000000  0003f6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba534  00000000  00000000  00053d07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e23b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cbc  00000000  00000000  0010e280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00111f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200000cc 	.word	0x200000cc
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007c4c 	.word	0x08007c4c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200000d0 	.word	0x200000d0
 8000214:	08007c4c 	.word	0x08007c4c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <selectMuxPin>:
float rawPressureArray[NUM_OF_SENSORS];
float rawTemperatureArray[NUM_OF_SENSORS];

const int selectPins[3] = { GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8 };

void selectMuxPin(uint8_t pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < 3; j++) {
 800054e:	2300      	movs	r3, #0
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e021      	b.n	8000598 <selectMuxPin+0x54>
        if (pin & (1 << j)) {
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	fa42 f303 	asr.w	r3, r2, r3
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <selectMuxPin+0x38>
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_SET);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	4a10      	ldr	r2, [pc, #64]	@ (80005a8 <selectMuxPin+0x64>)
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	b29b      	uxth	r3, r3
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f002 fdf1 	bl	800315c <HAL_GPIO_WritePin>
 800057a:	e00a      	b.n	8000592 <selectMuxPin+0x4e>
        } else {
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_RESET);
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <selectMuxPin+0x64>)
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	b29b      	uxth	r3, r3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f002 fde5 	bl	800315c <HAL_GPIO_WritePin>
    for (uint8_t j = 0; j < 3; j++) {
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	3301      	adds	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b02      	cmp	r3, #2
 800059c:	d9da      	bls.n	8000554 <selectMuxPin+0x10>
        }
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	08007c74 	.word	0x08007c74

080005ac <muxInit>:

void muxInit() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <muxInit+0x44>)
 80005b8:	f002 fdd0 	bl	800315c <HAL_GPIO_WritePin>

    // Initialize MUX
    for (uint8_t i = 0; i < 3; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	e00d      	b.n	80005de <muxInit+0x32>
        HAL_GPIO_WritePin(GPIOA, selectPins[i], GPIO_PIN_SET);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <muxInit+0x48>)
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f002 fdc2 	bl	800315c <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9ee      	bls.n	80005c2 <muxInit+0x16>
    }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800
 80005f4:	08007c74 	.word	0x08007c74

080005f8 <startSensorReadSequence>:

void startSensorReadSequence() {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
    currentSensor = 0;
 80005fc:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <startSensorReadSequence+0x2c>)
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000602:	4b09      	ldr	r3, [pc, #36]	@ (8000628 <startSensorReadSequence+0x30>)
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <startSensorReadSequence+0x2c>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff98 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 8000614:	2302      	movs	r3, #2
 8000616:	4a05      	ldr	r2, [pc, #20]	@ (800062c <startSensorReadSequence+0x34>)
 8000618:	21fe      	movs	r1, #254	@ 0xfe
 800061a:	4805      	ldr	r0, [pc, #20]	@ (8000630 <startSensorReadSequence+0x38>)
 800061c:	f002 fe9a 	bl	8003354 <HAL_I2C_Master_Transmit_DMA>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	200000e8 	.word	0x200000e8
 8000628:	200000e9 	.word	0x200000e9
 800062c:	20000000 	.word	0x20000000
 8000630:	20000200 	.word	0x20000200

08000634 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d11d      	bne.n	8000680 <HAL_I2C_MasterTxCpltCallback+0x4c>

    if (dmaStep == 0) {
 8000644:	4b11      	ldr	r3, [pc, #68]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	d109      	bne.n	8000662 <HAL_I2C_MasterTxCpltCallback+0x2e>
        dmaStep = 1;
 800064e:	4b0f      	ldr	r3, [pc, #60]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, addressArray, 1);
 8000654:	2301      	movs	r3, #1
 8000656:	4a0e      	ldr	r2, [pc, #56]	@ (8000690 <HAL_I2C_MasterTxCpltCallback+0x5c>)
 8000658:	21fe      	movs	r1, #254	@ 0xfe
 800065a:	480b      	ldr	r0, [pc, #44]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800065c:	f002 fe7a 	bl	8003354 <HAL_I2C_Master_Transmit_DMA>
 8000660:	e00f      	b.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
    } else if (dmaStep == 1) {
 8000662:	4b0a      	ldr	r3, [pc, #40]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10a      	bne.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
        dmaStep = 2;
 800066c:	4b07      	ldr	r3, [pc, #28]	@ (800068c <HAL_I2C_MasterTxCpltCallback+0x58>)
 800066e:	2202      	movs	r2, #2
 8000670:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Master_Receive_DMA(&hi2c3, 0x7F << 1, receiveArray, 5);
 8000672:	2305      	movs	r3, #5
 8000674:	4a07      	ldr	r2, [pc, #28]	@ (8000694 <HAL_I2C_MasterTxCpltCallback+0x60>)
 8000676:	21fe      	movs	r1, #254	@ 0xfe
 8000678:	4803      	ldr	r0, [pc, #12]	@ (8000688 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800067a:	f002 ff7f 	bl	800357c <HAL_I2C_Master_Receive_DMA>
 800067e:	e000      	b.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x4e>
    if (hi2c != &hi2c3) return;
 8000680:	bf00      	nop
    }
}
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000200 	.word	0x20000200
 800068c:	200000e9 	.word	0x200000e9
 8000690:	20000004 	.word	0x20000004
 8000694:	200000ec 	.word	0x200000ec

08000698 <HAL_I2C_MasterRxCpltCallback>:
    selectMuxPin(currentSensor);
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
}
*/

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a2a      	ldr	r2, [pc, #168]	@ (800074c <HAL_I2C_MasterRxCpltCallback+0xb4>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d14d      	bne.n	8000744 <HAL_I2C_MasterRxCpltCallback+0xac>

    // Extract raw data from receiveArray
    uint32_t rawPressure = (receiveArray[0] << 16) | (receiveArray[1] << 8) | receiveArray[2];
 80006a8:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	041a      	lsls	r2, r3, #16
 80006ae:	4b28      	ldr	r3, [pc, #160]	@ (8000750 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 80006b0:	785b      	ldrb	r3, [r3, #1]
 80006b2:	021b      	lsls	r3, r3, #8
 80006b4:	4313      	orrs	r3, r2
 80006b6:	4a26      	ldr	r2, [pc, #152]	@ (8000750 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 80006b8:	7892      	ldrb	r2, [r2, #2]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	60fb      	str	r3, [r7, #12]
    uint16_t rawTemperature = (receiveArray[3] << 8) | receiveArray[4];
 80006be:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 80006c0:	78db      	ldrb	r3, [r3, #3]
 80006c2:	b21b      	sxth	r3, r3
 80006c4:	021b      	lsls	r3, r3, #8
 80006c6:	b21a      	sxth	r2, r3
 80006c8:	4b21      	ldr	r3, [pc, #132]	@ (8000750 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	b21b      	sxth	r3, r3
 80006ce:	4313      	orrs	r3, r2
 80006d0:	b21b      	sxth	r3, r3
 80006d2:	817b      	strh	r3, [r7, #10]

    // Store raw data into arrays for later processing
    rawPressureArray[currentSensor] = rawPressure;
 80006d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000754 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	68fa      	ldr	r2, [r7, #12]
 80006dc:	ee07 2a90 	vmov	s15, r2
 80006e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006e4:	4a1c      	ldr	r2, [pc, #112]	@ (8000758 <HAL_I2C_MasterRxCpltCallback+0xc0>)
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	4413      	add	r3, r2
 80006ea:	edc3 7a00 	vstr	s15, [r3]
    rawTemperatureArray[currentSensor] = rawTemperature;
 80006ee:	4b19      	ldr	r3, [pc, #100]	@ (8000754 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	897a      	ldrh	r2, [r7, #10]
 80006f6:	ee07 2a90 	vmov	s15, r2
 80006fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006fe:	4a17      	ldr	r2, [pc, #92]	@ (800075c <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	4413      	add	r3, r2
 8000704:	edc3 7a00 	vstr	s15, [r3]

    // Move to next sensor and trigger next DMA
    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 8000708:	4b12      	ldr	r3, [pc, #72]	@ (8000754 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	3301      	adds	r3, #1
 8000710:	425a      	negs	r2, r3
 8000712:	f003 0303 	and.w	r3, r3, #3
 8000716:	f002 0203 	and.w	r2, r2, #3
 800071a:	bf58      	it	pl
 800071c:	4253      	negpl	r3, r2
 800071e:	b2da      	uxtb	r2, r3
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 8000722:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000724:	4b0e      	ldr	r3, [pc, #56]	@ (8000760 <HAL_I2C_MasterRxCpltCallback+0xc8>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800072a:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <HAL_I2C_MasterRxCpltCallback+0xbc>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	4618      	mov	r0, r3
 8000732:	f7ff ff07 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 8000736:	2302      	movs	r3, #2
 8000738:	4a0a      	ldr	r2, [pc, #40]	@ (8000764 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 800073a:	21fe      	movs	r1, #254	@ 0xfe
 800073c:	4803      	ldr	r0, [pc, #12]	@ (800074c <HAL_I2C_MasterRxCpltCallback+0xb4>)
 800073e:	f002 fe09 	bl	8003354 <HAL_I2C_Master_Transmit_DMA>
 8000742:	e000      	b.n	8000746 <HAL_I2C_MasterRxCpltCallback+0xae>
    if (hi2c != &hi2c3) return;
 8000744:	bf00      	nop
}
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000200 	.word	0x20000200
 8000750:	200000ec 	.word	0x200000ec
 8000754:	200000e8 	.word	0x200000e8
 8000758:	200001b4 	.word	0x200001b4
 800075c:	200001c4 	.word	0x200001c4
 8000760:	200000e9 	.word	0x200000e9
 8000764:	20000000 	.word	0x20000000

08000768 <HAL_I2C_ErrorCallback>:




void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a15      	ldr	r2, [pc, #84]	@ (80007c8 <HAL_I2C_ErrorCallback+0x60>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d123      	bne.n	80007c0 <HAL_I2C_ErrorCallback+0x58>

    HAL_I2C_DeInit(hi2c);
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f002 fdbc 	bl	80032f6 <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f002 fd1e 	bl	80031c0 <HAL_I2C_Init>

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <HAL_I2C_ErrorCallback+0x64>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	425a      	negs	r2, r3
 800078e:	f003 0303 	and.w	r3, r3, #3
 8000792:	f002 0203 	and.w	r2, r2, #3
 8000796:	bf58      	it	pl
 8000798:	4253      	negpl	r3, r2
 800079a:	b2da      	uxtb	r2, r3
 800079c:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <HAL_I2C_ErrorCallback+0x64>)
 800079e:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 80007a0:	4b0b      	ldr	r3, [pc, #44]	@ (80007d0 <HAL_I2C_ErrorCallback+0x68>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <HAL_I2C_ErrorCallback+0x64>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff fec9 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 80007b2:	2302      	movs	r3, #2
 80007b4:	4a07      	ldr	r2, [pc, #28]	@ (80007d4 <HAL_I2C_ErrorCallback+0x6c>)
 80007b6:	21fe      	movs	r1, #254	@ 0xfe
 80007b8:	4803      	ldr	r0, [pc, #12]	@ (80007c8 <HAL_I2C_ErrorCallback+0x60>)
 80007ba:	f002 fdcb 	bl	8003354 <HAL_I2C_Master_Transmit_DMA>
 80007be:	e000      	b.n	80007c2 <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != &hi2c3) return;
 80007c0:	bf00      	nop
}
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000200 	.word	0x20000200
 80007cc:	200000e8 	.word	0x200000e8
 80007d0:	200000e9 	.word	0x200000e9
 80007d4:	20000000 	.word	0x20000000

080007d8 <ProcessSensorData>:

void ProcessSensorData(uint8_t sensorIndex) {
 80007d8:	b4b0      	push	{r4, r5, r7}
 80007da:	b091      	sub	sp, #68	@ 0x44
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
    uint32_t rawPressure = rawPressureArray[sensorIndex];
 80007e2:	79fb      	ldrb	r3, [r7, #7]
 80007e4:	4a8f      	ldr	r2, [pc, #572]	@ (8000a24 <ProcessSensorData+0x24c>)
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	4413      	add	r3, r2
 80007ea:	edd3 7a00 	vldr	s15, [r3]
 80007ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007f2:	ee17 3a90 	vmov	r3, s15
 80007f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t rawTemperature = rawTemperatureArray[sensorIndex];
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	4a8b      	ldr	r2, [pc, #556]	@ (8000a28 <ProcessSensorData+0x250>)
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	4413      	add	r3, r2
 8000800:	edd3 7a00 	vldr	s15, [r3]
 8000804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000808:	ee17 3a90 	vmov	r3, s15
 800080c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    float fpressureData = rawPressure;
 800080e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000810:	ee07 3a90 	vmov	s15, r3
 8000814:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000818:	edc7 7a08 	vstr	s15, [r7, #32]
    float fpressureData2;

    if (fpressureData >= 8388608) {
 800081c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000820:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000a2c <ProcessSensorData+0x254>
 8000824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800082c:	db18      	blt.n	8000860 <ProcessSensorData+0x88>
        fpressureData2 = (fpressureData - 16777216.0f) * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 800082e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000832:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8000a30 <ProcessSensorData+0x258>
 8000836:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800083a:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8000a34 <ProcessSensorData+0x25c>
 800083e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	4a7c      	ldr	r2, [pc, #496]	@ (8000a38 <ProcessSensorData+0x260>)
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	4413      	add	r3, r2
 800084a:	edd3 7a00 	vldr	s15, [r3]
 800084e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000852:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8000a2c <ProcessSensorData+0x254>
 8000856:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800085a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 800085e:	e013      	b.n	8000888 <ProcessSensorData+0xb0>
    } else {
        fpressureData2 = fpressureData / 8388608.0f * Fullscale_P * calibration[sensorIndex];
 8000860:	ed97 7a08 	vldr	s14, [r7, #32]
 8000864:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8000a2c <ProcessSensorData+0x254>
 8000868:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800086c:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8000a34 <ProcessSensorData+0x25c>
 8000870:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4a70      	ldr	r2, [pc, #448]	@ (8000a38 <ProcessSensorData+0x260>)
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	4413      	add	r3, r2
 800087c:	edd3 7a00 	vldr	s15, [r3]
 8000880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000884:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    float truePressure = fpressureData2;
 8000888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800088a:	61fb      	str	r3, [r7, #28]
    float pressureSum = 0;
 800088c:	f04f 0300 	mov.w	r3, #0
 8000890:	63bb      	str	r3, [r7, #56]	@ 0x38

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000892:	2300      	movs	r3, #0
 8000894:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000898:	e03e      	b.n	8000918 <ProcessSensorData+0x140>
        if (j == RUNAVGAM - 1) {
 800089a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800089e:	2b04      	cmp	r3, #4
 80008a0:	d10c      	bne.n	80008bc <ProcessSensorData+0xe4>
            runningAveragePressure[sensorIndex][j] = truePressure;
 80008a2:	79fa      	ldrb	r2, [r7, #7]
 80008a4:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 80008a8:	4864      	ldr	r0, [pc, #400]	@ (8000a3c <ProcessSensorData+0x264>)
 80008aa:	4613      	mov	r3, r2
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	4413      	add	r3, r2
 80008b0:	440b      	add	r3, r1
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	4403      	add	r3, r0
 80008b6:	69fa      	ldr	r2, [r7, #28]
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	e016      	b.n	80008ea <ProcessSensorData+0x112>
        } else {
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 80008bc:	79f9      	ldrb	r1, [r7, #7]
 80008be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008c2:	1c5c      	adds	r4, r3, #1
 80008c4:	79fa      	ldrb	r2, [r7, #7]
 80008c6:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80008ca:	4d5c      	ldr	r5, [pc, #368]	@ (8000a3c <ProcessSensorData+0x264>)
 80008cc:	460b      	mov	r3, r1
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	440b      	add	r3, r1
 80008d2:	4423      	add	r3, r4
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	442b      	add	r3, r5
 80008d8:	6819      	ldr	r1, [r3, #0]
 80008da:	4c58      	ldr	r4, [pc, #352]	@ (8000a3c <ProcessSensorData+0x264>)
 80008dc:	4613      	mov	r3, r2
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	4403      	add	r3, r0
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	4423      	add	r3, r4
 80008e8:	6019      	str	r1, [r3, #0]
        }
        pressureSum += runningAveragePressure[sensorIndex][j];
 80008ea:	79fa      	ldrb	r2, [r7, #7]
 80008ec:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 80008f0:	4852      	ldr	r0, [pc, #328]	@ (8000a3c <ProcessSensorData+0x264>)
 80008f2:	4613      	mov	r3, r2
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	4413      	add	r3, r2
 80008f8:	440b      	add	r3, r1
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	4403      	add	r3, r0
 80008fe:	edd3 7a00 	vldr	s15, [r3]
 8000902:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800090a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 800090e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000912:	3301      	adds	r3, #1
 8000914:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000918:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800091c:	2b04      	cmp	r3, #4
 800091e:	d9bc      	bls.n	800089a <ProcessSensorData+0xc2>
    }

    float pressureAverage = pressureSum / RUNAVGAM;
 8000920:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000924:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8000928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800092c:	edc7 7a06 	vstr	s15, [r7, #24]

    float ftemperature = rawTemperature;
 8000930:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000932:	ee07 3a90 	vmov	s15, r3
 8000936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800093a:	edc7 7a05 	vstr	s15, [r7, #20]
    float trueTemperature = ftemperature / 256.0f * tempcal[sensorIndex];
 800093e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000942:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8000a40 <ProcessSensorData+0x268>
 8000946:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a44 <ProcessSensorData+0x26c>)
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	4413      	add	r3, r2
 8000952:	edd3 7a00 	vldr	s15, [r3]
 8000956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800095a:	edc7 7a04 	vstr	s15, [r7, #16]
    float temperatureSum = 0;
 800095e:	f04f 0300 	mov.w	r3, #0
 8000962:	633b      	str	r3, [r7, #48]	@ 0x30

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000964:	2300      	movs	r3, #0
 8000966:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800096a:	e03e      	b.n	80009ea <ProcessSensorData+0x212>
        if (j == RUNAVGAM - 1) {
 800096c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000970:	2b04      	cmp	r3, #4
 8000972:	d10c      	bne.n	800098e <ProcessSensorData+0x1b6>
            runningAverageTemperature[sensorIndex][j] = trueTemperature;
 8000974:	79fa      	ldrb	r2, [r7, #7]
 8000976:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800097a:	4833      	ldr	r0, [pc, #204]	@ (8000a48 <ProcessSensorData+0x270>)
 800097c:	4613      	mov	r3, r2
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	4413      	add	r3, r2
 8000982:	440b      	add	r3, r1
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	4403      	add	r3, r0
 8000988:	693a      	ldr	r2, [r7, #16]
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	e016      	b.n	80009bc <ProcessSensorData+0x1e4>
        } else {
            runningAverageTemperature[sensorIndex][j] = runningAverageTemperature[sensorIndex][j + 1];
 800098e:	79f9      	ldrb	r1, [r7, #7]
 8000990:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000994:	1c5c      	adds	r4, r3, #1
 8000996:	79fa      	ldrb	r2, [r7, #7]
 8000998:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 800099c:	4d2a      	ldr	r5, [pc, #168]	@ (8000a48 <ProcessSensorData+0x270>)
 800099e:	460b      	mov	r3, r1
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	440b      	add	r3, r1
 80009a4:	4423      	add	r3, r4
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	442b      	add	r3, r5
 80009aa:	6819      	ldr	r1, [r3, #0]
 80009ac:	4c26      	ldr	r4, [pc, #152]	@ (8000a48 <ProcessSensorData+0x270>)
 80009ae:	4613      	mov	r3, r2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	4413      	add	r3, r2
 80009b4:	4403      	add	r3, r0
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	4423      	add	r3, r4
 80009ba:	6019      	str	r1, [r3, #0]
        }
        temperatureSum += runningAverageTemperature[sensorIndex][j];
 80009bc:	79fa      	ldrb	r2, [r7, #7]
 80009be:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80009c2:	4821      	ldr	r0, [pc, #132]	@ (8000a48 <ProcessSensorData+0x270>)
 80009c4:	4613      	mov	r3, r2
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	4413      	add	r3, r2
 80009ca:	440b      	add	r3, r1
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4403      	add	r3, r0
 80009d0:	edd3 7a00 	vldr	s15, [r3]
 80009d4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80009d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009dc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80009e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009e4:	3301      	adds	r3, #1
 80009e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80009ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	d9bc      	bls.n	800096c <ProcessSensorData+0x194>
    }

    float temperatureAverage = temperatureSum / RUNAVGAM;
 80009f2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80009f6:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80009fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009fe:	edc7 7a03 	vstr	s15, [r7, #12]

    pressureArray[sensorIndex] = pressureAverage;
 8000a02:	79fb      	ldrb	r3, [r7, #7]
 8000a04:	4a11      	ldr	r2, [pc, #68]	@ (8000a4c <ProcessSensorData+0x274>)
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	4413      	add	r3, r2
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	601a      	str	r2, [r3, #0]
    temperatureArray[sensorIndex] = temperatureAverage;
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4a0f      	ldr	r2, [pc, #60]	@ (8000a50 <ProcessSensorData+0x278>)
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	4413      	add	r3, r2
 8000a16:	68fa      	ldr	r2, [r7, #12]
 8000a18:	601a      	str	r2, [r3, #0]
}
 8000a1a:	bf00      	nop
 8000a1c:	3744      	adds	r7, #68	@ 0x44
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bcb0      	pop	{r4, r5, r7}
 8000a22:	4770      	bx	lr
 8000a24:	200001b4 	.word	0x200001b4
 8000a28:	200001c4 	.word	0x200001c4
 8000a2c:	4b000000 	.word	0x4b000000
 8000a30:	4b800000 	.word	0x4b800000
 8000a34:	457a0000 	.word	0x457a0000
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	20000114 	.word	0x20000114
 8000a40:	43800000 	.word	0x43800000
 8000a44:	20000018 	.word	0x20000018
 8000a48:	20000164 	.word	0x20000164
 8000a4c:	200000f4 	.word	0x200000f4
 8000a50:	20000104 	.word	0x20000104

08000a54 <on_packet_received>:
/* USER CODE BEGIN 0 */
uint8_t isCon;
uint8_t isOn;
uint8_t ballin;

void on_packet_received(struct Packet *p) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	Command.type = p->type;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	781a      	ldrb	r2, [r3, #0]
 8000a60:	4b07      	ldr	r3, [pc, #28]	@ (8000a80 <on_packet_received+0x2c>)
 8000a62:	701a      	strb	r2, [r3, #0]
	Command.size = p->size;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	785a      	ldrb	r2, [r3, #1]
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <on_packet_received+0x2c>)
 8000a6a:	705a      	strb	r2, [r3, #1]
	Command.payload = p->payload;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	4a03      	ldr	r2, [pc, #12]	@ (8000a80 <on_packet_received+0x2c>)
 8000a72:	6053      	str	r3, [r2, #4]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	200001d4 	.word	0x200001d4

08000a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	@ 0x38
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8a:	f001 f8ca 	bl	8001c22 <HAL_Init>

  /* USER CODE BEGIN Init */
  	uint32_t opento1 = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
  	uint32_t opento2 = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61bb      	str	r3, [r7, #24]
  	uint8_t debug = 0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  	uint8_t flag = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  	uint32_t timepre = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	633b      	str	r3, [r7, #48]	@ 0x30
  	uint32_t timeref1 = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  	uint32_t timec = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	617b      	str	r3, [r7, #20]
  	uint32_t psend = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
  	uint32_t tsend = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab6:	f000 f90b 	bl	8000cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aba:	f000 fa4d 	bl	8000f58 <MX_GPIO_Init>
  MX_DMA_Init();
 8000abe:	f000 fa01 	bl	8000ec4 <MX_DMA_Init>
  MX_I2C3_Init();
 8000ac2:	f000 f975 	bl	8000db0 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000ac6:	f000 f9b1 	bl	8000e2c <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000aca:	f000 f94f 	bl	8000d6c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  muxInit();
 8000ace:	f7ff fd6d 	bl	80005ac <muxInit>
  startSensorReadSequence();
 8000ad2:	f7ff fd91 	bl	80005f8 <startSensorReadSequence>
  nslp_init(&huart1, &hcrc);
 8000ad6:	4974      	ldr	r1, [pc, #464]	@ (8000ca8 <main+0x224>)
 8000ad8:	4874      	ldr	r0, [pc, #464]	@ (8000cac <main+0x228>)
 8000ada:	f000 fae3 	bl	80010a4 <nslp_init>
  nslp_set_rx_callback(on_packet_received);
 8000ade:	4874      	ldr	r0, [pc, #464]	@ (8000cb0 <main+0x22c>)
 8000ae0:	f000 faf6 	bl	80010d0 <nslp_set_rx_callback>

  HAL_GPIO_WritePin(bal2.busC, bal2.pinC, 0);
 8000ae4:	4b73      	ldr	r3, [pc, #460]	@ (8000cb4 <main+0x230>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	4b72      	ldr	r3, [pc, #456]	@ (8000cb4 <main+0x230>)
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	2200      	movs	r2, #0
 8000af2:	4619      	mov	r1, r3
 8000af4:	f002 fb32 	bl	800315c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(bal2.busO, bal2.pinO, 0);
 8000af8:	4b6e      	ldr	r3, [pc, #440]	@ (8000cb4 <main+0x230>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	4618      	mov	r0, r3
 8000afe:	4b6d      	ldr	r3, [pc, #436]	@ (8000cb4 <main+0x230>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	2200      	movs	r2, #0
 8000b06:	4619      	mov	r1, r3
 8000b08:	f002 fb28 	bl	800315c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  timec = HAL_GetTick();
 8000b0c:	f001 f8ee 	bl	8001cec <HAL_GetTick>
 8000b10:	6178      	str	r0, [r7, #20]
	  if (timec - timeref1 > 10000){
 8000b12:	697a      	ldr	r2, [r7, #20]
 8000b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d925      	bls.n	8000b6c <main+0xe8>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8000b20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b28:	f002 fb30 	bl	800318c <HAL_GPIO_TogglePin>
		  timeref1 = timec;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  flag = !flag;
 8000b30:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	bf0c      	ite	eq
 8000b38:	2301      	moveq	r3, #1
 8000b3a:	2300      	movne	r3, #0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		  if (flag){
 8000b42:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d008      	beq.n	8000b5c <main+0xd8>
			  valve_set_openness(&bal1, 255);
 8000b4a:	21ff      	movs	r1, #255	@ 0xff
 8000b4c:	485a      	ldr	r0, [pc, #360]	@ (8000cb8 <main+0x234>)
 8000b4e:	f000 feeb 	bl	8001928 <valve_set_openness>
			  valve_set_openness(&bal2, 128);
 8000b52:	2180      	movs	r1, #128	@ 0x80
 8000b54:	4857      	ldr	r0, [pc, #348]	@ (8000cb4 <main+0x230>)
 8000b56:	f000 fee7 	bl	8001928 <valve_set_openness>
 8000b5a:	e007      	b.n	8000b6c <main+0xe8>
			  HAL_GPIO_WritePin(bal1.busC, bal1.pinC, 1);
			  */

		  }
		  else {
			  valve_set_openness(&bal1, 100);
 8000b5c:	2164      	movs	r1, #100	@ 0x64
 8000b5e:	4856      	ldr	r0, [pc, #344]	@ (8000cb8 <main+0x234>)
 8000b60:	f000 fee2 	bl	8001928 <valve_set_openness>
			  valve_set_openness(&bal2, 0);
 8000b64:	2100      	movs	r1, #0
 8000b66:	4853      	ldr	r0, [pc, #332]	@ (8000cb4 <main+0x230>)
 8000b68:	f000 fede 	bl	8001928 <valve_set_openness>

	  }

	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
	  //HAL_Delay(1000);
	  isOn = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	4853      	ldr	r0, [pc, #332]	@ (8000cbc <main+0x238>)
 8000b70:	f002 fadc 	bl	800312c <HAL_GPIO_ReadPin>
 8000b74:	4603      	mov	r3, r0
 8000b76:	461a      	mov	r2, r3
 8000b78:	4b51      	ldr	r3, [pc, #324]	@ (8000cc0 <main+0x23c>)
 8000b7a:	701a      	strb	r2, [r3, #0]
	  isCon = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8000b7c:	2102      	movs	r1, #2
 8000b7e:	484f      	ldr	r0, [pc, #316]	@ (8000cbc <main+0x238>)
 8000b80:	f002 fad4 	bl	800312c <HAL_GPIO_ReadPin>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	bf0c      	ite	eq
 8000b8a:	2301      	moveq	r3, #1
 8000b8c:	2300      	movne	r3, #0
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	461a      	mov	r2, r3
 8000b92:	4b4c      	ldr	r3, [pc, #304]	@ (8000cc4 <main+0x240>)
 8000b94:	701a      	strb	r2, [r3, #0]
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000b96:	2300      	movs	r3, #0
 8000b98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000b9c:	e009      	b.n	8000bb2 <main+0x12e>
		  ProcessSensorData(i);
 8000b9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fe18 	bl	80007d8 <ProcessSensorData>
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000ba8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000bac:	3301      	adds	r3, #1
 8000bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000bb2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d9f1      	bls.n	8000b9e <main+0x11a>
	  }


	  if (timec - psend > 100){
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	2b64      	cmp	r3, #100	@ 0x64
 8000bc2:	d90d      	bls.n	8000be0 <main+0x15c>
		  struct Packet Pressure = {
 8000bc4:	4a40      	ldr	r2, [pc, #256]	@ (8000cc8 <main+0x244>)
 8000bc6:	f107 0308 	add.w	r3, r7, #8
 8000bca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bce:	e883 0003 	stmia.w	r3, {r0, r1}
		 			.type = 'p',
		 			.size = sizeof(pressureArray),
		 			.payload = pressureArray
		 		};
		  nslp_send_packet(&Pressure);
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f000 fae6 	bl	80011a8 <nslp_send_packet>
		  psend = timec;
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	62bb      	str	r3, [r7, #40]	@ 0x28
	  }
	  if (timec - tsend > 100){
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	2b64      	cmp	r3, #100	@ 0x64
 8000be8:	d90b      	bls.n	8000c02 <main+0x17e>
		  struct Packet Temperature = {
 8000bea:	4a38      	ldr	r2, [pc, #224]	@ (8000ccc <main+0x248>)
 8000bec:	463b      	mov	r3, r7
 8000bee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bf2:	e883 0003 	stmia.w	r3, {r0, r1}
		  			.type = 't',
		  			.size = sizeof(temperatureArray),
		  			.payload = temperatureArray
		  		};
		  nslp_send_packet(&Temperature);
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fad5 	bl	80011a8 <nslp_send_packet>
		  tsend = timec;
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
	  nslp_send_packet(&Temperature);
	  nslp_send_packet(&Pressure);
	  */


	  valve_update(&bal1); //Purely while debugging
 8000c02:	482d      	ldr	r0, [pc, #180]	@ (8000cb8 <main+0x234>)
 8000c04:	f000 fea0 	bl	8001948 <valve_update>
	  valve_update(&bal2); //Purely while debugging
 8000c08:	482a      	ldr	r0, [pc, #168]	@ (8000cb4 <main+0x230>)
 8000c0a:	f000 fe9d 	bl	8001948 <valve_update>

	  uint32_t time = HAL_GetTick();
 8000c0e:	f001 f86d 	bl	8001cec <HAL_GetTick>
 8000c12:	6138      	str	r0, [r7, #16]

	  if (time - timepre > 100){
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	2b64      	cmp	r3, #100	@ 0x64
 8000c1c:	f67f af76 	bls.w	8000b0c <main+0x88>
		  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)){
 8000c20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c24:	4825      	ldr	r0, [pc, #148]	@ (8000cbc <main+0x238>)
 8000c26:	f002 fa81 	bl	800312c <HAL_GPIO_ReadPin>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d138      	bne.n	8000ca2 <main+0x21e>
			  switch (debug){
 8000c30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c34:	2b04      	cmp	r3, #4
 8000c36:	d826      	bhi.n	8000c86 <main+0x202>
 8000c38:	a201      	add	r2, pc, #4	@ (adr r2, 8000c40 <main+0x1bc>)
 8000c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3e:	bf00      	nop
 8000c40:	08000c55 	.word	0x08000c55
 8000c44:	08000c5f 	.word	0x08000c5f
 8000c48:	08000c69 	.word	0x08000c69
 8000c4c:	08000c73 	.word	0x08000c73
 8000c50:	08000c7d 	.word	0x08000c7d
			  case 0:
				  valve_set_openness(&bal1, 0);
 8000c54:	2100      	movs	r1, #0
 8000c56:	4818      	ldr	r0, [pc, #96]	@ (8000cb8 <main+0x234>)
 8000c58:	f000 fe66 	bl	8001928 <valve_set_openness>
				  break;
 8000c5c:	e014      	b.n	8000c88 <main+0x204>
			  case 1:
				  valve_set_openness(&bal1, 255);
 8000c5e:	21ff      	movs	r1, #255	@ 0xff
 8000c60:	4815      	ldr	r0, [pc, #84]	@ (8000cb8 <main+0x234>)
 8000c62:	f000 fe61 	bl	8001928 <valve_set_openness>
				  break;
 8000c66:	e00f      	b.n	8000c88 <main+0x204>
			  case 2:
				  valve_set_openness(&bal1, 127);
 8000c68:	217f      	movs	r1, #127	@ 0x7f
 8000c6a:	4813      	ldr	r0, [pc, #76]	@ (8000cb8 <main+0x234>)
 8000c6c:	f000 fe5c 	bl	8001928 <valve_set_openness>
				  break;
 8000c70:	e00a      	b.n	8000c88 <main+0x204>
			  case 3:
				  valve_set_openness(&bal1, 100);
 8000c72:	2164      	movs	r1, #100	@ 0x64
 8000c74:	4810      	ldr	r0, [pc, #64]	@ (8000cb8 <main+0x234>)
 8000c76:	f000 fe57 	bl	8001928 <valve_set_openness>
				  break;
 8000c7a:	e005      	b.n	8000c88 <main+0x204>
			  case 4:
				  valve_set_openness(&bal1, 200);
 8000c7c:	21c8      	movs	r1, #200	@ 0xc8
 8000c7e:	480e      	ldr	r0, [pc, #56]	@ (8000cb8 <main+0x234>)
 8000c80:	f000 fe52 	bl	8001928 <valve_set_openness>
				  break;
 8000c84:	e000      	b.n	8000c88 <main+0x204>
			  default:
				  break;
 8000c86:	bf00      	nop

			  }
			  if (debug > 5 ){debug = 0;}
 8000c88:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c8c:	2b05      	cmp	r3, #5
 8000c8e:	d903      	bls.n	8000c98 <main+0x214>
 8000c90:	2300      	movs	r3, #0
 8000c92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000c96:	e004      	b.n	8000ca2 <main+0x21e>
			  else debug++;
 8000c98:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

		  }
		  timepre = time;
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	633b      	str	r3, [r7, #48]	@ 0x30
  {
 8000ca6:	e731      	b.n	8000b0c <main+0x88>
 8000ca8:	200001dc 	.word	0x200001dc
 8000cac:	20000314 	.word	0x20000314
 8000cb0:	08000a55 	.word	0x08000a55
 8000cb4:	20000074 	.word	0x20000074
 8000cb8:	20000028 	.word	0x20000028
 8000cbc:	48000800 	.word	0x48000800
 8000cc0:	20000469 	.word	0x20000469
 8000cc4:	20000468 	.word	0x20000468
 8000cc8:	08007c64 	.word	0x08007c64
 8000ccc:	08007c6c 	.word	0x08007c6c

08000cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b094      	sub	sp, #80	@ 0x50
 8000cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd6:	f107 0318 	add.w	r3, r7, #24
 8000cda:	2238      	movs	r2, #56	@ 0x38
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f006 ff7a 	bl	8007bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
 8000cf0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cf2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cf6:	f004 fa8d 	bl	8005214 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d04:	2340      	movs	r3, #64	@ 0x40
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000d10:	2301      	movs	r3, #1
 8000d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000d14:	2308      	movs	r3, #8
 8000d16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d24:	f107 0318 	add.w	r3, r7, #24
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 fb27 	bl	800537c <HAL_RCC_OscConfig>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000d34:	f000 f9b0 	bl	8001098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d38:	230f      	movs	r3, #15
 8000d3a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000d40:	2390      	movs	r3, #144	@ 0x90
 8000d42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000d44:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000d48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8000d4a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d4e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	2100      	movs	r1, #0
 8000d54:	4618      	mov	r0, r3
 8000d56:	f004 fe23 	bl	80059a0 <HAL_RCC_ClockConfig>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d60:	f000 f99a 	bl	8001098 <Error_Handler>
  }
}
 8000d64:	bf00      	nop
 8000d66:	3750      	adds	r7, #80	@ 0x50
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d70:	4b0d      	ldr	r3, [pc, #52]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d72:	4a0e      	ldr	r2, [pc, #56]	@ (8000dac <MX_CRC_Init+0x40>)
 8000d74:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d82:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d88:	4b07      	ldr	r3, [pc, #28]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d94:	4804      	ldr	r0, [pc, #16]	@ (8000da8 <MX_CRC_Init+0x3c>)
 8000d96:	f001 f8f7 	bl	8001f88 <HAL_CRC_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000da0:	f000 f97a 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	200001dc 	.word	0x200001dc
 8000dac:	40023000 	.word	0x40023000

08000db0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000db4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000db6:	4a1c      	ldr	r2, [pc, #112]	@ (8000e28 <MX_I2C3_Init+0x78>)
 8000db8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000103;
 8000dba:	4b1a      	ldr	r3, [pc, #104]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000dbc:	f240 1203 	movw	r2, #259	@ 0x103
 8000dc0:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000dc2:	4b18      	ldr	r3, [pc, #96]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dc8:	4b16      	ldr	r3, [pc, #88]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dce:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000dd4:	4b13      	ldr	r3, [pc, #76]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dda:	4b12      	ldr	r3, [pc, #72]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000de0:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000de6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000dec:	480d      	ldr	r0, [pc, #52]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000dee:	f002 f9e7 	bl	80031c0 <HAL_I2C_Init>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000df8:	f000 f94e 	bl	8001098 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4809      	ldr	r0, [pc, #36]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000e00:	f004 f970 	bl	80050e4 <HAL_I2CEx_ConfigAnalogFilter>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000e0a:	f000 f945 	bl	8001098 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4804      	ldr	r0, [pc, #16]	@ (8000e24 <MX_I2C3_Init+0x74>)
 8000e12:	f004 f9b2 	bl	800517a <HAL_I2CEx_ConfigDigitalFilter>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000e1c:	f000 f93c 	bl	8001098 <Error_Handler>
  /* USER CODE BEGIN I2C3_Init 2 */
  //__HAL_RCC_I2C3_CONFIG(RCC_I2C3CLKSOURCE_HSI);
  //__HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE END I2C3_Init 2 */

}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20000200 	.word	0x20000200
 8000e28:	40007800 	.word	0x40007800

08000e2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e30:	4b22      	ldr	r3, [pc, #136]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e32:	4a23      	ldr	r2, [pc, #140]	@ (8000ec0 <MX_USART1_UART_Init+0x94>)
 8000e34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e36:	4b21      	ldr	r3, [pc, #132]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e38:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e44:	4b1d      	ldr	r3, [pc, #116]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e50:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e52:	220c      	movs	r2, #12
 8000e54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e5c:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e62:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e68:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6e:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e74:	4811      	ldr	r0, [pc, #68]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e76:	f005 f99f 	bl	80061b8 <HAL_UART_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e80:	f000 f90a 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e84:	2100      	movs	r1, #0
 8000e86:	480d      	ldr	r0, [pc, #52]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e88:	f006 fd87 	bl	800799a <HAL_UARTEx_SetTxFifoThreshold>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e92:	f000 f901 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e96:	2100      	movs	r1, #0
 8000e98:	4808      	ldr	r0, [pc, #32]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000e9a:	f006 fdbc 	bl	8007a16 <HAL_UARTEx_SetRxFifoThreshold>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ea4:	f000 f8f8 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000ea8:	4804      	ldr	r0, [pc, #16]	@ (8000ebc <MX_USART1_UART_Init+0x90>)
 8000eaa:	f006 fd3d 	bl	8007928 <HAL_UARTEx_DisableFifoMode>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000eb4:	f000 f8f0 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000314 	.word	0x20000314
 8000ec0:	40013800 	.word	0x40013800

08000ec4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000eca:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <MX_DMA_Init+0x90>)
 8000ecc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ece:	4a21      	ldr	r2, [pc, #132]	@ (8000f54 <MX_DMA_Init+0x90>)
 8000ed0:	f043 0304 	orr.w	r3, r3, #4
 8000ed4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <MX_DMA_Init+0x90>)
 8000ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000eda:	f003 0304 	and.w	r3, r3, #4
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f54 <MX_DMA_Init+0x90>)
 8000ee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ee6:	4a1b      	ldr	r2, [pc, #108]	@ (8000f54 <MX_DMA_Init+0x90>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6493      	str	r3, [r2, #72]	@ 0x48
 8000eee:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <MX_DMA_Init+0x90>)
 8000ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2100      	movs	r1, #0
 8000efe:	200b      	movs	r0, #11
 8000f00:	f000 ffff 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f04:	200b      	movs	r0, #11
 8000f06:	f001 f816 	bl	8001f36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	200c      	movs	r0, #12
 8000f10:	f000 fff7 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f14:	200c      	movs	r0, #12
 8000f16:	f001 f80e 	bl	8001f36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	200d      	movs	r0, #13
 8000f20:	f000 ffef 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f24:	200d      	movs	r0, #13
 8000f26:	f001 f806 	bl	8001f36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	200e      	movs	r0, #14
 8000f30:	f000 ffe7 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000f34:	200e      	movs	r0, #14
 8000f36:	f000 fffe 	bl	8001f36 <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	205e      	movs	r0, #94	@ 0x5e
 8000f40:	f000 ffdf 	bl	8001f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8000f44:	205e      	movs	r0, #94	@ 0x5e
 8000f46:	f000 fff6 	bl	8001f36 <HAL_NVIC_EnableIRQ>

}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000

08000f58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	@ 0x28
 8000f5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6e:	4b47      	ldr	r3, [pc, #284]	@ (800108c <MX_GPIO_Init+0x134>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f72:	4a46      	ldr	r2, [pc, #280]	@ (800108c <MX_GPIO_Init+0x134>)
 8000f74:	f043 0304 	orr.w	r3, r3, #4
 8000f78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7a:	4b44      	ldr	r3, [pc, #272]	@ (800108c <MX_GPIO_Init+0x134>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f86:	4b41      	ldr	r3, [pc, #260]	@ (800108c <MX_GPIO_Init+0x134>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8a:	4a40      	ldr	r2, [pc, #256]	@ (800108c <MX_GPIO_Init+0x134>)
 8000f8c:	f043 0320 	orr.w	r3, r3, #32
 8000f90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f92:	4b3e      	ldr	r3, [pc, #248]	@ (800108c <MX_GPIO_Init+0x134>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f96:	f003 0320 	and.w	r3, r3, #32
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800108c <MX_GPIO_Init+0x134>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	4a3a      	ldr	r2, [pc, #232]	@ (800108c <MX_GPIO_Init+0x134>)
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000faa:	4b38      	ldr	r3, [pc, #224]	@ (800108c <MX_GPIO_Init+0x134>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	4b35      	ldr	r3, [pc, #212]	@ (800108c <MX_GPIO_Init+0x134>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	4a34      	ldr	r2, [pc, #208]	@ (800108c <MX_GPIO_Init+0x134>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc2:	4b32      	ldr	r3, [pc, #200]	@ (800108c <MX_GPIO_Init+0x134>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	f44f 41c1 	mov.w	r1, #24704	@ 0x6080
 8000fd4:	482e      	ldr	r0, [pc, #184]	@ (8001090 <MX_GPIO_Init+0x138>)
 8000fd6:	f002 f8c1 	bl	800315c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 5103 	mov.w	r1, #8384	@ 0x20c0
 8000fe0:	482c      	ldr	r0, [pc, #176]	@ (8001094 <MX_GPIO_Init+0x13c>)
 8000fe2:	f002 f8bb 	bl	800315c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 8000fec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff0:	f002 f8b4 	bl	800315c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7;
 8000ff4:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	4619      	mov	r1, r3
 800100c:	4820      	ldr	r0, [pc, #128]	@ (8001090 <MX_GPIO_Init+0x138>)
 800100e:	f001 fe29 	bl	8002c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 8001012:	f248 0303 	movw	r3, #32771	@ 0x8003
 8001016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001018:	2300      	movs	r3, #0
 800101a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	481a      	ldr	r0, [pc, #104]	@ (8001090 <MX_GPIO_Init+0x138>)
 8001028:	f001 fe1c 	bl	8002c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800102c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 0314 	add.w	r3, r7, #20
 800103e:	4619      	mov	r1, r3
 8001040:	4814      	ldr	r0, [pc, #80]	@ (8001094 <MX_GPIO_Init+0x13c>)
 8001042:	f001 fe0f 	bl	8002c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7;
 8001046:	f44f 5303 	mov.w	r3, #8384	@ 0x20c0
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4619      	mov	r1, r3
 800105e:	480d      	ldr	r0, [pc, #52]	@ (8001094 <MX_GPIO_Init+0x13c>)
 8001060:	f001 fe00 	bl	8002c64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 8001064:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106a:	2301      	movs	r3, #1
 800106c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001080:	f001 fdf0 	bl	8002c64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001084:	bf00      	nop
 8001086:	3728      	adds	r7, #40	@ 0x28
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40021000 	.word	0x40021000
 8001090:	48000800 	.word	0x48000800
 8001094:	48000400 	.word	0x48000400

08001098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <Error_Handler+0x8>

080010a4 <nslp_init>:
static struct Packet *tx_queue[TX_QUEUE_LENGTH];
static uint8_t tx_head = 0, tx_tail = 0, tx_count = 0;
static uint8_t tx_busy = 0;

// Init function
void nslp_init(UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
    nslp_uart = huart;
 80010ae:	4a06      	ldr	r2, [pc, #24]	@ (80010c8 <nslp_init+0x24>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6013      	str	r3, [r2, #0]
    nslp_crc = hcrc;
 80010b4:	4a05      	ldr	r2, [pc, #20]	@ (80010cc <nslp_init+0x28>)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	6013      	str	r3, [r2, #0]
    /*
    __HAL_UART_ENABLE_IT(nslp_uart, UART_IT_IDLE);
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
    */
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	2000046c 	.word	0x2000046c
 80010cc:	20000470 	.word	0x20000470

080010d0 <nslp_set_rx_callback>:

void nslp_set_rx_callback(void (*callback)(struct Packet *)) {
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
    rx_callback = callback;
 80010d8:	4a04      	ldr	r2, [pc, #16]	@ (80010ec <nslp_set_rx_callback+0x1c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	20000684 	.word	0x20000684

080010f0 <start_tx>:

static void start_tx(void) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
    if (tx_count == 0) return;
 80010f6:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <start_tx+0x94>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d03e      	beq.n	800117c <start_tx+0x8c>

    struct Packet *p = tx_queue[tx_tail];
 80010fe:	4b22      	ldr	r3, [pc, #136]	@ (8001188 <start_tx+0x98>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	461a      	mov	r2, r3
 8001104:	4b21      	ldr	r3, [pc, #132]	@ (800118c <start_tx+0x9c>)
 8001106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800110a:	60fb      	str	r3, [r7, #12]

    size_t packet_size = HEADER_SIZE + p->size;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	785b      	ldrb	r3, [r3, #1]
 8001110:	3302      	adds	r3, #2
 8001112:	60bb      	str	r3, [r7, #8]
    size_t total_size = FRAME_START_SIZE + packet_size + CHECKSUM_SIZE;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	3305      	adds	r3, #5
 8001118:	607b      	str	r3, [r7, #4]

    tx_buffer[0] = FRAME_START;
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <start_tx+0xa0>)
 800111c:	227e      	movs	r2, #126	@ 0x7e
 800111e:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = p->type;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	781a      	ldrb	r2, [r3, #0]
 8001124:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <start_tx+0xa0>)
 8001126:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] = p->size;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	785a      	ldrb	r2, [r3, #1]
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <start_tx+0xa0>)
 800112e:	709a      	strb	r2, [r3, #2]

    memcpy(&tx_buffer[3], p->payload, p->size);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	6859      	ldr	r1, [r3, #4]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	461a      	mov	r2, r3
 800113a:	4816      	ldr	r0, [pc, #88]	@ (8001194 <start_tx+0xa4>)
 800113c:	f006 fd78 	bl	8007c30 <memcpy>

    uint32_t crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&tx_buffer[1], HEADER_SIZE + p->size);
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <start_tx+0xa8>)
 8001142:	6818      	ldr	r0, [r3, #0]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	785b      	ldrb	r3, [r3, #1]
 8001148:	3302      	adds	r3, #2
 800114a:	461a      	mov	r2, r3
 800114c:	4913      	ldr	r1, [pc, #76]	@ (800119c <start_tx+0xac>)
 800114e:	f000 ff7f 	bl	8002050 <HAL_CRC_Calculate>
 8001152:	4603      	mov	r3, r0
 8001154:	603b      	str	r3, [r7, #0]
    memcpy(&tx_buffer[3 + p->size], &crc, 4);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	785b      	ldrb	r3, [r3, #1]
 800115a:	3303      	adds	r3, #3
 800115c:	4a0c      	ldr	r2, [pc, #48]	@ (8001190 <start_tx+0xa0>)
 800115e:	4413      	add	r3, r2
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	601a      	str	r2, [r3, #0]

    tx_busy = 1;
 8001164:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <start_tx+0xb0>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(nslp_uart, tx_buffer, total_size);
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <start_tx+0xb4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	b292      	uxth	r2, r2
 8001172:	4907      	ldr	r1, [pc, #28]	@ (8001190 <start_tx+0xa0>)
 8001174:	4618      	mov	r0, r3
 8001176:	f005 f86f 	bl	8006258 <HAL_UART_Transmit_DMA>
 800117a:	e000      	b.n	800117e <start_tx+0x8e>
    if (tx_count == 0) return;
 800117c:	bf00      	nop
}
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	2000069a 	.word	0x2000069a
 8001188:	20000699 	.word	0x20000699
 800118c:	20000688 	.word	0x20000688
 8001190:	2000057c 	.word	0x2000057c
 8001194:	2000057f 	.word	0x2000057f
 8001198:	20000470 	.word	0x20000470
 800119c:	2000057d 	.word	0x2000057d
 80011a0:	2000069b 	.word	0x2000069b
 80011a4:	2000046c 	.word	0x2000046c

080011a8 <nslp_send_packet>:

void nslp_send_packet(struct Packet *packet) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d024      	beq.n	8001200 <nslp_send_packet+0x58>
 80011b6:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <nslp_send_packet+0x60>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b03      	cmp	r3, #3
 80011bc:	d820      	bhi.n	8001200 <nslp_send_packet+0x58>

    tx_queue[tx_head] = packet;
 80011be:	4b13      	ldr	r3, [pc, #76]	@ (800120c <nslp_send_packet+0x64>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	4619      	mov	r1, r3
 80011c4:	4a12      	ldr	r2, [pc, #72]	@ (8001210 <nslp_send_packet+0x68>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    tx_head = (tx_head + 1) % TX_QUEUE_LENGTH;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <nslp_send_packet+0x64>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	425a      	negs	r2, r3
 80011d4:	f003 0303 	and.w	r3, r3, #3
 80011d8:	f002 0203 	and.w	r2, r2, #3
 80011dc:	bf58      	it	pl
 80011de:	4253      	negpl	r3, r2
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <nslp_send_packet+0x64>)
 80011e4:	701a      	strb	r2, [r3, #0]
    tx_count++;
 80011e6:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <nslp_send_packet+0x60>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	3301      	adds	r3, #1
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <nslp_send_packet+0x60>)
 80011f0:	701a      	strb	r2, [r3, #0]

    if (!tx_busy) {
 80011f2:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <nslp_send_packet+0x6c>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d103      	bne.n	8001202 <nslp_send_packet+0x5a>
        start_tx();
 80011fa:	f7ff ff79 	bl	80010f0 <start_tx>
 80011fe:	e000      	b.n	8001202 <nslp_send_packet+0x5a>
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 8001200:	bf00      	nop
    }
}
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	2000069a 	.word	0x2000069a
 800120c:	20000698 	.word	0x20000698
 8001210:	20000688 	.word	0x20000688
 8001214:	2000069b 	.word	0x2000069b

08001218 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 8001220:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <HAL_UART_TxCpltCallback+0x4c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	429a      	cmp	r2, r3
 8001228:	d118      	bne.n	800125c <HAL_UART_TxCpltCallback+0x44>

    tx_tail = (tx_tail + 1) % TX_QUEUE_LENGTH;
 800122a:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <HAL_UART_TxCpltCallback+0x50>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	425a      	negs	r2, r3
 8001232:	f003 0303 	and.w	r3, r3, #3
 8001236:	f002 0203 	and.w	r2, r2, #3
 800123a:	bf58      	it	pl
 800123c:	4253      	negpl	r3, r2
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <HAL_UART_TxCpltCallback+0x50>)
 8001242:	701a      	strb	r2, [r3, #0]
    tx_count--;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_UART_TxCpltCallback+0x54>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	3b01      	subs	r3, #1
 800124a:	b2da      	uxtb	r2, r3
 800124c:	4b07      	ldr	r3, [pc, #28]	@ (800126c <HAL_UART_TxCpltCallback+0x54>)
 800124e:	701a      	strb	r2, [r3, #0]
    tx_busy = 0;
 8001250:	4b07      	ldr	r3, [pc, #28]	@ (8001270 <HAL_UART_TxCpltCallback+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
    start_tx();
 8001256:	f7ff ff4b 	bl	80010f0 <start_tx>
 800125a:	e000      	b.n	800125e <HAL_UART_TxCpltCallback+0x46>
    if (huart != nslp_uart) return;
 800125c:	bf00      	nop
}
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000046c 	.word	0x2000046c
 8001268:	20000699 	.word	0x20000699
 800126c:	2000069a 	.word	0x2000069a
 8001270:	2000069b 	.word	0x2000069b

08001274 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b088      	sub	sp, #32
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
    if (huart != nslp_uart || size < FRAME_START_SIZE + HEADER_SIZE + CHECKSUM_SIZE) {
 8001280:	4b42      	ldr	r3, [pc, #264]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	429a      	cmp	r2, r3
 8001288:	d102      	bne.n	8001290 <HAL_UARTEx_RxEventCallback+0x1c>
 800128a:	887b      	ldrh	r3, [r7, #2]
 800128c:	2b06      	cmp	r3, #6
 800128e:	d816      	bhi.n	80012be <HAL_UARTEx_RxEventCallback+0x4a>
        HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001290:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001298:	493d      	ldr	r1, [pc, #244]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 800129a:	4618      	mov	r0, r3
 800129c:	f006 fbf9 	bl	8007a92 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 80012a0:	4b3a      	ldr	r3, [pc, #232]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	4b37      	ldr	r3, [pc, #220]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f022 0204 	bic.w	r2, r2, #4
 80012ba:	601a      	str	r2, [r3, #0]
        return;
 80012bc:	e062      	b.n	8001384 <HAL_UARTEx_RxEventCallback+0x110>
    }

    if (rx_buffer[0] != FRAME_START) {
 80012be:	4b34      	ldr	r3, [pc, #208]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b7e      	cmp	r3, #126	@ 0x7e
 80012c4:	d008      	beq.n	80012d8 <HAL_UARTEx_RxEventCallback+0x64>
        HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80012c6:	4b31      	ldr	r3, [pc, #196]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80012ce:	4930      	ldr	r1, [pc, #192]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 80012d0:	4618      	mov	r0, r3
 80012d2:	f006 fbde 	bl	8007a92 <HAL_UARTEx_ReceiveToIdle_DMA>
        return;
 80012d6:	e055      	b.n	8001384 <HAL_UARTEx_RxEventCallback+0x110>
    }

    uint8_t type = rx_buffer[1];
 80012d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 80012da:	785b      	ldrb	r3, [r3, #1]
 80012dc:	77fb      	strb	r3, [r7, #31]
    uint8_t payload_size = rx_buffer[2];
 80012de:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 80012e0:	789b      	ldrb	r3, [r3, #2]
 80012e2:	77bb      	strb	r3, [r7, #30]

    if (payload_size > MAX_PAYLOAD_SIZE || size < FRAME_START_SIZE + HEADER_SIZE + payload_size + CHECKSUM_SIZE) {
 80012e4:	7fbb      	ldrb	r3, [r7, #30]
 80012e6:	1d9a      	adds	r2, r3, #6
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	db08      	blt.n	8001300 <HAL_UARTEx_RxEventCallback+0x8c>
        HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80012ee:	4b27      	ldr	r3, [pc, #156]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80012f6:	4926      	ldr	r1, [pc, #152]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 80012f8:	4618      	mov	r0, r3
 80012fa:	f006 fbca 	bl	8007a92 <HAL_UARTEx_ReceiveToIdle_DMA>
        return;
 80012fe:	e041      	b.n	8001384 <HAL_UARTEx_RxEventCallback+0x110>
    }

    uint32_t received_crc;
    memcpy(&received_crc, &rx_buffer[3 + payload_size], 4);
 8001300:	7fbb      	ldrb	r3, [r7, #30]
 8001302:	3303      	adds	r3, #3
 8001304:	4a22      	ldr	r2, [pc, #136]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001306:	4413      	add	r3, r2
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	617b      	str	r3, [r7, #20]

    uint32_t computed_crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&rx_buffer[1], HEADER_SIZE + payload_size);
 800130c:	4b21      	ldr	r3, [pc, #132]	@ (8001394 <HAL_UARTEx_RxEventCallback+0x120>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	7fbb      	ldrb	r3, [r7, #30]
 8001312:	3302      	adds	r3, #2
 8001314:	461a      	mov	r2, r3
 8001316:	4920      	ldr	r1, [pc, #128]	@ (8001398 <HAL_UARTEx_RxEventCallback+0x124>)
 8001318:	f000 fe9a 	bl	8002050 <HAL_CRC_Calculate>
 800131c:	61b8      	str	r0, [r7, #24]
    if (received_crc != computed_crc) {
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	429a      	cmp	r2, r3
 8001324:	d008      	beq.n	8001338 <HAL_UARTEx_RxEventCallback+0xc4>
        HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001326:	4b19      	ldr	r3, [pc, #100]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800132e:	4918      	ldr	r1, [pc, #96]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001330:	4618      	mov	r0, r3
 8001332:	f006 fbae 	bl	8007a92 <HAL_UARTEx_ReceiveToIdle_DMA>
        return;
 8001336:	e025      	b.n	8001384 <HAL_UARTEx_RxEventCallback+0x110>
    }

    struct Packet pkt = {
 8001338:	7ffb      	ldrb	r3, [r7, #31]
 800133a:	733b      	strb	r3, [r7, #12]
 800133c:	7fbb      	ldrb	r3, [r7, #30]
 800133e:	737b      	strb	r3, [r7, #13]
 8001340:	4b16      	ldr	r3, [pc, #88]	@ (800139c <HAL_UARTEx_RxEventCallback+0x128>)
 8001342:	613b      	str	r3, [r7, #16]
        .type = type,
        .size = payload_size,
        .payload = &rx_buffer[3]
    };

    if (rx_callback) {
 8001344:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d005      	beq.n	8001358 <HAL_UARTEx_RxEventCallback+0xe4>
        rx_callback(&pkt);
 800134c:	4b14      	ldr	r3, [pc, #80]	@ (80013a0 <HAL_UARTEx_RxEventCallback+0x12c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f107 020c 	add.w	r2, r7, #12
 8001354:	4610      	mov	r0, r2
 8001356:	4798      	blx	r3
    }

    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001360:	490b      	ldr	r1, [pc, #44]	@ (8001390 <HAL_UARTEx_RxEventCallback+0x11c>)
 8001362:	4618      	mov	r0, r3
 8001364:	f006 fb95 	bl	8007a92 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b05      	ldr	r3, [pc, #20]	@ (800138c <HAL_UARTEx_RxEventCallback+0x118>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f022 0204 	bic.w	r2, r2, #4
 8001382:	601a      	str	r2, [r3, #0]
}
 8001384:	3720      	adds	r7, #32
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2000046c 	.word	0x2000046c
 8001390:	20000474 	.word	0x20000474
 8001394:	20000470 	.word	0x20000470
 8001398:	20000475 	.word	0x20000475
 800139c:	20000477 	.word	0x20000477
 80013a0:	20000684 	.word	0x20000684

080013a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <HAL_MspInit+0x44>)
 80013ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ae:	4a0e      	ldr	r2, [pc, #56]	@ (80013e8 <HAL_MspInit+0x44>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80013b6:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <HAL_MspInit+0x44>)
 80013b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <HAL_MspInit+0x44>)
 80013c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c6:	4a08      	ldr	r2, [pc, #32]	@ (80013e8 <HAL_MspInit+0x44>)
 80013c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013ce:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <HAL_MspInit+0x44>)
 80013d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80013da:	f003 ffbf 	bl	800535c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40021000 	.word	0x40021000

080013ec <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <HAL_CRC_MspInit+0x38>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d10b      	bne.n	8001416 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80013fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001428 <HAL_CRC_MspInit+0x3c>)
 8001400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001402:	4a09      	ldr	r2, [pc, #36]	@ (8001428 <HAL_CRC_MspInit+0x3c>)
 8001404:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001408:	6493      	str	r3, [r2, #72]	@ 0x48
 800140a:	4b07      	ldr	r3, [pc, #28]	@ (8001428 <HAL_CRC_MspInit+0x3c>)
 800140c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800140e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001416:	bf00      	nop
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40023000 	.word	0x40023000
 8001428:	40021000 	.word	0x40021000

0800142c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b09e      	sub	sp, #120	@ 0x78
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001444:	f107 0310 	add.w	r3, r7, #16
 8001448:	2244      	movs	r2, #68	@ 0x44
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f006 fbc3 	bl	8007bd8 <memset>
  if(hi2c->Instance==I2C3)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a5d      	ldr	r2, [pc, #372]	@ (80015cc <HAL_I2C_MspInit+0x1a0>)
 8001458:	4293      	cmp	r3, r2
 800145a:	f040 80b3 	bne.w	80015c4 <HAL_I2C_MspInit+0x198>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800145e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001462:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001464:	2300      	movs	r3, #0
 8001466:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	4618      	mov	r0, r3
 800146e:	f004 fcb3 	bl	8005dd8 <HAL_RCCEx_PeriphCLKConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001478:	f7ff fe0e 	bl	8001098 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800147c:	4b54      	ldr	r3, [pc, #336]	@ (80015d0 <HAL_I2C_MspInit+0x1a4>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001480:	4a53      	ldr	r2, [pc, #332]	@ (80015d0 <HAL_I2C_MspInit+0x1a4>)
 8001482:	f043 0304 	orr.w	r3, r3, #4
 8001486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001488:	4b51      	ldr	r3, [pc, #324]	@ (80015d0 <HAL_I2C_MspInit+0x1a4>)
 800148a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001494:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001498:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800149a:	2312      	movs	r3, #18
 800149c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800149e:	2301      	movs	r3, #1
 80014a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a2:	2302      	movs	r3, #2
 80014a4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80014a6:	2308      	movs	r3, #8
 80014a8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014aa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80014ae:	4619      	mov	r1, r3
 80014b0:	4848      	ldr	r0, [pc, #288]	@ (80015d4 <HAL_I2C_MspInit+0x1a8>)
 80014b2:	f001 fbd7 	bl	8002c64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80014b6:	4b46      	ldr	r3, [pc, #280]	@ (80015d0 <HAL_I2C_MspInit+0x1a4>)
 80014b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ba:	4a45      	ldr	r2, [pc, #276]	@ (80015d0 <HAL_I2C_MspInit+0x1a4>)
 80014bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80014c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014c2:	4b43      	ldr	r3, [pc, #268]	@ (80015d0 <HAL_I2C_MspInit+0x1a4>)
 80014c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 80014ce:	4b42      	ldr	r3, [pc, #264]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014d0:	4a42      	ldr	r2, [pc, #264]	@ (80015dc <HAL_I2C_MspInit+0x1b0>)
 80014d2:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 80014d4:	4b40      	ldr	r3, [pc, #256]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014d6:	2215      	movs	r2, #21
 80014d8:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014da:	4b3f      	ldr	r3, [pc, #252]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014dc:	2210      	movs	r2, #16
 80014de:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014e0:	4b3d      	ldr	r3, [pc, #244]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014e6:	4b3c      	ldr	r3, [pc, #240]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ec:	4b3a      	ldr	r3, [pc, #232]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014f2:	4b39      	ldr	r3, [pc, #228]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 80014f8:	4b37      	ldr	r3, [pc, #220]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80014fe:	4b36      	ldr	r3, [pc, #216]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 8001500:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001504:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001506:	4834      	ldr	r0, [pc, #208]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 8001508:	f000 ff46 	bl	8002398 <HAL_DMA_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <HAL_I2C_MspInit+0xea>
    {
      Error_Handler();
 8001512:	f7ff fdc1 	bl	8001098 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a2f      	ldr	r2, [pc, #188]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 800151a:	639a      	str	r2, [r3, #56]	@ 0x38
 800151c:	4a2e      	ldr	r2, [pc, #184]	@ (80015d8 <HAL_I2C_MspInit+0x1ac>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Channel2;
 8001522:	4b2f      	ldr	r3, [pc, #188]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 8001524:	4a2f      	ldr	r2, [pc, #188]	@ (80015e4 <HAL_I2C_MspInit+0x1b8>)
 8001526:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 8001528:	4b2d      	ldr	r3, [pc, #180]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 800152a:	2214      	movs	r2, #20
 800152c:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800152e:	4b2c      	ldr	r3, [pc, #176]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001534:	4b2a      	ldr	r3, [pc, #168]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 8001536:	2200      	movs	r2, #0
 8001538:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800153a:	4b29      	ldr	r3, [pc, #164]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 800153c:	2280      	movs	r2, #128	@ 0x80
 800153e:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001540:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 8001542:	2200      	movs	r2, #0
 8001544:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001546:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 800154c:	4b24      	ldr	r3, [pc, #144]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 800154e:	2200      	movs	r2, #0
 8001550:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001552:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 8001554:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001558:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 800155a:	4821      	ldr	r0, [pc, #132]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 800155c:	f000 ff1c 	bl	8002398 <HAL_DMA_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 8001566:	f7ff fd97 	bl	8001098 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800156a:	2300      	movs	r3, #0
 800156c:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800156e:	2300      	movs	r3, #0
 8001570:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001572:	2300      	movs	r3, #0
 8001574:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 8001578:	2301      	movs	r3, #1
 800157a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 6;
 800157e:	2306      	movs	r3, #6
 8001580:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_i2c3_rx, &pSyncConfig) != HAL_OK)
 8001582:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001586:	4619      	mov	r1, r3
 8001588:	4815      	ldr	r0, [pc, #84]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 800158a:	f001 fadb 	bl	8002b44 <HAL_DMAEx_ConfigMuxSync>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <HAL_I2C_MspInit+0x16c>
    {
      Error_Handler();
 8001594:	f7ff fd80 	bl	8001098 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4a11      	ldr	r2, [pc, #68]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 800159c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800159e:	4a10      	ldr	r2, [pc, #64]	@ (80015e0 <HAL_I2C_MspInit+0x1b4>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2100      	movs	r1, #0
 80015a8:	205c      	movs	r0, #92	@ 0x5c
 80015aa:	f000 fcaa 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80015ae:	205c      	movs	r0, #92	@ 0x5c
 80015b0:	f000 fcc1 	bl	8001f36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	205d      	movs	r0, #93	@ 0x5d
 80015ba:	f000 fca2 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80015be:	205d      	movs	r0, #93	@ 0x5d
 80015c0:	f000 fcb9 	bl	8001f36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80015c4:	bf00      	nop
 80015c6:	3778      	adds	r7, #120	@ 0x78
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40007800 	.word	0x40007800
 80015d0:	40021000 	.word	0x40021000
 80015d4:	48000800 	.word	0x48000800
 80015d8:	20000254 	.word	0x20000254
 80015dc:	40020008 	.word	0x40020008
 80015e0:	200002b4 	.word	0x200002b4
 80015e4:	4002001c 	.word	0x4002001c

080015e8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a13      	ldr	r2, [pc, #76]	@ (8001644 <HAL_I2C_MspDeInit+0x5c>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d11f      	bne.n	800163a <HAL_I2C_MspDeInit+0x52>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 80015fa:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <HAL_I2C_MspDeInit+0x60>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <HAL_I2C_MspDeInit+0x60>)
 8001600:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001604:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 8001606:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800160a:	4810      	ldr	r0, [pc, #64]	@ (800164c <HAL_I2C_MspDeInit+0x64>)
 800160c:	f001 fcac 	bl	8002f68 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001610:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001614:	480d      	ldr	r0, [pc, #52]	@ (800164c <HAL_I2C_MspDeInit+0x64>)
 8001616:	f001 fca7 	bl	8002f68 <HAL_GPIO_DeInit>

    /* I2C3 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800161e:	4618      	mov	r0, r3
 8001620:	f000 ff62 	bl	80024e8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001628:	4618      	mov	r0, r3
 800162a:	f000 ff5d 	bl	80024e8 <HAL_DMA_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800162e:	205c      	movs	r0, #92	@ 0x5c
 8001630:	f000 fc8f 	bl	8001f52 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8001634:	205d      	movs	r0, #93	@ 0x5d
 8001636:	f000 fc8c 	bl	8001f52 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40007800 	.word	0x40007800
 8001648:	40021000 	.word	0x40021000
 800164c:	48000800 	.word	0x48000800

08001650 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b09e      	sub	sp, #120	@ 0x78
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	2244      	movs	r2, #68	@ 0x44
 800166e:	2100      	movs	r1, #0
 8001670:	4618      	mov	r0, r3
 8001672:	f006 fab1 	bl	8007bd8 <memset>
  if(huart->Instance==USART1)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a59      	ldr	r2, [pc, #356]	@ (80017e0 <HAL_UART_MspInit+0x190>)
 800167c:	4293      	cmp	r3, r2
 800167e:	f040 80ab 	bne.w	80017d8 <HAL_UART_MspInit+0x188>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001682:	2301      	movs	r3, #1
 8001684:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800168a:	f107 0310 	add.w	r3, r7, #16
 800168e:	4618      	mov	r0, r3
 8001690:	f004 fba2 	bl	8005dd8 <HAL_RCCEx_PeriphCLKConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800169a:	f7ff fcfd 	bl	8001098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800169e:	4b51      	ldr	r3, [pc, #324]	@ (80017e4 <HAL_UART_MspInit+0x194>)
 80016a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016a2:	4a50      	ldr	r2, [pc, #320]	@ (80017e4 <HAL_UART_MspInit+0x194>)
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80016aa:	4b4e      	ldr	r3, [pc, #312]	@ (80017e4 <HAL_UART_MspInit+0x194>)
 80016ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b6:	4b4b      	ldr	r3, [pc, #300]	@ (80017e4 <HAL_UART_MspInit+0x194>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	4a4a      	ldr	r2, [pc, #296]	@ (80017e4 <HAL_UART_MspInit+0x194>)
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c2:	4b48      	ldr	r3, [pc, #288]	@ (80017e4 <HAL_UART_MspInit+0x194>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	f003 0304 	and.w	r3, r3, #4
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016ce:	2330      	movs	r3, #48	@ 0x30
 80016d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	2302      	movs	r3, #2
 80016d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2300      	movs	r3, #0
 80016dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016de:	2307      	movs	r3, #7
 80016e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80016e6:	4619      	mov	r1, r3
 80016e8:	483f      	ldr	r0, [pc, #252]	@ (80017e8 <HAL_UART_MspInit+0x198>)
 80016ea:	f001 fabb 	bl	8002c64 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80016ee:	4b3f      	ldr	r3, [pc, #252]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 80016f0:	4a3f      	ldr	r2, [pc, #252]	@ (80017f0 <HAL_UART_MspInit+0x1a0>)
 80016f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80016f4:	4b3d      	ldr	r3, [pc, #244]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 80016f6:	2218      	movs	r2, #24
 80016f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016fa:	4b3c      	ldr	r3, [pc, #240]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001700:	4b3a      	ldr	r3, [pc, #232]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001706:	4b39      	ldr	r3, [pc, #228]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 8001708:	2280      	movs	r2, #128	@ 0x80
 800170a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800170c:	4b37      	ldr	r3, [pc, #220]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 800170e:	2200      	movs	r2, #0
 8001710:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001712:	4b36      	ldr	r3, [pc, #216]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 8001714:	2200      	movs	r2, #0
 8001716:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001718:	4b34      	ldr	r3, [pc, #208]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 800171a:	2200      	movs	r2, #0
 800171c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800171e:	4b33      	ldr	r3, [pc, #204]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 8001720:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001724:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001726:	4831      	ldr	r0, [pc, #196]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 8001728:	f000 fe36 	bl	8002398 <HAL_DMA_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001732:	f7ff fcb1 	bl	8001098 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a2c      	ldr	r2, [pc, #176]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 800173a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800173e:	4a2b      	ldr	r2, [pc, #172]	@ (80017ec <HAL_UART_MspInit+0x19c>)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001744:	4b2b      	ldr	r3, [pc, #172]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 8001746:	4a2c      	ldr	r2, [pc, #176]	@ (80017f8 <HAL_UART_MspInit+0x1a8>)
 8001748:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800174a:	4b2a      	ldr	r3, [pc, #168]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 800174c:	2219      	movs	r2, #25
 800174e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001750:	4b28      	ldr	r3, [pc, #160]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 8001752:	2210      	movs	r2, #16
 8001754:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001756:	4b27      	ldr	r3, [pc, #156]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 8001758:	2200      	movs	r2, #0
 800175a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800175c:	4b25      	ldr	r3, [pc, #148]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 800175e:	2280      	movs	r2, #128	@ 0x80
 8001760:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001762:	4b24      	ldr	r3, [pc, #144]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 8001764:	2200      	movs	r2, #0
 8001766:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001768:	4b22      	ldr	r3, [pc, #136]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 800176a:	2200      	movs	r2, #0
 800176c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800176e:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 8001770:	2200      	movs	r2, #0
 8001772:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001774:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 8001776:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800177a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800177c:	481d      	ldr	r0, [pc, #116]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 800177e:	f000 fe0b 	bl	8002398 <HAL_DMA_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8001788:	f7ff fc86 	bl	8001098 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT;
 800178c:	2311      	movs	r3, #17
 800178e:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 8001790:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001794:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = ENABLE;
 8001796:	2301      	movs	r3, #1
 8001798:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 80017a2:	2301      	movs	r3, #1
 80017a4:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_tx, &pSyncConfig) != HAL_OK)
 80017a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017aa:	4619      	mov	r1, r3
 80017ac:	4811      	ldr	r0, [pc, #68]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 80017ae:	f001 f9c9 	bl	8002b44 <HAL_DMAEx_ConfigMuxSync>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 80017b8:	f7ff fc6e 	bl	8001098 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a0d      	ldr	r2, [pc, #52]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 80017c0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80017c2:	4a0c      	ldr	r2, [pc, #48]	@ (80017f4 <HAL_UART_MspInit+0x1a4>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2100      	movs	r1, #0
 80017cc:	2025      	movs	r0, #37	@ 0x25
 80017ce:	f000 fb98 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017d2:	2025      	movs	r0, #37	@ 0x25
 80017d4:	f000 fbaf 	bl	8001f36 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80017d8:	bf00      	nop
 80017da:	3778      	adds	r7, #120	@ 0x78
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40013800 	.word	0x40013800
 80017e4:	40021000 	.word	0x40021000
 80017e8:	48000800 	.word	0x48000800
 80017ec:	200003a8 	.word	0x200003a8
 80017f0:	40020030 	.word	0x40020030
 80017f4:	20000408 	.word	0x20000408
 80017f8:	40020044 	.word	0x40020044

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <NMI_Handler+0x4>

08001804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <MemManage_Handler+0x4>

08001814 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <UsageFault_Handler+0x4>

08001824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001852:	f000 fa39 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001860:	4802      	ldr	r0, [pc, #8]	@ (800186c <DMA1_Channel1_IRQHandler+0x10>)
 8001862:	f001 f812 	bl	800288a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000254 	.word	0x20000254

08001870 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <DMA1_Channel2_IRQHandler+0x10>)
 8001876:	f001 f808 	bl	800288a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200002b4 	.word	0x200002b4

08001884 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001888:	4802      	ldr	r0, [pc, #8]	@ (8001894 <DMA1_Channel3_IRQHandler+0x10>)
 800188a:	f000 fffe 	bl	800288a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200003a8 	.word	0x200003a8

08001898 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800189c:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <DMA1_Channel4_IRQHandler+0x10>)
 800189e:	f000 fff4 	bl	800288a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000408 	.word	0x20000408

080018ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018b0:	4802      	ldr	r0, [pc, #8]	@ (80018bc <USART1_IRQHandler+0x10>)
 80018b2:	f004 fd51 	bl	8006358 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  //HAL_UART_IDLECallback(&huart1);  	  	  //remove this
  /* USER CODE END USART1_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000314 	.word	0x20000314

080018c0 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80018c4:	4802      	ldr	r0, [pc, #8]	@ (80018d0 <I2C3_EV_IRQHandler+0x10>)
 80018c6:	f001 ff49 	bl	800375c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000200 	.word	0x20000200

080018d4 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <I2C3_ER_IRQHandler+0x10>)
 80018da:	f001 ff59 	bl	8003790 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000200 	.word	0x20000200

080018e8 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  // Handle DMA1_Channel2
  HAL_DMAEx_MUX_IRQHandler(&hdma_i2c3_rx);
 80018ec:	4803      	ldr	r0, [pc, #12]	@ (80018fc <DMAMUX_OVR_IRQHandler+0x14>)
 80018ee:	f001 f967 	bl	8002bc0 <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA1_Channel4
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_tx);
 80018f2:	4803      	ldr	r0, [pc, #12]	@ (8001900 <DMAMUX_OVR_IRQHandler+0x18>)
 80018f4:	f001 f964 	bl	8002bc0 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	200002b4 	.word	0x200002b4
 8001900:	20000408 	.word	0x20000408

08001904 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <SystemInit+0x20>)
 800190a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800190e:	4a05      	ldr	r2, [pc, #20]	@ (8001924 <SystemInit+0x20>)
 8001910:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001914:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <valve_set_openness>:
 *  Created on: Jun 6, 2025
 *      Author: Leon
 */
#include "valve.h"

void valve_set_openness(ValveController* valve, uint8_t openness) {
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	70fb      	strb	r3, [r7, #3]
    if (openness > 255) openness = 255;
    valve->target_openness = openness;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	78fa      	ldrb	r2, [r7, #3]
 8001938:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    // New logic will handle real-time change in valve_update
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <valve_update>:

#define DIRECTION_CHANGE_DELAY    1000    // Delay before changing direction
#define MOVEMENT_COOLDOWN_DELAY   1000    // Delay after movement completes
#define POSITION_TOLERANCE         0     // Allowable position difference

void valve_update(ValveController* valve) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8001950:	f000 f9cc 	bl	8001cec <HAL_GetTick>
 8001954:	6178      	str	r0, [r7, #20]
    int16_t delta;
    uint32_t elapsed;

    switch (valve->state) {
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800195c:	2b04      	cmp	r3, #4
 800195e:	f000 811f 	beq.w	8001ba0 <valve_update+0x258>
 8001962:	2b04      	cmp	r3, #4
 8001964:	f300 8126 	bgt.w	8001bb4 <valve_update+0x26c>
 8001968:	2b00      	cmp	r3, #0
 800196a:	d007      	beq.n	800197c <valve_update+0x34>
 800196c:	2b00      	cmp	r3, #0
 800196e:	f2c0 8121 	blt.w	8001bb4 <valve_update+0x26c>
 8001972:	3b01      	subs	r3, #1
 8001974:	2b01      	cmp	r3, #1
 8001976:	f200 811d 	bhi.w	8001bb4 <valve_update+0x26c>
 800197a:	e05a      	b.n	8001a32 <valve_update+0xea>
        case VALVE_IDLE:
            // Check if we need to start new movement after cooldown
            if (now >= valve->cooldown_end_time) {
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	697a      	ldr	r2, [r7, #20]
 8001982:	429a      	cmp	r2, r3
 8001984:	f0c0 811b 	bcc.w	8001bbe <valve_update+0x276>
                delta = valve->target_openness - valve->current_openness;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800198e:	461a      	mov	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	b29b      	uxth	r3, r3
 800199a:	827b      	strh	r3, [r7, #18]

                // Only move if beyond tolerance threshold
                if (delta > POSITION_TOLERANCE || -delta > POSITION_TOLERANCE) {
 800199c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	dc04      	bgt.n	80019ae <valve_update+0x66>
 80019a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f280 8108 	bge.w	8001bbe <valve_update+0x276>
                    if (delta > 0) {
 80019ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	dd1d      	ble.n	80019f2 <valve_update+0xaa>
                        valve->move_duration = ((uint32_t)delta * valve->timeO) / 255;
 80019b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	69d2      	ldr	r2, [r2, #28]
 80019be:	fb02 f303 	mul.w	r3, r2, r3
 80019c2:	4a82      	ldr	r2, [pc, #520]	@ (8001bcc <valve_update+0x284>)
 80019c4:	fba2 2303 	umull	r2, r3, r2, r3
 80019c8:	09da      	lsrs	r2, r3, #7
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	697a      	ldr	r2, [r7, #20]
 80019d2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busO, valve->pinO, GPIO_PIN_SET);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	4618      	mov	r0, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2201      	movs	r2, #1
 80019e2:	4619      	mov	r1, r3
 80019e4:	f001 fbba 	bl	800315c <HAL_GPIO_WritePin>
                        valve->state = VALVE_OPENING;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2201      	movs	r2, #1
 80019ec:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
                        valve->state = VALVE_CLOSING;
                    }
                }
            }
            break;
 80019f0:	e0e5      	b.n	8001bbe <valve_update+0x276>
                        valve->move_duration = ((uint32_t)(-delta) * valve->timeC) / 255;
 80019f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019f6:	425b      	negs	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	fb02 f303 	mul.w	r3, r2, r3
 8001a02:	4a72      	ldr	r2, [pc, #456]	@ (8001bcc <valve_update+0x284>)
 8001a04:	fba2 2303 	umull	r2, r3, r2, r3
 8001a08:	09da      	lsrs	r2, r3, #7
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	2201      	movs	r2, #1
 8001a22:	4619      	mov	r1, r3
 8001a24:	f001 fb9a 	bl	800315c <HAL_GPIO_WritePin>
                        valve->state = VALVE_CLOSING;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001a30:	e0c5      	b.n	8001bbe <valve_update+0x276>

        case VALVE_OPENING:
        case VALVE_CLOSING:
            // Immediately stop movement if target changes
            delta = valve->target_openness - valve->current_openness;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a38:	461a      	mov	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	827b      	strh	r3, [r7, #18]
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d103      	bne.n	8001a58 <valve_update+0x110>
 8001a50:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	dd08      	ble.n	8001a6a <valve_update+0x122>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d128      	bne.n	8001ab4 <valve_update+0x16c>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001a62:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	db24      	blt.n	8001ab4 <valve_update+0x16c>
                // Stop movement and enter cooldown
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d102      	bne.n	8001a7a <valve_update+0x132>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	e001      	b.n	8001a7e <valve_update+0x136>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d103      	bne.n	8001a92 <valve_update+0x14a>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	e002      	b.n	8001a98 <valve_update+0x150>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	2200      	movs	r2, #0
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	f001 fb5e 	bl	800315c <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	641a      	str	r2, [r3, #64]	@ 0x40
                valve->state = VALVE_COOLDOWN;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2204      	movs	r2, #4
 8001aae:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001ab2:	e087      	b.n	8001bc4 <valve_update+0x27c>
            }

            // Continue normal movement
            elapsed = now - valve->start_time;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d32a      	bcc.n	8001b1e <valve_update+0x1d6>
                // Movement complete
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d102      	bne.n	8001ad8 <valve_update+0x190>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	e001      	b.n	8001adc <valve_update+0x194>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d103      	bne.n	8001af0 <valve_update+0x1a8>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	e002      	b.n	8001af6 <valve_update+0x1ae>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	2200      	movs	r2, #0
 8001af8:	4619      	mov	r1, r3
 8001afa:	f001 fb2f 	bl	800315c <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->current_openness = valve->target_openness;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	641a      	str	r2, [r3, #64]	@ 0x40
                valve->state = VALVE_COOLDOWN;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2204      	movs	r2, #4
 8001b18:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                    valve->current_openness = valve->target_openness +
                                            ((valve->move_duration * 255) / valve->timeC) -
                                            ((elapsed * 255) / valve->timeC);
                }
            }
            break;
 8001b1c:	e052      	b.n	8001bc4 <valve_update+0x27c>
                if (valve->state == VALVE_OPENING) {
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d11d      	bne.n	8001b64 <valve_update+0x21c>
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	1a9a      	subs	r2, r3, r2
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b38:	b2d9      	uxtb	r1, r3
                                            (valve->target_openness - ((valve->move_duration * 255) / valve->timeO));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f893 0025 	ldrb.w	r0, [r3, #37]	@ 0x25
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b44:	4613      	mov	r3, r2
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	1a9a      	subs	r2, r3, r2
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	1ac3      	subs	r3, r0, r3
 8001b56:	b2db      	uxtb	r3, r3
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001b58:	440b      	add	r3, r1
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001b62:	e02f      	b.n	8001bc4 <valve_update+0x27c>
                    valve->current_openness = valve->target_openness +
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 1025 	ldrb.w	r1, [r3, #37]	@ 0x25
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b6e:	4613      	mov	r3, r2
 8001b70:	021b      	lsls	r3, r3, #8
 8001b72:	1a9a      	subs	r2, r3, r2
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	fbb2 f3f3 	udiv	r3, r2, r3
                    valve->current_openness = valve->target_openness +
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	440b      	add	r3, r1
 8001b80:	b2d9      	uxtb	r1, r3
                                            ((elapsed * 255) / valve->timeC);
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4613      	mov	r3, r2
 8001b86:	021b      	lsls	r3, r3, #8
 8001b88:	1a9a      	subs	r2, r3, r2
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	fbb2 f3f3 	udiv	r3, r2, r3
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	1acb      	subs	r3, r1, r3
 8001b96:	b2da      	uxtb	r2, r3
                    valve->current_openness = valve->target_openness +
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001b9e:	e011      	b.n	8001bc4 <valve_update+0x27c>

        case VALVE_COOLDOWN:
            if (now >= valve->cooldown_end_time) {
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d30b      	bcc.n	8001bc2 <valve_update+0x27a>
                valve->state = VALVE_IDLE;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 8001bb2:	e006      	b.n	8001bc2 <valve_update+0x27a>

        default:
            valve->state = VALVE_IDLE;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001bbc:	e002      	b.n	8001bc4 <valve_update+0x27c>
            break;
 8001bbe:	bf00      	nop
 8001bc0:	e000      	b.n	8001bc4 <valve_update+0x27c>
            break;
 8001bc2:	bf00      	nop
    }
}
 8001bc4:	bf00      	nop
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	80808081 	.word	0x80808081

08001bd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bd0:	480d      	ldr	r0, [pc, #52]	@ (8001c08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bd2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bd4:	f7ff fe96 	bl	8001904 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd8:	480c      	ldr	r0, [pc, #48]	@ (8001c0c <LoopForever+0x6>)
  ldr r1, =_edata
 8001bda:	490d      	ldr	r1, [pc, #52]	@ (8001c10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <LoopForever+0xe>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001be0:	e002      	b.n	8001be8 <LoopCopyDataInit>

08001be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be6:	3304      	adds	r3, #4

08001be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bec:	d3f9      	bcc.n	8001be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bee:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8001c1c <LoopForever+0x16>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf4:	e001      	b.n	8001bfa <LoopFillZerobss>

08001bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf8:	3204      	adds	r2, #4

08001bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bfc:	d3fb      	bcc.n	8001bf6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001bfe:	f005 fff3 	bl	8007be8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c02:	f7fe ff3f 	bl	8000a84 <main>

08001c06 <LoopForever>:

LoopForever:
    b LoopForever
 8001c06:	e7fe      	b.n	8001c06 <LoopForever>
  ldr   r0, =_estack
 8001c08:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c10:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8001c14:	08007cd0 	.word	0x08007cd0
  ldr r2, =_sbss
 8001c18:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8001c1c:	200006a0 	.word	0x200006a0

08001c20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c20:	e7fe      	b.n	8001c20 <ADC1_2_IRQHandler>

08001c22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f000 f95d 	bl	8001eec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c32:	200f      	movs	r0, #15
 8001c34:	f000 f80e 	bl	8001c54 <HAL_InitTick>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	71fb      	strb	r3, [r7, #7]
 8001c42:	e001      	b.n	8001c48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c44:	f7ff fbae 	bl	80013a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c48:	79fb      	ldrb	r3, [r7, #7]

}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c60:	4b16      	ldr	r3, [pc, #88]	@ (8001cbc <HAL_InitTick+0x68>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d022      	beq.n	8001cae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c68:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <HAL_InitTick+0x6c>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b13      	ldr	r3, [pc, #76]	@ (8001cbc <HAL_InitTick+0x68>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c74:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f000 f976 	bl	8001f6e <HAL_SYSTICK_Config>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d10f      	bne.n	8001ca8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b0f      	cmp	r3, #15
 8001c8c:	d809      	bhi.n	8001ca2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	f04f 30ff 	mov.w	r0, #4294967295
 8001c96:	f000 f934 	bl	8001f02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc4 <HAL_InitTick+0x70>)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6013      	str	r3, [r2, #0]
 8001ca0:	e007      	b.n	8001cb2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	e004      	b.n	8001cb2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	e001      	b.n	8001cb2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	200000c8 	.word	0x200000c8
 8001cc0:	200000c0 	.word	0x200000c0
 8001cc4:	200000c4 	.word	0x200000c4

08001cc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <HAL_IncTick+0x1c>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_IncTick+0x20>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	4a03      	ldr	r2, [pc, #12]	@ (8001ce4 <HAL_IncTick+0x1c>)
 8001cd8:	6013      	str	r3, [r2, #0]
}
 8001cda:	bf00      	nop
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	2000069c 	.word	0x2000069c
 8001ce8:	200000c8 	.word	0x200000c8

08001cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf0:	4b03      	ldr	r3, [pc, #12]	@ (8001d00 <HAL_GetTick+0x14>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	2000069c 	.word	0x2000069c

08001d04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d14:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <__NVIC_SetPriorityGrouping+0x44>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d20:	4013      	ands	r3, r2
 8001d22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d36:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <__NVIC_SetPriorityGrouping+0x44>)
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	60d3      	str	r3, [r2, #12]
}
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d50:	4b04      	ldr	r3, [pc, #16]	@ (8001d64 <__NVIC_GetPriorityGrouping+0x18>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	0a1b      	lsrs	r3, r3, #8
 8001d56:	f003 0307 	and.w	r3, r3, #7
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	db0b      	blt.n	8001d92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	f003 021f 	and.w	r2, r3, #31
 8001d80:	4907      	ldr	r1, [pc, #28]	@ (8001da0 <__NVIC_EnableIRQ+0x38>)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	095b      	lsrs	r3, r3, #5
 8001d88:	2001      	movs	r0, #1
 8001d8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	e000e100 	.word	0xe000e100

08001da4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	db12      	blt.n	8001ddc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	f003 021f 	and.w	r2, r3, #31
 8001dbc:	490a      	ldr	r1, [pc, #40]	@ (8001de8 <__NVIC_DisableIRQ+0x44>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dca:	3320      	adds	r3, #32
 8001dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001dd0:	f3bf 8f4f 	dsb	sy
}
 8001dd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dd6:	f3bf 8f6f 	isb	sy
}
 8001dda:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000e100 	.word	0xe000e100

08001dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	db0a      	blt.n	8001e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	490c      	ldr	r1, [pc, #48]	@ (8001e38 <__NVIC_SetPriority+0x4c>)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	0112      	lsls	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	440b      	add	r3, r1
 8001e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e14:	e00a      	b.n	8001e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	4908      	ldr	r1, [pc, #32]	@ (8001e3c <__NVIC_SetPriority+0x50>)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	3b04      	subs	r3, #4
 8001e24:	0112      	lsls	r2, r2, #4
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	440b      	add	r3, r1
 8001e2a:	761a      	strb	r2, [r3, #24]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000e100 	.word	0xe000e100
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b089      	sub	sp, #36	@ 0x24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f1c3 0307 	rsb	r3, r3, #7
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	bf28      	it	cs
 8001e5e:	2304      	movcs	r3, #4
 8001e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	3304      	adds	r3, #4
 8001e66:	2b06      	cmp	r3, #6
 8001e68:	d902      	bls.n	8001e70 <NVIC_EncodePriority+0x30>
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	3b03      	subs	r3, #3
 8001e6e:	e000      	b.n	8001e72 <NVIC_EncodePriority+0x32>
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e74:	f04f 32ff 	mov.w	r2, #4294967295
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	401a      	ands	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	43d9      	mvns	r1, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	4313      	orrs	r3, r2
         );
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3724      	adds	r7, #36	@ 0x24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
	...

08001ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001eb8:	d301      	bcc.n	8001ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00f      	b.n	8001ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec6:	210f      	movs	r1, #15
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f7ff ff8e 	bl	8001dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed6:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <SysTick_Config+0x40>)
 8001ed8:	2207      	movs	r2, #7
 8001eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	e000e010 	.word	0xe000e010

08001eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff05 	bl	8001d04 <__NVIC_SetPriorityGrouping>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f10:	f7ff ff1c 	bl	8001d4c <__NVIC_GetPriorityGrouping>
 8001f14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	6978      	ldr	r0, [r7, #20]
 8001f1c:	f7ff ff90 	bl	8001e40 <NVIC_EncodePriority>
 8001f20:	4602      	mov	r2, r0
 8001f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff5f 	bl	8001dec <__NVIC_SetPriority>
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff0f 	bl	8001d68 <__NVIC_EnableIRQ>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	4603      	mov	r3, r0
 8001f5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff ff1f 	bl	8001da4 <__NVIC_DisableIRQ>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b082      	sub	sp, #8
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ff96 	bl	8001ea8 <SysTick_Config>
 8001f7c:	4603      	mov	r3, r0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e054      	b.n	8002044 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7f5b      	ldrb	r3, [r3, #29]
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d105      	bne.n	8001fb0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff fa1e 	bl	80013ec <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	791b      	ldrb	r3, [r3, #4]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10c      	bne.n	8001fd8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a22      	ldr	r2, [pc, #136]	@ (800204c <HAL_CRC_Init+0xc4>)
 8001fc4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f022 0218 	bic.w	r2, r2, #24
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	e00c      	b.n	8001ff2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6899      	ldr	r1, [r3, #8]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f94a 	bl	800227c <HAL_CRCEx_Polynomial_Set>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e028      	b.n	8002044 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	795b      	ldrb	r3, [r3, #5]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d105      	bne.n	8002006 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8002002:	611a      	str	r2, [r3, #16]
 8002004:	e004      	b.n	8002010 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6912      	ldr	r2, [r2, #16]
 800200e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695a      	ldr	r2, [r3, #20]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	430a      	orrs	r2, r1
 8002024:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699a      	ldr	r2, [r3, #24]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	04c11db7 	.word	0x04c11db7

08002050 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800205c:	2300      	movs	r3, #0
 800205e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2202      	movs	r2, #2
 8002064:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689a      	ldr	r2, [r3, #8]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f042 0201 	orr.w	r2, r2, #1
 8002074:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	2b03      	cmp	r3, #3
 800207c:	d006      	beq.n	800208c <HAL_CRC_Calculate+0x3c>
 800207e:	2b03      	cmp	r3, #3
 8002080:	d829      	bhi.n	80020d6 <HAL_CRC_Calculate+0x86>
 8002082:	2b01      	cmp	r3, #1
 8002084:	d019      	beq.n	80020ba <HAL_CRC_Calculate+0x6a>
 8002086:	2b02      	cmp	r3, #2
 8002088:	d01e      	beq.n	80020c8 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800208a:	e024      	b.n	80020d6 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	e00a      	b.n	80020a8 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	441a      	add	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	3301      	adds	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d3f0      	bcc.n	8002092 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	613b      	str	r3, [r7, #16]
      break;
 80020b8:	e00e      	b.n	80020d8 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f812 	bl	80020e8 <CRC_Handle_8>
 80020c4:	6138      	str	r0, [r7, #16]
      break;
 80020c6:	e007      	b.n	80020d8 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	68f8      	ldr	r0, [r7, #12]
 80020ce:	f000 f89b 	bl	8002208 <CRC_Handle_16>
 80020d2:	6138      	str	r0, [r7, #16]
      break;
 80020d4:	e000      	b.n	80020d8 <HAL_CRC_Calculate+0x88>
      break;
 80020d6:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2201      	movs	r2, #1
 80020dc:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80020de:	693b      	ldr	r3, [r7, #16]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	@ 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]
 80020f8:	e023      	b.n	8002142 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	68ba      	ldr	r2, [r7, #8]
 8002100:	4413      	add	r3, r2
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	3301      	adds	r3, #1
 800210c:	68b9      	ldr	r1, [r7, #8]
 800210e:	440b      	add	r3, r1
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002114:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	3302      	adds	r3, #2
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	440b      	add	r3, r1
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8002124:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	3303      	adds	r3, #3
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	440b      	add	r3, r1
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8002138:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800213a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	3301      	adds	r3, #1
 8002140:	61fb      	str	r3, [r7, #28]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	089b      	lsrs	r3, r3, #2
 8002146:	69fa      	ldr	r2, [r7, #28]
 8002148:	429a      	cmp	r2, r3
 800214a:	d3d6      	bcc.n	80020fa <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d04f      	beq.n	80021f6 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b01      	cmp	r3, #1
 800215e:	d107      	bne.n	8002170 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	4413      	add	r3, r2
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d117      	bne.n	80021aa <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	68ba      	ldr	r2, [r7, #8]
 8002180:	4413      	add	r3, r2
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	b21b      	sxth	r3, r3
 8002186:	021b      	lsls	r3, r3, #8
 8002188:	b21a      	sxth	r2, r3
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	3301      	adds	r3, #1
 8002190:	68b9      	ldr	r1, [r7, #8]
 8002192:	440b      	add	r3, r1
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	b21b      	sxth	r3, r3
 8002198:	4313      	orrs	r3, r2
 800219a:	b21b      	sxth	r3, r3
 800219c:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	8b7a      	ldrh	r2, [r7, #26]
 80021a8:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d120      	bne.n	80021f6 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	4413      	add	r3, r2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	021b      	lsls	r3, r3, #8
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	3301      	adds	r3, #1
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	440b      	add	r3, r1
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	4313      	orrs	r3, r2
 80021d4:	b21b      	sxth	r3, r3
 80021d6:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	8b7a      	ldrh	r2, [r7, #26]
 80021e2:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	3302      	adds	r3, #2
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	4413      	add	r3, r2
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	6812      	ldr	r2, [r2, #0]
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3724      	adds	r7, #36	@ 0x24
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8002208:	b480      	push	{r7}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	e013      	b.n	8002242 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	4413      	add	r3, r2
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	041a      	lsls	r2, r3, #16
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	3302      	adds	r3, #2
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	440b      	add	r3, r1
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	4619      	mov	r1, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3301      	adds	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	085b      	lsrs	r3, r3, #1
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	429a      	cmp	r2, r3
 800224a:	d3e6      	bcc.n	800221a <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d009      	beq.n	800226a <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	4413      	add	r3, r2
 8002264:	881a      	ldrh	r2, [r3, #0]
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
}
 8002270:	4618      	mov	r0, r3
 8002272:	371c      	adds	r7, #28
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800227c:	b480      	push	{r7}
 800227e:	b087      	sub	sp, #28
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002288:	2300      	movs	r3, #0
 800228a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800228c:	231f      	movs	r3, #31
 800228e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	d102      	bne.n	80022a0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	75fb      	strb	r3, [r7, #23]
 800229e:	e063      	b.n	8002368 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80022a0:	bf00      	nop
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1e5a      	subs	r2, r3, #1
 80022a6:	613a      	str	r2, [r7, #16]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d009      	beq.n	80022c0 <HAL_CRCEx_Polynomial_Set+0x44>
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	f003 031f 	and.w	r3, r3, #31
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	fa22 f303 	lsr.w	r3, r2, r3
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0f0      	beq.n	80022a2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b18      	cmp	r3, #24
 80022c4:	d846      	bhi.n	8002354 <HAL_CRCEx_Polynomial_Set+0xd8>
 80022c6:	a201      	add	r2, pc, #4	@ (adr r2, 80022cc <HAL_CRCEx_Polynomial_Set+0x50>)
 80022c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022cc:	0800235b 	.word	0x0800235b
 80022d0:	08002355 	.word	0x08002355
 80022d4:	08002355 	.word	0x08002355
 80022d8:	08002355 	.word	0x08002355
 80022dc:	08002355 	.word	0x08002355
 80022e0:	08002355 	.word	0x08002355
 80022e4:	08002355 	.word	0x08002355
 80022e8:	08002355 	.word	0x08002355
 80022ec:	08002349 	.word	0x08002349
 80022f0:	08002355 	.word	0x08002355
 80022f4:	08002355 	.word	0x08002355
 80022f8:	08002355 	.word	0x08002355
 80022fc:	08002355 	.word	0x08002355
 8002300:	08002355 	.word	0x08002355
 8002304:	08002355 	.word	0x08002355
 8002308:	08002355 	.word	0x08002355
 800230c:	0800233d 	.word	0x0800233d
 8002310:	08002355 	.word	0x08002355
 8002314:	08002355 	.word	0x08002355
 8002318:	08002355 	.word	0x08002355
 800231c:	08002355 	.word	0x08002355
 8002320:	08002355 	.word	0x08002355
 8002324:	08002355 	.word	0x08002355
 8002328:	08002355 	.word	0x08002355
 800232c:	08002331 	.word	0x08002331
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	2b06      	cmp	r3, #6
 8002334:	d913      	bls.n	800235e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800233a:	e010      	b.n	800235e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	2b07      	cmp	r3, #7
 8002340:	d90f      	bls.n	8002362 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002346:	e00c      	b.n	8002362 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	2b0f      	cmp	r3, #15
 800234c:	d90b      	bls.n	8002366 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002352:	e008      	b.n	8002366 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	75fb      	strb	r3, [r7, #23]
        break;
 8002358:	e006      	b.n	8002368 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800235a:	bf00      	nop
 800235c:	e004      	b.n	8002368 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800235e:	bf00      	nop
 8002360:	e002      	b.n	8002368 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002362:	bf00      	nop
 8002364:	e000      	b.n	8002368 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002366:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002368:	7dfb      	ldrb	r3, [r7, #23]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10d      	bne.n	800238a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f023 0118 	bic.w	r1, r3, #24
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	430a      	orrs	r2, r1
 8002388:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800238a:	7dfb      	ldrb	r3, [r7, #23]
}
 800238c:	4618      	mov	r0, r3
 800238e:	371c      	adds	r7, #28
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e08d      	b.n	80024c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	4b47      	ldr	r3, [pc, #284]	@ (80024d0 <HAL_DMA_Init+0x138>)
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d80f      	bhi.n	80023d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	4b45      	ldr	r3, [pc, #276]	@ (80024d4 <HAL_DMA_Init+0x13c>)
 80023be:	4413      	add	r3, r2
 80023c0:	4a45      	ldr	r2, [pc, #276]	@ (80024d8 <HAL_DMA_Init+0x140>)
 80023c2:	fba2 2303 	umull	r2, r3, r2, r3
 80023c6:	091b      	lsrs	r3, r3, #4
 80023c8:	009a      	lsls	r2, r3, #2
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a42      	ldr	r2, [pc, #264]	@ (80024dc <HAL_DMA_Init+0x144>)
 80023d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80023d4:	e00e      	b.n	80023f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	461a      	mov	r2, r3
 80023dc:	4b40      	ldr	r3, [pc, #256]	@ (80024e0 <HAL_DMA_Init+0x148>)
 80023de:	4413      	add	r3, r2
 80023e0:	4a3d      	ldr	r2, [pc, #244]	@ (80024d8 <HAL_DMA_Init+0x140>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	091b      	lsrs	r3, r3, #4
 80023e8:	009a      	lsls	r2, r3, #2
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a3c      	ldr	r2, [pc, #240]	@ (80024e4 <HAL_DMA_Init+0x14c>)
 80023f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800240a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800240e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002418:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002424:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002430:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 fb1a 	bl	8002a80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002454:	d102      	bne.n	800245c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002470:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d010      	beq.n	800249c <HAL_DMA_Init+0x104>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b04      	cmp	r3, #4
 8002480:	d80c      	bhi.n	800249c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 fb3a 	bl	8002afc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	e008      	b.n	80024ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40020407 	.word	0x40020407
 80024d4:	bffdfff8 	.word	0xbffdfff8
 80024d8:	cccccccd 	.word	0xcccccccd
 80024dc:	40020000 	.word	0x40020000
 80024e0:	bffdfbf8 	.word	0xbffdfbf8
 80024e4:	40020400 	.word	0x40020400

080024e8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e07b      	b.n	80025f2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 0201 	bic.w	r2, r2, #1
 8002508:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	4b3a      	ldr	r3, [pc, #232]	@ (80025fc <HAL_DMA_DeInit+0x114>)
 8002512:	429a      	cmp	r2, r3
 8002514:	d80f      	bhi.n	8002536 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	4b38      	ldr	r3, [pc, #224]	@ (8002600 <HAL_DMA_DeInit+0x118>)
 800251e:	4413      	add	r3, r2
 8002520:	4a38      	ldr	r2, [pc, #224]	@ (8002604 <HAL_DMA_DeInit+0x11c>)
 8002522:	fba2 2303 	umull	r2, r3, r2, r3
 8002526:	091b      	lsrs	r3, r3, #4
 8002528:	009a      	lsls	r2, r3, #2
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a35      	ldr	r2, [pc, #212]	@ (8002608 <HAL_DMA_DeInit+0x120>)
 8002532:	641a      	str	r2, [r3, #64]	@ 0x40
 8002534:	e00e      	b.n	8002554 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	461a      	mov	r2, r3
 800253c:	4b33      	ldr	r3, [pc, #204]	@ (800260c <HAL_DMA_DeInit+0x124>)
 800253e:	4413      	add	r3, r2
 8002540:	4a30      	ldr	r2, [pc, #192]	@ (8002604 <HAL_DMA_DeInit+0x11c>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	091b      	lsrs	r3, r3, #4
 8002548:	009a      	lsls	r2, r3, #2
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a2f      	ldr	r2, [pc, #188]	@ (8002610 <HAL_DMA_DeInit+0x128>)
 8002552:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002560:	f003 021f 	and.w	r2, r3, #31
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	2101      	movs	r1, #1
 800256a:	fa01 f202 	lsl.w	r2, r1, r2
 800256e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f000 fa85 	bl	8002a80 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002586:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00f      	beq.n	80025b0 <HAL_DMA_DeInit+0xc8>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2b04      	cmp	r3, #4
 8002596:	d80b      	bhi.n	80025b0 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 faaf 	bl	8002afc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025ae:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40020407 	.word	0x40020407
 8002600:	bffdfff8 	.word	0xbffdfff8
 8002604:	cccccccd 	.word	0xcccccccd
 8002608:	40020000 	.word	0x40020000
 800260c:	bffdfbf8 	.word	0xbffdfbf8
 8002610:	40020400 	.word	0x40020400

08002614 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
 8002620:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_DMA_Start_IT+0x20>
 8002630:	2302      	movs	r3, #2
 8002632:	e066      	b.n	8002702 <HAL_DMA_Start_IT+0xee>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b01      	cmp	r3, #1
 8002646:	d155      	bne.n	80026f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0201 	bic.w	r2, r2, #1
 8002664:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	68b9      	ldr	r1, [r7, #8]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f9c9 	bl	8002a04 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	2b00      	cmp	r3, #0
 8002678:	d008      	beq.n	800268c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 020e 	orr.w	r2, r2, #14
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e00f      	b.n	80026ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0204 	bic.w	r2, r2, #4
 800269a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 020a 	orr.w	r2, r2, #10
 80026aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d007      	beq.n	80026ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d007      	beq.n	80026e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f042 0201 	orr.w	r2, r2, #1
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	e005      	b.n	8002700 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80026fc:	2302      	movs	r3, #2
 80026fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002700:	7dfb      	ldrb	r3, [r7, #23]
}
 8002702:	4618      	mov	r0, r3
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800270a:	b480      	push	{r7}
 800270c:	b085      	sub	sp, #20
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002712:	2300      	movs	r3, #0
 8002714:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d005      	beq.n	800272e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2204      	movs	r2, #4
 8002726:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	73fb      	strb	r3, [r7, #15]
 800272c:	e037      	b.n	800279e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 020e 	bic.w	r2, r2, #14
 800273c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002748:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800274c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0201 	bic.w	r2, r2, #1
 800275c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002762:	f003 021f 	and.w	r2, r3, #31
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	2101      	movs	r1, #1
 800276c:	fa01 f202 	lsl.w	r2, r1, r2
 8002770:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800277a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00c      	beq.n	800279e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800278e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002792:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800279c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d00d      	beq.n	80027f0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2204      	movs	r2, #4
 80027d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	73fb      	strb	r3, [r7, #15]
 80027ee:	e047      	b.n	8002880 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 020e 	bic.w	r2, r2, #14
 80027fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0201 	bic.w	r2, r2, #1
 800280e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800281a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800281e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002824:	f003 021f 	and.w	r2, r3, #31
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282c:	2101      	movs	r1, #1
 800282e:	fa01 f202 	lsl.w	r2, r1, r2
 8002832:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800283c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00c      	beq.n	8002860 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002850:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002854:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800285e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002874:	2b00      	cmp	r3, #0
 8002876:	d003      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	4798      	blx	r3
    }
  }
  return status;
 8002880:	7bfb      	ldrb	r3, [r7, #15]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b084      	sub	sp, #16
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a6:	f003 031f 	and.w	r3, r3, #31
 80028aa:	2204      	movs	r2, #4
 80028ac:	409a      	lsls	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	4013      	ands	r3, r2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d026      	beq.n	8002904 <HAL_DMA_IRQHandler+0x7a>
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d021      	beq.n	8002904 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d107      	bne.n	80028de <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0204 	bic.w	r2, r2, #4
 80028dc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e2:	f003 021f 	and.w	r2, r3, #31
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	2104      	movs	r1, #4
 80028ec:	fa01 f202 	lsl.w	r2, r1, r2
 80028f0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d071      	beq.n	80029de <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002902:	e06c      	b.n	80029de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002908:	f003 031f 	and.w	r3, r3, #31
 800290c:	2202      	movs	r2, #2
 800290e:	409a      	lsls	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4013      	ands	r3, r2
 8002914:	2b00      	cmp	r3, #0
 8002916:	d02e      	beq.n	8002976 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d029      	beq.n	8002976 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0320 	and.w	r3, r3, #32
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10b      	bne.n	8002948 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 020a 	bic.w	r2, r2, #10
 800293e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	f003 021f 	and.w	r2, r3, #31
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002954:	2102      	movs	r1, #2
 8002956:	fa01 f202 	lsl.w	r2, r1, r2
 800295a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002968:	2b00      	cmp	r3, #0
 800296a:	d038      	beq.n	80029de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002974:	e033      	b.n	80029de <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	f003 031f 	and.w	r3, r3, #31
 800297e:	2208      	movs	r2, #8
 8002980:	409a      	lsls	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	4013      	ands	r3, r2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d02a      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d025      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 020e 	bic.w	r2, r2, #14
 80029a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a8:	f003 021f 	and.w	r2, r3, #31
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b0:	2101      	movs	r1, #1
 80029b2:	fa01 f202 	lsl.w	r2, r1, r2
 80029b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d004      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029de:	bf00      	nop
 80029e0:	bf00      	nop
}
 80029e2:	3710      	adds	r7, #16
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029f6:	b2db      	uxtb	r3, r3
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
 8002a10:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a1a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d004      	beq.n	8002a2e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a2c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a32:	f003 021f 	and.w	r2, r3, #31
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d108      	bne.n	8002a64 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a62:	e007      	b.n	8002a74 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	60da      	str	r2, [r3, #12]
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4b16      	ldr	r3, [pc, #88]	@ (8002ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d802      	bhi.n	8002a9a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002a94:	4b15      	ldr	r3, [pc, #84]	@ (8002aec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	e001      	b.n	8002a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002a9a:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002a9c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	3b08      	subs	r3, #8
 8002aaa:	4a12      	ldr	r2, [pc, #72]	@ (8002af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ab8:	089b      	lsrs	r3, r3, #2
 8002aba:	009a      	lsls	r2, r3, #2
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4413      	add	r3, r2
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a0b      	ldr	r2, [pc, #44]	@ (8002af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002aca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002ada:	bf00      	nop
 8002adc:	371c      	adds	r7, #28
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40020407 	.word	0x40020407
 8002aec:	40020800 	.word	0x40020800
 8002af0:	40020820 	.word	0x40020820
 8002af4:	cccccccd 	.word	0xcccccccd
 8002af8:	40020880 	.word	0x40020880

08002afc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002b10:	4413      	add	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	461a      	mov	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a08      	ldr	r2, [pc, #32]	@ (8002b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002b1e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	2201      	movs	r2, #1
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002b30:	bf00      	nop
 8002b32:	3714      	adds	r7, #20
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr
 8002b3c:	1000823f 	.word	0x1000823f
 8002b40:	40020940 	.word	0x40020940

08002b44 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d12b      	bne.n	8002bb2 <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d101      	bne.n	8002b68 <HAL_DMAEx_ConfigMuxSync+0x24>
 8002b64:	2302      	movs	r3, #2
 8002b66:	e025      	b.n	8002bb4 <HAL_DMAEx_ConfigMuxSync+0x70>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	b2d9      	uxtb	r1, r3
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	061a      	lsls	r2, r3, #24
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	04db      	lsls	r3, r3, #19
 8002b86:	431a      	orrs	r2, r3
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	7a1b      	ldrb	r3, [r3, #8]
 8002b92:	041b      	lsls	r3, r3, #16
 8002b94:	431a      	orrs	r2, r3
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	7a5b      	ldrb	r3, [r3, #9]
 8002b9a:	025b      	lsls	r3, r3, #9
 8002b9c:	431a      	orrs	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e000      	b.n	8002bb4 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
  }
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d01a      	beq.n	8002c0e <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002be2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002be6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bf0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d022      	beq.n	8002c5c <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c20:	4013      	ands	r3, r2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d01a      	beq.n	8002c5c <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c34:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c3e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c44:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	4798      	blx	r3
      }
    }
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c72:	e15a      	b.n	8002f2a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	2101      	movs	r1, #1
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c80:	4013      	ands	r3, r2
 8002c82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f000 814c 	beq.w	8002f24 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d005      	beq.n	8002ca4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d130      	bne.n	8002d06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	2203      	movs	r2, #3
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cda:	2201      	movs	r2, #1
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	091b      	lsrs	r3, r3, #4
 8002cf0:	f003 0201 	and.w	r2, r3, #1
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	2b03      	cmp	r3, #3
 8002d10:	d017      	beq.n	8002d42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	2203      	movs	r2, #3
 8002d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d22:	43db      	mvns	r3, r3
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	4013      	ands	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f003 0303 	and.w	r3, r3, #3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d123      	bne.n	8002d96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	08da      	lsrs	r2, r3, #3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3208      	adds	r2, #8
 8002d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	220f      	movs	r2, #15
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	691a      	ldr	r2, [r3, #16]
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	08da      	lsrs	r2, r3, #3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3208      	adds	r2, #8
 8002d90:	6939      	ldr	r1, [r7, #16]
 8002d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	2203      	movs	r2, #3
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43db      	mvns	r3, r3
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	4013      	ands	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f003 0203 	and.w	r2, r3, #3
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 80a6 	beq.w	8002f24 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd8:	4b5b      	ldr	r3, [pc, #364]	@ (8002f48 <HAL_GPIO_Init+0x2e4>)
 8002dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ddc:	4a5a      	ldr	r2, [pc, #360]	@ (8002f48 <HAL_GPIO_Init+0x2e4>)
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	6613      	str	r3, [r2, #96]	@ 0x60
 8002de4:	4b58      	ldr	r3, [pc, #352]	@ (8002f48 <HAL_GPIO_Init+0x2e4>)
 8002de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002df0:	4a56      	ldr	r2, [pc, #344]	@ (8002f4c <HAL_GPIO_Init+0x2e8>)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	089b      	lsrs	r3, r3, #2
 8002df6:	3302      	adds	r3, #2
 8002df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	220f      	movs	r2, #15
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	4013      	ands	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e1a:	d01f      	beq.n	8002e5c <HAL_GPIO_Init+0x1f8>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a4c      	ldr	r2, [pc, #304]	@ (8002f50 <HAL_GPIO_Init+0x2ec>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d019      	beq.n	8002e58 <HAL_GPIO_Init+0x1f4>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a4b      	ldr	r2, [pc, #300]	@ (8002f54 <HAL_GPIO_Init+0x2f0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d013      	beq.n	8002e54 <HAL_GPIO_Init+0x1f0>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a4a      	ldr	r2, [pc, #296]	@ (8002f58 <HAL_GPIO_Init+0x2f4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d00d      	beq.n	8002e50 <HAL_GPIO_Init+0x1ec>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a49      	ldr	r2, [pc, #292]	@ (8002f5c <HAL_GPIO_Init+0x2f8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d007      	beq.n	8002e4c <HAL_GPIO_Init+0x1e8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a48      	ldr	r2, [pc, #288]	@ (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d101      	bne.n	8002e48 <HAL_GPIO_Init+0x1e4>
 8002e44:	2305      	movs	r3, #5
 8002e46:	e00a      	b.n	8002e5e <HAL_GPIO_Init+0x1fa>
 8002e48:	2306      	movs	r3, #6
 8002e4a:	e008      	b.n	8002e5e <HAL_GPIO_Init+0x1fa>
 8002e4c:	2304      	movs	r3, #4
 8002e4e:	e006      	b.n	8002e5e <HAL_GPIO_Init+0x1fa>
 8002e50:	2303      	movs	r3, #3
 8002e52:	e004      	b.n	8002e5e <HAL_GPIO_Init+0x1fa>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e002      	b.n	8002e5e <HAL_GPIO_Init+0x1fa>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_GPIO_Init+0x1fa>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	697a      	ldr	r2, [r7, #20]
 8002e60:	f002 0203 	and.w	r2, r2, #3
 8002e64:	0092      	lsls	r2, r2, #2
 8002e66:	4093      	lsls	r3, r2
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e6e:	4937      	ldr	r1, [pc, #220]	@ (8002f4c <HAL_GPIO_Init+0x2e8>)
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	089b      	lsrs	r3, r3, #2
 8002e74:	3302      	adds	r3, #2
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e7c:	4b39      	ldr	r3, [pc, #228]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	43db      	mvns	r3, r3
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d003      	beq.n	8002ea0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ea0:	4a30      	ldr	r2, [pc, #192]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ea6:	4b2f      	ldr	r3, [pc, #188]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	43db      	mvns	r3, r3
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002eca:	4a26      	ldr	r2, [pc, #152]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002ed0:	4b24      	ldr	r3, [pc, #144]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4013      	ands	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002efa:	4b1a      	ldr	r3, [pc, #104]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f1e:	4a11      	ldr	r2, [pc, #68]	@ (8002f64 <HAL_GPIO_Init+0x300>)
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	3301      	adds	r3, #1
 8002f28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	fa22 f303 	lsr.w	r3, r2, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f47f ae9d 	bne.w	8002c74 <HAL_GPIO_Init+0x10>
  }
}
 8002f3a:	bf00      	nop
 8002f3c:	bf00      	nop
 8002f3e:	371c      	adds	r7, #28
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40010000 	.word	0x40010000
 8002f50:	48000400 	.word	0x48000400
 8002f54:	48000800 	.word	0x48000800
 8002f58:	48000c00 	.word	0x48000c00
 8002f5c:	48001000 	.word	0x48001000
 8002f60:	48001400 	.word	0x48001400
 8002f64:	40010400 	.word	0x40010400

08002f68 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002f72:	2300      	movs	r3, #0
 8002f74:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002f76:	e0bd      	b.n	80030f4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002f78:	2201      	movs	r2, #1
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	4013      	ands	r3, r2
 8002f84:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 80b0 	beq.w	80030ee <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8002f8e:	4a60      	ldr	r2, [pc, #384]	@ (8003110 <HAL_GPIO_DeInit+0x1a8>)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	089b      	lsrs	r3, r3, #2
 8002f94:	3302      	adds	r3, #2
 8002f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	220f      	movs	r2, #15
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fb6:	d01f      	beq.n	8002ff8 <HAL_GPIO_DeInit+0x90>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a56      	ldr	r2, [pc, #344]	@ (8003114 <HAL_GPIO_DeInit+0x1ac>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d019      	beq.n	8002ff4 <HAL_GPIO_DeInit+0x8c>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a55      	ldr	r2, [pc, #340]	@ (8003118 <HAL_GPIO_DeInit+0x1b0>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d013      	beq.n	8002ff0 <HAL_GPIO_DeInit+0x88>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a54      	ldr	r2, [pc, #336]	@ (800311c <HAL_GPIO_DeInit+0x1b4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d00d      	beq.n	8002fec <HAL_GPIO_DeInit+0x84>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a53      	ldr	r2, [pc, #332]	@ (8003120 <HAL_GPIO_DeInit+0x1b8>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d007      	beq.n	8002fe8 <HAL_GPIO_DeInit+0x80>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a52      	ldr	r2, [pc, #328]	@ (8003124 <HAL_GPIO_DeInit+0x1bc>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d101      	bne.n	8002fe4 <HAL_GPIO_DeInit+0x7c>
 8002fe0:	2305      	movs	r3, #5
 8002fe2:	e00a      	b.n	8002ffa <HAL_GPIO_DeInit+0x92>
 8002fe4:	2306      	movs	r3, #6
 8002fe6:	e008      	b.n	8002ffa <HAL_GPIO_DeInit+0x92>
 8002fe8:	2304      	movs	r3, #4
 8002fea:	e006      	b.n	8002ffa <HAL_GPIO_DeInit+0x92>
 8002fec:	2303      	movs	r3, #3
 8002fee:	e004      	b.n	8002ffa <HAL_GPIO_DeInit+0x92>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e002      	b.n	8002ffa <HAL_GPIO_DeInit+0x92>
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e000      	b.n	8002ffa <HAL_GPIO_DeInit+0x92>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	f002 0203 	and.w	r2, r2, #3
 8003000:	0092      	lsls	r2, r2, #2
 8003002:	4093      	lsls	r3, r2
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	429a      	cmp	r2, r3
 8003008:	d132      	bne.n	8003070 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800300a:	4b47      	ldr	r3, [pc, #284]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	43db      	mvns	r3, r3
 8003012:	4945      	ldr	r1, [pc, #276]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 8003014:	4013      	ands	r3, r2
 8003016:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003018:	4b43      	ldr	r3, [pc, #268]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	43db      	mvns	r3, r3
 8003020:	4941      	ldr	r1, [pc, #260]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 8003022:	4013      	ands	r3, r2
 8003024:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003026:	4b40      	ldr	r3, [pc, #256]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 8003028:	68da      	ldr	r2, [r3, #12]
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	43db      	mvns	r3, r3
 800302e:	493e      	ldr	r1, [pc, #248]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 8003030:	4013      	ands	r3, r2
 8003032:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003034:	4b3c      	ldr	r3, [pc, #240]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	43db      	mvns	r3, r3
 800303c:	493a      	ldr	r1, [pc, #232]	@ (8003128 <HAL_GPIO_DeInit+0x1c0>)
 800303e:	4013      	ands	r3, r2
 8003040:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f003 0303 	and.w	r3, r3, #3
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	220f      	movs	r2, #15
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003052:	4a2f      	ldr	r2, [pc, #188]	@ (8003110 <HAL_GPIO_DeInit+0x1a8>)
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	089b      	lsrs	r3, r3, #2
 8003058:	3302      	adds	r3, #2
 800305a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	43da      	mvns	r2, r3
 8003062:	482b      	ldr	r0, [pc, #172]	@ (8003110 <HAL_GPIO_DeInit+0x1a8>)
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	089b      	lsrs	r3, r3, #2
 8003068:	400a      	ands	r2, r1
 800306a:	3302      	adds	r3, #2
 800306c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	2103      	movs	r1, #3
 800307a:	fa01 f303 	lsl.w	r3, r1, r3
 800307e:	431a      	orrs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	08da      	lsrs	r2, r3, #3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3208      	adds	r2, #8
 800308c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	220f      	movs	r2, #15
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	08d2      	lsrs	r2, r2, #3
 80030a4:	4019      	ands	r1, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	3208      	adds	r2, #8
 80030aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	2103      	movs	r1, #3
 80030b8:	fa01 f303 	lsl.w	r3, r1, r3
 80030bc:	43db      	mvns	r3, r3
 80030be:	401a      	ands	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	2101      	movs	r1, #1
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	fa01 f303 	lsl.w	r3, r1, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	401a      	ands	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	2103      	movs	r1, #3
 80030e2:	fa01 f303 	lsl.w	r3, r1, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	401a      	ands	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	609a      	str	r2, [r3, #8]
    }

    position++;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	3301      	adds	r3, #1
 80030f2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	fa22 f303 	lsr.w	r3, r2, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f47f af3b 	bne.w	8002f78 <HAL_GPIO_DeInit+0x10>
  }
}
 8003102:	bf00      	nop
 8003104:	bf00      	nop
 8003106:	371c      	adds	r7, #28
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	40010000 	.word	0x40010000
 8003114:	48000400 	.word	0x48000400
 8003118:	48000800 	.word	0x48000800
 800311c:	48000c00 	.word	0x48000c00
 8003120:	48001000 	.word	0x48001000
 8003124:	48001400 	.word	0x48001400
 8003128:	40010400 	.word	0x40010400

0800312c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	691a      	ldr	r2, [r3, #16]
 800313c:	887b      	ldrh	r3, [r7, #2]
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003144:	2301      	movs	r3, #1
 8003146:	73fb      	strb	r3, [r7, #15]
 8003148:	e001      	b.n	800314e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800314a:	2300      	movs	r3, #0
 800314c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800314e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003150:	4618      	mov	r0, r3
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	807b      	strh	r3, [r7, #2]
 8003168:	4613      	mov	r3, r2
 800316a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800316c:	787b      	ldrb	r3, [r7, #1]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003172:	887a      	ldrh	r2, [r7, #2]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003178:	e002      	b.n	8003180 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800317a:	887a      	ldrh	r2, [r7, #2]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800319e:	887a      	ldrh	r2, [r7, #2]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4013      	ands	r3, r2
 80031a4:	041a      	lsls	r2, r3, #16
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	43d9      	mvns	r1, r3
 80031aa:	887b      	ldrh	r3, [r7, #2]
 80031ac:	400b      	ands	r3, r1
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	619a      	str	r2, [r3, #24]
}
 80031b4:	bf00      	nop
 80031b6:	3714      	adds	r7, #20
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e08d      	b.n	80032ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d106      	bne.n	80031ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7fe f920 	bl	800142c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2224      	movs	r2, #36	@ 0x24
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003210:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003220:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d107      	bne.n	800323a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	e006      	b.n	8003248 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689a      	ldr	r2, [r3, #8]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003246:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d108      	bne.n	8003262 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	e007      	b.n	8003272 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	685a      	ldr	r2, [r3, #4]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003270:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003284:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68da      	ldr	r2, [r3, #12]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003294:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691a      	ldr	r2, [r3, #16]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	69d9      	ldr	r1, [r3, #28]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1a      	ldr	r2, [r3, #32]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	430a      	orrs	r2, r1
 80032be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2220      	movs	r2, #32
 80032da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b082      	sub	sp, #8
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e021      	b.n	800334c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2224      	movs	r2, #36	@ 0x24
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0201 	bic.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7fe f961 	bl	80015e8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08a      	sub	sp, #40	@ 0x28
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	461a      	mov	r2, r3
 8003360:	460b      	mov	r3, r1
 8003362:	817b      	strh	r3, [r7, #10]
 8003364:	4613      	mov	r3, r2
 8003366:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b20      	cmp	r3, #32
 8003376:	f040 80ef 	bne.w	8003558 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003384:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003388:	d101      	bne.n	800338e <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 800338a:	2302      	movs	r3, #2
 800338c:	e0e5      	b.n	800355a <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_I2C_Master_Transmit_DMA+0x48>
 8003398:	2302      	movs	r3, #2
 800339a:	e0de      	b.n	800355a <HAL_I2C_Master_Transmit_DMA+0x206>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2221      	movs	r2, #33	@ 0x21
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2210      	movs	r2, #16
 80033b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	893a      	ldrh	r2, [r7, #8]
 80033c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4a66      	ldr	r2, [pc, #408]	@ (8003564 <HAL_I2C_Master_Transmit_DMA+0x210>)
 80033ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	4a66      	ldr	r2, [pc, #408]	@ (8003568 <HAL_I2C_Master_Transmit_DMA+0x214>)
 80033d0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2bff      	cmp	r3, #255	@ 0xff
 80033da:	d906      	bls.n	80033ea <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	22ff      	movs	r2, #255	@ 0xff
 80033e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80033e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033e6:	61fb      	str	r3, [r7, #28]
 80033e8:	e007      	b.n	80033fa <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80033f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033f8:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d01a      	beq.n	8003438 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	781a      	ldrb	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341c:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800343c:	2b00      	cmp	r3, #0
 800343e:	d074      	beq.n	800352a <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003444:	2b00      	cmp	r3, #0
 8003446:	d022      	beq.n	800348e <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800344c:	4a47      	ldr	r2, [pc, #284]	@ (800356c <HAL_I2C_Master_Transmit_DMA+0x218>)
 800344e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003454:	4a46      	ldr	r2, [pc, #280]	@ (8003570 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8003456:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345c:	2200      	movs	r2, #0
 800345e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003464:	2200      	movs	r2, #0
 8003466:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003470:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003478:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800347e:	f7ff f8c9 	bl	8002614 <HAL_DMA_Start_IT>
 8003482:	4603      	mov	r3, r0
 8003484:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003486:	7dfb      	ldrb	r3, [r7, #23]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d13a      	bne.n	8003502 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 800348c:	e013      	b.n	80034b6 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e051      	b.n	800355a <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	8979      	ldrh	r1, [r7, #10]
 80034c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003574 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f001 fcf7 	bl	8004ebc <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	b29a      	uxth	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80034e8:	2110      	movs	r1, #16
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f001 fd18 	bl	8004f20 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	e028      	b.n	8003554 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2220      	movs	r2, #32
 8003506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003516:	f043 0210 	orr.w	r2, r3, #16
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e017      	b.n	800355a <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a12      	ldr	r2, [pc, #72]	@ (8003578 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800352e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	8979      	ldrh	r1, [r7, #10]
 8003536:	4b0f      	ldr	r3, [pc, #60]	@ (8003574 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f001 fcbc 	bl	8004ebc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800354c:	2101      	movs	r1, #1
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f001 fce6 	bl	8004f20 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003554:	2300      	movs	r3, #0
 8003556:	e000      	b.n	800355a <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8003558:	2302      	movs	r3, #2
  }
}
 800355a:	4618      	mov	r0, r3
 800355c:	3720      	adds	r7, #32
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	ffff0000 	.word	0xffff0000
 8003568:	08003d57 	.word	0x08003d57
 800356c:	08004d27 	.word	0x08004d27
 8003570:	08004e53 	.word	0x08004e53
 8003574:	80002000 	.word	0x80002000
 8003578:	080038e7 	.word	0x080038e7

0800357c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b088      	sub	sp, #32
 8003580:	af02      	add	r7, sp, #8
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	607a      	str	r2, [r7, #4]
 8003586:	461a      	mov	r2, r3
 8003588:	460b      	mov	r3, r1
 800358a:	817b      	strh	r3, [r7, #10]
 800358c:	4613      	mov	r3, r2
 800358e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b20      	cmp	r3, #32
 800359a:	f040 80cd 	bne.w	8003738 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035ac:	d101      	bne.n	80035b2 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 80035ae:	2302      	movs	r3, #2
 80035b0:	e0c3      	b.n	800373a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_I2C_Master_Receive_DMA+0x44>
 80035bc:	2302      	movs	r3, #2
 80035be:	e0bc      	b.n	800373a <HAL_I2C_Master_Receive_DMA+0x1be>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2222      	movs	r2, #34	@ 0x22
 80035cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2210      	movs	r2, #16
 80035d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	893a      	ldrh	r2, [r7, #8]
 80035e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	4a55      	ldr	r2, [pc, #340]	@ (8003744 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 80035ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4a55      	ldr	r2, [pc, #340]	@ (8003748 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 80035f4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2bff      	cmp	r3, #255	@ 0xff
 80035fe:	d906      	bls.n	800360e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	22ff      	movs	r2, #255	@ 0xff
 8003604:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003606:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	e007      	b.n	800361e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003618:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800361c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003622:	2b00      	cmp	r3, #0
 8003624:	d070      	beq.n	8003708 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362a:	2b00      	cmp	r3, #0
 800362c:	d020      	beq.n	8003670 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003632:	4a46      	ldr	r2, [pc, #280]	@ (800374c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8003634:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363a:	4a45      	ldr	r2, [pc, #276]	@ (8003750 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800363c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003642:	2200      	movs	r2, #0
 8003644:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364a:	2200      	movs	r2, #0
 800364c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	3324      	adds	r3, #36	@ 0x24
 8003658:	4619      	mov	r1, r3
 800365a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003660:	f7fe ffd8 	bl	8002614 <HAL_DMA_Start_IT>
 8003664:	4603      	mov	r3, r0
 8003666:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003668:	7cfb      	ldrb	r3, [r7, #19]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d138      	bne.n	80036e0 <HAL_I2C_Master_Receive_DMA+0x164>
 800366e:	e013      	b.n	8003698 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2220      	movs	r2, #32
 8003674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003684:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e050      	b.n	800373a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369c:	b2da      	uxtb	r2, r3
 800369e:	8979      	ldrh	r1, [r7, #10]
 80036a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003754 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f001 fc08 	bl	8004ebc <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80036c6:	2110      	movs	r1, #16
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f001 fc29 	bl	8004f20 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	e029      	b.n	8003734 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f4:	f043 0210 	orr.w	r2, r3, #16
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e018      	b.n	800373a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4a13      	ldr	r2, [pc, #76]	@ (8003758 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800370c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003712:	b2da      	uxtb	r2, r3
 8003714:	8979      	ldrh	r1, [r7, #10]
 8003716:	4b0f      	ldr	r3, [pc, #60]	@ (8003754 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f001 fbcc 	bl	8004ebc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800372c:	2102      	movs	r1, #2
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f001 fbf6 	bl	8004f20 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003734:	2300      	movs	r3, #0
 8003736:	e000      	b.n	800373a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003738:	2302      	movs	r3, #2
  }
}
 800373a:	4618      	mov	r0, r3
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	ffff0000 	.word	0xffff0000
 8003748:	08003d57 	.word	0x08003d57
 800374c:	08004dbd 	.word	0x08004dbd
 8003750:	08004e53 	.word	0x08004e53
 8003754:	80002400 	.word	0x80002400
 8003758:	080038e7 	.word	0x080038e7

0800375c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003778:	2b00      	cmp	r3, #0
 800377a:	d005      	beq.n	8003788 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	68f9      	ldr	r1, [r7, #12]
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	4798      	blx	r3
  }
}
 8003788:	bf00      	nop
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	0a1b      	lsrs	r3, r3, #8
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d010      	beq.n	80037d6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	09db      	lsrs	r3, r3, #7
 80037b8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d00a      	beq.n	80037d6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c4:	f043 0201 	orr.w	r2, r3, #1
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037d4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	0a9b      	lsrs	r3, r3, #10
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d010      	beq.n	8003804 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	09db      	lsrs	r3, r3, #7
 80037e6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00a      	beq.n	8003804 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f2:	f043 0208 	orr.w	r2, r3, #8
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003802:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	0a5b      	lsrs	r3, r3, #9
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b00      	cmp	r3, #0
 800380e:	d010      	beq.n	8003832 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	09db      	lsrs	r3, r3, #7
 8003814:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003820:	f043 0202 	orr.w	r2, r3, #2
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003830:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003836:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f003 030b 	and.w	r3, r3, #11
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003842:	68f9      	ldr	r1, [r7, #12]
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f001 f933 	bl	8004ab0 <I2C_ITError>
  }
}
 800384a:	bf00      	nop
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003852:	b480      	push	{r7}
 8003854:	b083      	sub	sp, #12
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003866:	b480      	push	{r7}
 8003868:	b083      	sub	sp, #12
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800386e:	bf00      	nop
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
 8003882:	460b      	mov	r3, r1
 8003884:	70fb      	strb	r3, [r7, #3]
 8003886:	4613      	mov	r3, r2
 8003888:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b088      	sub	sp, #32
 80038ea:	af02      	add	r7, sp, #8
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d101      	bne.n	8003904 <I2C_Master_ISR_IT+0x1e>
 8003900:	2302      	movs	r3, #2
 8003902:	e120      	b.n	8003b46 <I2C_Master_ISR_IT+0x260>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	091b      	lsrs	r3, r3, #4
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d013      	beq.n	8003940 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	091b      	lsrs	r3, r3, #4
 800391c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00d      	beq.n	8003940 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2210      	movs	r2, #16
 800392a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003930:	f043 0204 	orr.w	r2, r3, #4
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f001 f9d0 	bl	8004cde <I2C_Flush_TXDR>
 800393e:	e0ed      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	089b      	lsrs	r3, r3, #2
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	d023      	beq.n	8003994 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	089b      	lsrs	r3, r3, #2
 8003950:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003954:	2b00      	cmp	r3, #0
 8003956:	d01d      	beq.n	8003994 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f023 0304 	bic.w	r3, r3, #4
 800395e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397c:	3b01      	subs	r3, #1
 800397e:	b29a      	uxth	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003992:	e0c3      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	099b      	lsrs	r3, r3, #6
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	2b00      	cmp	r3, #0
 800399e:	d12a      	bne.n	80039f6 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	085b      	lsrs	r3, r3, #1
 80039a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d024      	beq.n	80039f6 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	085b      	lsrs	r3, r3, #1
 80039b0:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01e      	beq.n	80039f6 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039bc:	b29b      	uxth	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80ac 	beq.w	8003b1c <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	781a      	ldrb	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80039f4:	e092      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	09db      	lsrs	r3, r3, #7
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d05d      	beq.n	8003abe <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	099b      	lsrs	r3, r3, #6
 8003a06:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d057      	beq.n	8003abe <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d040      	beq.n	8003a9a <I2C_Master_ISR_IT+0x1b4>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d13c      	bne.n	8003a9a <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a2c:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	2bff      	cmp	r3, #255	@ 0xff
 8003a36:	d90e      	bls.n	8003a56 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	22ff      	movs	r2, #255	@ 0xff
 8003a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	8a79      	ldrh	r1, [r7, #18]
 8003a46:	2300      	movs	r3, #0
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f001 fa34 	bl	8004ebc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a54:	e032      	b.n	8003abc <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a68:	d00b      	beq.n	8003a82 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6e:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003a74:	8a79      	ldrh	r1, [r7, #18]
 8003a76:	2000      	movs	r0, #0
 8003a78:	9000      	str	r0, [sp, #0]
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f001 fa1e 	bl	8004ebc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a80:	e01c      	b.n	8003abc <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	8a79      	ldrh	r1, [r7, #18]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f001 fa12 	bl	8004ebc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a98:	e010      	b.n	8003abc <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aa8:	d003      	beq.n	8003ab2 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 fcdb 	bl	8004466 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ab0:	e034      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003ab2:	2140      	movs	r1, #64	@ 0x40
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 fffb 	bl	8004ab0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003aba:	e02f      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
 8003abc:	e02e      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	099b      	lsrs	r3, r3, #6
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d028      	beq.n	8003b1c <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	099b      	lsrs	r3, r3, #6
 8003ace:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d022      	beq.n	8003b1c <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d119      	bne.n	8003b14 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aee:	d015      	beq.n	8003b1c <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003af8:	d108      	bne.n	8003b0c <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b08:	605a      	str	r2, [r3, #4]
 8003b0a:	e007      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 fcaa 	bl	8004466 <I2C_ITMasterSeqCplt>
 8003b12:	e003      	b.n	8003b1c <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003b14:	2140      	movs	r1, #64	@ 0x40
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 ffca 	bl	8004ab0 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	095b      	lsrs	r3, r3, #5
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d009      	beq.n	8003b3c <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003b34:	6979      	ldr	r1, [r7, #20]
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 fd30 	bl	800459c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b086      	sub	sp, #24
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d101      	bne.n	8003b72 <I2C_Slave_ISR_IT+0x24>
 8003b6e:	2302      	movs	r3, #2
 8003b70:	e0ed      	b.n	8003d4e <I2C_Slave_ISR_IT+0x200>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	095b      	lsrs	r3, r3, #5
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	095b      	lsrs	r3, r3, #5
 8003b8a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003b92:	6939      	ldr	r1, [r7, #16]
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f000 fdcb 	bl	8004730 <I2C_ITSlaveCplt>
 8003b9a:	e0d3      	b.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	091b      	lsrs	r3, r3, #4
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d04d      	beq.n	8003c44 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	091b      	lsrs	r3, r3, #4
 8003bac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d047      	beq.n	8003c44 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d128      	bne.n	8003c10 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b28      	cmp	r3, #40	@ 0x28
 8003bc8:	d108      	bne.n	8003bdc <I2C_Slave_ISR_IT+0x8e>
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bd0:	d104      	bne.n	8003bdc <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003bd2:	6939      	ldr	r1, [r7, #16]
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 ff15 	bl	8004a04 <I2C_ITListenCplt>
 8003bda:	e032      	b.n	8003c42 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b29      	cmp	r3, #41	@ 0x29
 8003be6:	d10e      	bne.n	8003c06 <I2C_Slave_ISR_IT+0xb8>
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bee:	d00a      	beq.n	8003c06 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2210      	movs	r2, #16
 8003bf6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f001 f870 	bl	8004cde <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 fc6e 	bl	80044e0 <I2C_ITSlaveSeqCplt>
 8003c04:	e01d      	b.n	8003c42 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2210      	movs	r2, #16
 8003c0c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003c0e:	e096      	b.n	8003d3e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2210      	movs	r2, #16
 8003c16:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1c:	f043 0204 	orr.w	r2, r3, #4
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d004      	beq.n	8003c34 <I2C_Slave_ISR_IT+0xe6>
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c30:	f040 8085 	bne.w	8003d3e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c38:	4619      	mov	r1, r3
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 ff38 	bl	8004ab0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003c40:	e07d      	b.n	8003d3e <I2C_Slave_ISR_IT+0x1f0>
 8003c42:	e07c      	b.n	8003d3e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	089b      	lsrs	r3, r3, #2
 8003c48:	f003 0301 	and.w	r3, r3, #1
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d030      	beq.n	8003cb2 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	089b      	lsrs	r3, r3, #2
 8003c54:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d02a      	beq.n	8003cb2 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d018      	beq.n	8003c98 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c70:	b2d2      	uxtb	r2, r2
 8003c72:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d14f      	bne.n	8003d42 <I2C_Slave_ISR_IT+0x1f4>
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ca8:	d04b      	beq.n	8003d42 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 fc18 	bl	80044e0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003cb0:	e047      	b.n	8003d42 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	08db      	lsrs	r3, r3, #3
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	08db      	lsrs	r3, r3, #3
 8003cc2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d004      	beq.n	8003cd4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003cca:	6939      	ldr	r1, [r7, #16]
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f000 fb46 	bl	800435e <I2C_ITAddrCplt>
 8003cd2:	e037      	b.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	085b      	lsrs	r3, r3, #1
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d031      	beq.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	085b      	lsrs	r3, r3, #1
 8003ce4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d02b      	beq.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d018      	beq.n	8003d28 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	781a      	ldrb	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003d26:	e00d      	b.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d2e:	d002      	beq.n	8003d36 <I2C_Slave_ISR_IT+0x1e8>
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d106      	bne.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fbd2 	bl	80044e0 <I2C_ITSlaveSeqCplt>
 8003d3c:	e002      	b.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003d3e:	bf00      	nop
 8003d40:	e000      	b.n	8003d44 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003d42:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b088      	sub	sp, #32
 8003d5a:	af02      	add	r7, sp, #8
 8003d5c:	60f8      	str	r0, [r7, #12]
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d101      	bne.n	8003d70 <I2C_Master_ISR_DMA+0x1a>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	e0e1      	b.n	8003f34 <I2C_Master_ISR_DMA+0x1de>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	091b      	lsrs	r3, r3, #4
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d017      	beq.n	8003db4 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	091b      	lsrs	r3, r3, #4
 8003d88:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d011      	beq.n	8003db4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2210      	movs	r2, #16
 8003d96:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9c:	f043 0204 	orr.w	r2, r3, #4
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003da4:	2120      	movs	r1, #32
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f001 f8ba 	bl	8004f20 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f000 ff96 	bl	8004cde <I2C_Flush_TXDR>
 8003db2:	e0ba      	b.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	09db      	lsrs	r3, r3, #7
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d072      	beq.n	8003ea6 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	099b      	lsrs	r3, r3, #6
 8003dc4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d06c      	beq.n	8003ea6 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dda:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d04e      	beq.n	8003e84 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003df2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	2bff      	cmp	r3, #255	@ 0xff
 8003dfc:	d906      	bls.n	8003e0c <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	22ff      	movs	r2, #255	@ 0xff
 8003e02:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8003e04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e08:	617b      	str	r3, [r7, #20]
 8003e0a:	e010      	b.n	8003e2e <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e1e:	d003      	beq.n	8003e28 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e24:	617b      	str	r3, [r7, #20]
 8003e26:	e002      	b.n	8003e2e <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003e28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e2c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	8a79      	ldrh	r1, [r7, #18]
 8003e36:	2300      	movs	r3, #0
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f001 f83d 	bl	8004ebc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b22      	cmp	r3, #34	@ 0x22
 8003e5e:	d108      	bne.n	8003e72 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e6e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003e70:	e05b      	b.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e80:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003e82:	e052      	b.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e92:	d003      	beq.n	8003e9c <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 fae6 	bl	8004466 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003e9a:	e046      	b.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003e9c:	2140      	movs	r1, #64	@ 0x40
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 fe06 	bl	8004ab0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003ea4:	e041      	b.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	099b      	lsrs	r3, r3, #6
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d029      	beq.n	8003f06 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d023      	beq.n	8003f06 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d119      	bne.n	8003efc <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ed2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ed6:	d027      	beq.n	8003f28 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003edc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ee0:	d108      	bne.n	8003ef4 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ef0:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003ef2:	e019      	b.n	8003f28 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 fab6 	bl	8004466 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003efa:	e015      	b.n	8003f28 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003efc:	2140      	movs	r1, #64	@ 0x40
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 fdd6 	bl	8004ab0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003f04:	e010      	b.n	8003f28 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	095b      	lsrs	r3, r3, #5
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00b      	beq.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d005      	beq.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003f1e:	68b9      	ldr	r1, [r7, #8]
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 fb3b 	bl	800459c <I2C_ITMasterCplt>
 8003f26:	e000      	b.n	8003f2a <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8003f28:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3718      	adds	r7, #24
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b088      	sub	sp, #32
 8003f40:	af02      	add	r7, sp, #8
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003f48:	4b92      	ldr	r3, [pc, #584]	@ (8004194 <I2C_Mem_ISR_DMA+0x258>)
 8003f4a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d101      	bne.n	8003f5a <I2C_Mem_ISR_DMA+0x1e>
 8003f56:	2302      	movs	r3, #2
 8003f58:	e118      	b.n	800418c <I2C_Mem_ISR_DMA+0x250>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	091b      	lsrs	r3, r3, #4
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d017      	beq.n	8003f9e <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	091b      	lsrs	r3, r3, #4
 8003f72:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d011      	beq.n	8003f9e <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2210      	movs	r2, #16
 8003f80:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	f043 0204 	orr.w	r2, r3, #4
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003f8e:	2120      	movs	r1, #32
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 ffc5 	bl	8004f20 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fea1 	bl	8004cde <I2C_Flush_TXDR>
 8003f9c:	e0f1      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00f      	beq.n	8003fca <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	085b      	lsrs	r3, r3, #1
 8003fae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d009      	beq.n	8003fca <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003fbe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc6:	651a      	str	r2, [r3, #80]	@ 0x50
 8003fc8:	e0db      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	09db      	lsrs	r3, r3, #7
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d060      	beq.n	8004098 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	099b      	lsrs	r3, r3, #6
 8003fda:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d05a      	beq.n	8004098 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f001 f81f 	bl	8005028 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003fea:	2110      	movs	r1, #16
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f000 ff97 	bl	8004f20 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d048      	beq.n	800408e <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004000:	b29b      	uxth	r3, r3
 8004002:	2bff      	cmp	r3, #255	@ 0xff
 8004004:	d910      	bls.n	8004028 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	22ff      	movs	r2, #255	@ 0xff
 800400a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004010:	b299      	uxth	r1, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004016:	b2da      	uxtb	r2, r3
 8004018:	2300      	movs	r3, #0
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 ff4b 	bl	8004ebc <I2C_TransferConfig>
 8004026:	e011      	b.n	800404c <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402c:	b29a      	uxth	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004036:	b299      	uxth	r1, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403c:	b2da      	uxtb	r2, r3
 800403e:	2300      	movs	r3, #0
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 ff38 	bl	8004ebc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004050:	b29a      	uxth	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	b29a      	uxth	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b22      	cmp	r3, #34	@ 0x22
 8004068:	d108      	bne.n	800407c <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004078:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800407a:	e082      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800408a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800408c:	e079      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800408e:	2140      	movs	r1, #64	@ 0x40
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 fd0d 	bl	8004ab0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004096:	e074      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	099b      	lsrs	r3, r3, #6
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d05e      	beq.n	8004162 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d058      	beq.n	8004162 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040b0:	2101      	movs	r1, #1
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 ffb8 	bl	8005028 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80040b8:	2110      	movs	r1, #16
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 ff30 	bl	8004f20 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b22      	cmp	r3, #34	@ 0x22
 80040ca:	d101      	bne.n	80040d0 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 80040cc:	4b32      	ldr	r3, [pc, #200]	@ (8004198 <I2C_Mem_ISR_DMA+0x25c>)
 80040ce:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2bff      	cmp	r3, #255	@ 0xff
 80040d8:	d910      	bls.n	80040fc <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	22ff      	movs	r2, #255	@ 0xff
 80040de:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e4:	b299      	uxth	r1, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 fee1 	bl	8004ebc <I2C_TransferConfig>
 80040fa:	e011      	b.n	8004120 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004100:	b29a      	uxth	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800410a:	b299      	uxth	r1, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004110:	b2da      	uxtb	r2, r3
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fece 	bl	8004ebc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	b29a      	uxth	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b22      	cmp	r3, #34	@ 0x22
 800413c:	d108      	bne.n	8004150 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800414c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800414e:	e018      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800415e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004160:	e00f      	b.n	8004182 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	095b      	lsrs	r3, r3, #5
 8004172:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800417a:	68b9      	ldr	r1, [r7, #8]
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 fa0d 	bl	800459c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	80002000 	.word	0x80002000
 8004198:	80002400 	.word	0x80002400

0800419c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ac:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d101      	bne.n	80041c0 <I2C_Slave_ISR_DMA+0x24>
 80041bc:	2302      	movs	r3, #2
 80041be:	e0ca      	b.n	8004356 <I2C_Slave_ISR_DMA+0x1ba>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	095b      	lsrs	r3, r3, #5
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00a      	beq.n	80041ea <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d004      	beq.n	80041ea <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 faa4 	bl	8004730 <I2C_ITSlaveCplt>
 80041e8:	e0b0      	b.n	800434c <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	091b      	lsrs	r3, r3, #4
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 809a 	beq.w	800432c <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	091b      	lsrs	r3, r3, #4
 80041fc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 8093 	beq.w	800432c <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	0b9b      	lsrs	r3, r3, #14
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d105      	bne.n	800421e <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	0bdb      	lsrs	r3, r3, #15
 8004216:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800421a:	2b00      	cmp	r3, #0
 800421c:	d07f      	beq.n	800431e <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00d      	beq.n	8004242 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	0bdb      	lsrs	r3, r3, #15
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800423e:	2301      	movs	r3, #1
 8004240:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00d      	beq.n	8004266 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	0b9b      	lsrs	r3, r3, #14
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b00      	cmp	r3, #0
 8004254:	d007      	beq.n	8004266 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8004262:	2301      	movs	r3, #1
 8004264:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d128      	bne.n	80042be <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b28      	cmp	r3, #40	@ 0x28
 8004276:	d108      	bne.n	800428a <I2C_Slave_ISR_DMA+0xee>
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800427e:	d104      	bne.n	800428a <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004280:	68b9      	ldr	r1, [r7, #8]
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 fbbe 	bl	8004a04 <I2C_ITListenCplt>
 8004288:	e048      	b.n	800431c <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b29      	cmp	r3, #41	@ 0x29
 8004294:	d10e      	bne.n	80042b4 <I2C_Slave_ISR_DMA+0x118>
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800429c:	d00a      	beq.n	80042b4 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2210      	movs	r2, #16
 80042a4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f000 fd19 	bl	8004cde <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 f917 	bl	80044e0 <I2C_ITSlaveSeqCplt>
 80042b2:	e033      	b.n	800431c <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2210      	movs	r2, #16
 80042ba:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80042bc:	e034      	b.n	8004328 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2210      	movs	r2, #16
 80042c4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ca:	f043 0204 	orr.w	r2, r3, #4
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042d8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d003      	beq.n	80042e8 <I2C_Slave_ISR_DMA+0x14c>
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042e6:	d11f      	bne.n	8004328 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80042e8:	7dfb      	ldrb	r3, [r7, #23]
 80042ea:	2b21      	cmp	r3, #33	@ 0x21
 80042ec:	d002      	beq.n	80042f4 <I2C_Slave_ISR_DMA+0x158>
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	2b29      	cmp	r3, #41	@ 0x29
 80042f2:	d103      	bne.n	80042fc <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2221      	movs	r2, #33	@ 0x21
 80042f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80042fa:	e008      	b.n	800430e <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042fc:	7dfb      	ldrb	r3, [r7, #23]
 80042fe:	2b22      	cmp	r3, #34	@ 0x22
 8004300:	d002      	beq.n	8004308 <I2C_Slave_ISR_DMA+0x16c>
 8004302:	7dfb      	ldrb	r3, [r7, #23]
 8004304:	2b2a      	cmp	r3, #42	@ 0x2a
 8004306:	d102      	bne.n	800430e <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2222      	movs	r2, #34	@ 0x22
 800430c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004312:	4619      	mov	r1, r3
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 fbcb 	bl	8004ab0 <I2C_ITError>
      if (treatdmanack == 1U)
 800431a:	e005      	b.n	8004328 <I2C_Slave_ISR_DMA+0x18c>
 800431c:	e004      	b.n	8004328 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2210      	movs	r2, #16
 8004324:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004326:	e011      	b.n	800434c <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8004328:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800432a:	e00f      	b.n	800434c <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	08db      	lsrs	r3, r3, #3
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d009      	beq.n	800434c <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	08db      	lsrs	r3, r3, #3
 800433c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f809 	bl	800435e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b084      	sub	sp, #16
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
 8004366:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004374:	2b28      	cmp	r3, #40	@ 0x28
 8004376:	d16a      	bne.n	800444e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	0c1b      	lsrs	r3, r3, #16
 8004380:	b2db      	uxtb	r3, r3
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	0c1b      	lsrs	r3, r3, #16
 8004390:	b29b      	uxth	r3, r3
 8004392:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004396:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	b29b      	uxth	r3, r3
 80043a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043a4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80043b2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d138      	bne.n	800442e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80043bc:	897b      	ldrh	r3, [r7, #10]
 80043be:	09db      	lsrs	r3, r3, #7
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	89bb      	ldrh	r3, [r7, #12]
 80043c4:	4053      	eors	r3, r2
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	f003 0306 	and.w	r3, r3, #6
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d11c      	bne.n	800440a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80043d0:	897b      	ldrh	r3, [r7, #10]
 80043d2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d8:	1c5a      	adds	r2, r3, #1
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d13b      	bne.n	800445e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2208      	movs	r2, #8
 80043f2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80043fc:	89ba      	ldrh	r2, [r7, #12]
 80043fe:	7bfb      	ldrb	r3, [r7, #15]
 8004400:	4619      	mov	r1, r3
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7ff fa39 	bl	800387a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004408:	e029      	b.n	800445e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800440a:	893b      	ldrh	r3, [r7, #8]
 800440c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800440e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 fe08 	bl	8005028 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004420:	89ba      	ldrh	r2, [r7, #12]
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	4619      	mov	r1, r3
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7ff fa27 	bl	800387a <HAL_I2C_AddrCallback>
}
 800442c:	e017      	b.n	800445e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800442e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fdf8 	bl	8005028 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004440:	89ba      	ldrh	r2, [r7, #12]
 8004442:	7bfb      	ldrb	r3, [r7, #15]
 8004444:	4619      	mov	r1, r3
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f7ff fa17 	bl	800387a <HAL_I2C_AddrCallback>
}
 800444c:	e007      	b.n	800445e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2208      	movs	r2, #8
 8004454:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800445e:	bf00      	nop
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b082      	sub	sp, #8
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b21      	cmp	r3, #33	@ 0x21
 8004480:	d115      	bne.n	80044ae <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2220      	movs	r2, #32
 8004486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2211      	movs	r2, #17
 800448e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004496:	2101      	movs	r1, #1
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 fdc5 	bl	8005028 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fc f8c4 	bl	8000634 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80044ac:	e014      	b.n	80044d8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2212      	movs	r2, #18
 80044ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80044c2:	2102      	movs	r1, #2
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 fdaf 	bl	8005028 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fc f8e0 	bl	8000698 <HAL_I2C_MasterRxCpltCallback>
}
 80044d8:	bf00      	nop
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	0b9b      	lsrs	r3, r3, #14
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d008      	beq.n	8004516 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	e00d      	b.n	8004532 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	0bdb      	lsrs	r3, r3, #15
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d007      	beq.n	8004532 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004530:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b29      	cmp	r3, #41	@ 0x29
 800453c:	d112      	bne.n	8004564 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2228      	movs	r2, #40	@ 0x28
 8004542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2221      	movs	r2, #33	@ 0x21
 800454a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800454c:	2101      	movs	r1, #1
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fd6a 	bl	8005028 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7ff f978 	bl	8003852 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004562:	e017      	b.n	8004594 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b2a      	cmp	r3, #42	@ 0x2a
 800456e:	d111      	bne.n	8004594 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2228      	movs	r2, #40	@ 0x28
 8004574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2222      	movs	r2, #34	@ 0x22
 800457c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800457e:	2102      	movs	r1, #2
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 fd51 	bl	8005028 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7ff f969 	bl	8003866 <HAL_I2C_SlaveRxCpltCallback>
}
 8004594:	bf00      	nop
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2220      	movs	r2, #32
 80045b0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b21      	cmp	r3, #33	@ 0x21
 80045bc:	d107      	bne.n	80045ce <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80045be:	2101      	movs	r1, #1
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 fd31 	bl	8005028 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2211      	movs	r2, #17
 80045ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80045cc:	e00c      	b.n	80045e8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b22      	cmp	r3, #34	@ 0x22
 80045d8:	d106      	bne.n	80045e8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80045da:	2102      	movs	r1, #2
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 fd23 	bl	8005028 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2212      	movs	r2, #18
 80045e6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6859      	ldr	r1, [r3, #4]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	4b4d      	ldr	r3, [pc, #308]	@ (8004728 <I2C_ITMasterCplt+0x18c>)
 80045f4:	400b      	ands	r3, r1
 80045f6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a4a      	ldr	r2, [pc, #296]	@ (800472c <I2C_ITMasterCplt+0x190>)
 8004602:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	091b      	lsrs	r3, r3, #4
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d009      	beq.n	8004624 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2210      	movs	r2, #16
 8004616:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461c:	f043 0204 	orr.w	r2, r3, #4
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b60      	cmp	r3, #96	@ 0x60
 800462e:	d10b      	bne.n	8004648 <I2C_ITMasterCplt+0xac>
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	089b      	lsrs	r3, r3, #2
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	d005      	beq.n	8004648 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004642:	b2db      	uxtb	r3, r3
 8004644:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004646:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fb48 	bl	8004cde <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004652:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b60      	cmp	r3, #96	@ 0x60
 800465e:	d002      	beq.n	8004666 <I2C_ITMasterCplt+0xca>
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d006      	beq.n	8004674 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800466a:	4619      	mov	r1, r3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 fa1f 	bl	8004ab0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004672:	e054      	b.n	800471e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b21      	cmp	r3, #33	@ 0x21
 800467e:	d124      	bne.n	80046ca <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b40      	cmp	r3, #64	@ 0x40
 8004698:	d10b      	bne.n	80046b2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7ff f8fd 	bl	80038aa <HAL_I2C_MemTxCpltCallback>
}
 80046b0:	e035      	b.n	800471e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fb ffb6 	bl	8000634 <HAL_I2C_MasterTxCpltCallback>
}
 80046c8:	e029      	b.n	800471e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b22      	cmp	r3, #34	@ 0x22
 80046d4:	d123      	bne.n	800471e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2220      	movs	r2, #32
 80046da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b40      	cmp	r3, #64	@ 0x40
 80046ee:	d10b      	bne.n	8004708 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7ff f8dc 	bl	80038be <HAL_I2C_MemRxCpltCallback>
}
 8004706:	e00a      	b.n	800471e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f7fb ffbd 	bl	8000698 <HAL_I2C_MasterRxCpltCallback>
}
 800471e:	bf00      	nop
 8004720:	3718      	adds	r7, #24
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	fe00e800 	.word	0xfe00e800
 800472c:	ffff0000 	.word	0xffff0000

08004730 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004752:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2220      	movs	r2, #32
 800475a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800475c:	7afb      	ldrb	r3, [r7, #11]
 800475e:	2b21      	cmp	r3, #33	@ 0x21
 8004760:	d002      	beq.n	8004768 <I2C_ITSlaveCplt+0x38>
 8004762:	7afb      	ldrb	r3, [r7, #11]
 8004764:	2b29      	cmp	r3, #41	@ 0x29
 8004766:	d108      	bne.n	800477a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004768:	f248 0101 	movw	r1, #32769	@ 0x8001
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fc5b 	bl	8005028 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2221      	movs	r2, #33	@ 0x21
 8004776:	631a      	str	r2, [r3, #48]	@ 0x30
 8004778:	e019      	b.n	80047ae <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800477a:	7afb      	ldrb	r3, [r7, #11]
 800477c:	2b22      	cmp	r3, #34	@ 0x22
 800477e:	d002      	beq.n	8004786 <I2C_ITSlaveCplt+0x56>
 8004780:	7afb      	ldrb	r3, [r7, #11]
 8004782:	2b2a      	cmp	r3, #42	@ 0x2a
 8004784:	d108      	bne.n	8004798 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004786:	f248 0102 	movw	r1, #32770	@ 0x8002
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fc4c 	bl	8005028 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2222      	movs	r2, #34	@ 0x22
 8004794:	631a      	str	r2, [r3, #48]	@ 0x30
 8004796:	e00a      	b.n	80047ae <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004798:	7afb      	ldrb	r3, [r7, #11]
 800479a:	2b28      	cmp	r3, #40	@ 0x28
 800479c:	d107      	bne.n	80047ae <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800479e:	f248 0103 	movw	r1, #32771	@ 0x8003
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fc40 	bl	8005028 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047bc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6859      	ldr	r1, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	4b8c      	ldr	r3, [pc, #560]	@ (80049fc <I2C_ITSlaveCplt+0x2cc>)
 80047ca:	400b      	ands	r3, r1
 80047cc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 fa85 	bl	8004cde <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	0b9b      	lsrs	r3, r3, #14
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d013      	beq.n	8004808 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d020      	beq.n	800483a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	b29a      	uxth	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004806:	e018      	b.n	800483a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	0bdb      	lsrs	r3, r3, #15
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d012      	beq.n	800483a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004822:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004828:	2b00      	cmp	r3, #0
 800482a:	d006      	beq.n	800483a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	b29a      	uxth	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	089b      	lsrs	r3, r3, #2
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d020      	beq.n	8004888 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	f023 0304 	bic.w	r3, r3, #4
 800484c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00c      	beq.n	8004888 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488c:	b29b      	uxth	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d005      	beq.n	800489e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004896:	f043 0204 	orr.w	r2, r3, #4
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	091b      	lsrs	r3, r3, #4
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d04a      	beq.n	8004940 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	091b      	lsrs	r3, r3, #4
 80048ae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d044      	beq.n	8004940 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d128      	bne.n	8004912 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b28      	cmp	r3, #40	@ 0x28
 80048ca:	d108      	bne.n	80048de <I2C_ITSlaveCplt+0x1ae>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048d2:	d104      	bne.n	80048de <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80048d4:	6979      	ldr	r1, [r7, #20]
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 f894 	bl	8004a04 <I2C_ITListenCplt>
 80048dc:	e030      	b.n	8004940 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b29      	cmp	r3, #41	@ 0x29
 80048e8:	d10e      	bne.n	8004908 <I2C_ITSlaveCplt+0x1d8>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048f0:	d00a      	beq.n	8004908 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2210      	movs	r2, #16
 80048f8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f9ef 	bl	8004cde <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7ff fded 	bl	80044e0 <I2C_ITSlaveSeqCplt>
 8004906:	e01b      	b.n	8004940 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2210      	movs	r2, #16
 800490e:	61da      	str	r2, [r3, #28]
 8004910:	e016      	b.n	8004940 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2210      	movs	r2, #16
 8004918:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491e:	f043 0204 	orr.w	r2, r3, #4
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <I2C_ITSlaveCplt+0x204>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004932:	d105      	bne.n	8004940 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004938:	4619      	mov	r1, r3
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f8b8 	bl	8004ab0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004952:	2b00      	cmp	r3, #0
 8004954:	d010      	beq.n	8004978 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495a:	4619      	mov	r1, r3
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f8a7 	bl	8004ab0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b28      	cmp	r3, #40	@ 0x28
 800496c:	d141      	bne.n	80049f2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800496e:	6979      	ldr	r1, [r7, #20]
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f847 	bl	8004a04 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004976:	e03c      	b.n	80049f2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004980:	d014      	beq.n	80049ac <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7ff fdac 	bl	80044e0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a1d      	ldr	r2, [pc, #116]	@ (8004a00 <I2C_ITSlaveCplt+0x2d0>)
 800498c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7fe ff76 	bl	8003896 <HAL_I2C_ListenCpltCallback>
}
 80049aa:	e022      	b.n	80049f2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b22      	cmp	r3, #34	@ 0x22
 80049b6:	d10e      	bne.n	80049d6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2220      	movs	r2, #32
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f7fe ff49 	bl	8003866 <HAL_I2C_SlaveRxCpltCallback>
}
 80049d4:	e00d      	b.n	80049f2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2220      	movs	r2, #32
 80049da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7fe ff30 	bl	8003852 <HAL_I2C_SlaveTxCpltCallback>
}
 80049f2:	bf00      	nop
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	fe00e800 	.word	0xfe00e800
 8004a00:	ffff0000 	.word	0xffff0000

08004a04 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a26      	ldr	r2, [pc, #152]	@ (8004aac <I2C_ITListenCplt+0xa8>)
 8004a12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	089b      	lsrs	r3, r3, #2
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d022      	beq.n	8004a82 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a46:	b2d2      	uxtb	r2, r2
 8004a48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4e:	1c5a      	adds	r2, r3, #1
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d012      	beq.n	8004a82 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a7a:	f043 0204 	orr.w	r2, r3, #4
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004a82:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 face 	bl	8005028 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2210      	movs	r2, #16
 8004a92:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f7fe fefa 	bl	8003896 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004aa2:	bf00      	nop
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	ffff0000 	.word	0xffff0000

08004ab0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ac0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a6d      	ldr	r2, [pc, #436]	@ (8004c84 <I2C_ITError+0x1d4>)
 8004ace:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	431a      	orrs	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004ae2:	7bfb      	ldrb	r3, [r7, #15]
 8004ae4:	2b28      	cmp	r3, #40	@ 0x28
 8004ae6:	d005      	beq.n	8004af4 <I2C_ITError+0x44>
 8004ae8:	7bfb      	ldrb	r3, [r7, #15]
 8004aea:	2b29      	cmp	r3, #41	@ 0x29
 8004aec:	d002      	beq.n	8004af4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004aee:	7bfb      	ldrb	r3, [r7, #15]
 8004af0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004af2:	d10b      	bne.n	8004b0c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004af4:	2103      	movs	r1, #3
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 fa96 	bl	8005028 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2228      	movs	r2, #40	@ 0x28
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a60      	ldr	r2, [pc, #384]	@ (8004c88 <I2C_ITError+0x1d8>)
 8004b08:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b0a:	e030      	b.n	8004b6e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b0c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 fa89 	bl	8005028 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f8e1 	bl	8004cde <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b60      	cmp	r3, #96	@ 0x60
 8004b26:	d01f      	beq.n	8004b68 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	f003 0320 	and.w	r3, r3, #32
 8004b3a:	2b20      	cmp	r3, #32
 8004b3c:	d114      	bne.n	8004b68 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d109      	bne.n	8004b60 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2210      	movs	r2, #16
 8004b52:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b58:	f043 0204 	orr.w	r2, r3, #4
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2220      	movs	r2, #32
 8004b66:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d039      	beq.n	8004bf0 <I2C_ITError+0x140>
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	2b11      	cmp	r3, #17
 8004b80:	d002      	beq.n	8004b88 <I2C_ITError+0xd8>
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	2b21      	cmp	r3, #33	@ 0x21
 8004b86:	d133      	bne.n	8004bf0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b96:	d107      	bne.n	8004ba8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ba6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fd ff1b 	bl	80029e8 <HAL_DMA_GetState>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d017      	beq.n	8004be8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bbc:	4a33      	ldr	r2, [pc, #204]	@ (8004c8c <I2C_ITError+0x1dc>)
 8004bbe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f7fd fdf5 	bl	80027bc <HAL_DMA_Abort_IT>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d04d      	beq.n	8004c74 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004be2:	4610      	mov	r0, r2
 8004be4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004be6:	e045      	b.n	8004c74 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 f851 	bl	8004c90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004bee:	e041      	b.n	8004c74 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d039      	beq.n	8004c6c <I2C_ITError+0x1bc>
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	2b12      	cmp	r3, #18
 8004bfc:	d002      	beq.n	8004c04 <I2C_ITError+0x154>
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b22      	cmp	r3, #34	@ 0x22
 8004c02:	d133      	bne.n	8004c6c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c12:	d107      	bne.n	8004c24 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7fd fedd 	bl	80029e8 <HAL_DMA_GetState>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d017      	beq.n	8004c64 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c38:	4a14      	ldr	r2, [pc, #80]	@ (8004c8c <I2C_ITError+0x1dc>)
 8004c3a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7fd fdb7 	bl	80027bc <HAL_DMA_Abort_IT>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d011      	beq.n	8004c78 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c5e:	4610      	mov	r0, r2
 8004c60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c62:	e009      	b.n	8004c78 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f813 	bl	8004c90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c6a:	e005      	b.n	8004c78 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 f80f 	bl	8004c90 <I2C_TreatErrorCallback>
  }
}
 8004c72:	e002      	b.n	8004c7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c74:	bf00      	nop
 8004c76:	e000      	b.n	8004c7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c78:	bf00      	nop
}
 8004c7a:	bf00      	nop
 8004c7c:	3710      	adds	r7, #16
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	ffff0000 	.word	0xffff0000
 8004c88:	08003b4f 	.word	0x08003b4f
 8004c8c:	08004e81 	.word	0x08004e81

08004c90 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b60      	cmp	r3, #96	@ 0x60
 8004ca2:	d10e      	bne.n	8004cc2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f7fe fe09 	bl	80038d2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004cc0:	e009      	b.n	8004cd6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f7fb fd49 	bl	8000768 <HAL_I2C_ErrorCallback>
}
 8004cd6:	bf00      	nop
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d103      	bne.n	8004cfc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d007      	beq.n	8004d1a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	699a      	ldr	r2, [r3, #24]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f042 0201 	orr.w	r2, r2, #1
 8004d18:	619a      	str	r2, [r3, #24]
  }
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b084      	sub	sp, #16
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d42:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d104      	bne.n	8004d58 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004d4e:	2120      	movs	r1, #32
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 f8e5 	bl	8004f20 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004d56:	e02d      	b.n	8004db4 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004d60:	441a      	add	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	2bff      	cmp	r3, #255	@ 0xff
 8004d6e:	d903      	bls.n	8004d78 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	22ff      	movs	r2, #255	@ 0xff
 8004d74:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004d76:	e004      	b.n	8004d82 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3328      	adds	r3, #40	@ 0x28
 8004d92:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004d98:	f7fd fc3c 	bl	8002614 <HAL_DMA_Start_IT>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d004      	beq.n	8004dac <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004da2:	2110      	movs	r1, #16
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f7ff fe83 	bl	8004ab0 <I2C_ITError>
}
 8004daa:	e003      	b.n	8004db4 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004dac:	2140      	movs	r1, #64	@ 0x40
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 f8b6 	bl	8004f20 <I2C_Enable_IRQ>
}
 8004db4:	bf00      	nop
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004dd8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d104      	bne.n	8004dee <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004de4:	2120      	movs	r1, #32
 8004de6:	68f8      	ldr	r0, [r7, #12]
 8004de8:	f000 f89a 	bl	8004f20 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004dec:	e02d      	b.n	8004e4a <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004df6:	441a      	add	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	2bff      	cmp	r3, #255	@ 0xff
 8004e04:	d903      	bls.n	8004e0e <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	22ff      	movs	r2, #255	@ 0xff
 8004e0a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004e0c:	e004      	b.n	8004e18 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	3324      	adds	r3, #36	@ 0x24
 8004e22:	4619      	mov	r1, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004e2e:	f7fd fbf1 	bl	8002614 <HAL_DMA_Start_IT>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d004      	beq.n	8004e42 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004e38:	2110      	movs	r1, #16
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f7ff fe38 	bl	8004ab0 <I2C_ITError>
}
 8004e40:	e003      	b.n	8004e4a <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004e42:	2140      	movs	r1, #64	@ 0x40
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f86b 	bl	8004f20 <I2C_Enable_IRQ>
}
 8004e4a:	bf00      	nop
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b084      	sub	sp, #16
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e6e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004e70:	2110      	movs	r1, #16
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff fe1c 	bl	8004ab0 <I2C_ITError>
}
 8004e78:	bf00      	nop
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e8c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eaa:	2200      	movs	r2, #0
 8004eac:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f7ff feee 	bl	8004c90 <I2C_TreatErrorCallback>
}
 8004eb4:	bf00      	nop
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	607b      	str	r3, [r7, #4]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	817b      	strh	r3, [r7, #10]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004ece:	897b      	ldrh	r3, [r7, #10]
 8004ed0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ed4:	7a7b      	ldrb	r3, [r7, #9]
 8004ed6:	041b      	lsls	r3, r3, #16
 8004ed8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004edc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004ee2:	6a3b      	ldr	r3, [r7, #32]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004eea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	0d5b      	lsrs	r3, r3, #21
 8004ef6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004efa:	4b08      	ldr	r3, [pc, #32]	@ (8004f1c <I2C_TransferConfig+0x60>)
 8004efc:	430b      	orrs	r3, r1
 8004efe:	43db      	mvns	r3, r3
 8004f00:	ea02 0103 	and.w	r1, r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f0e:	bf00      	nop
 8004f10:	371c      	adds	r7, #28
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	03ff63ff 	.word	0x03ff63ff

08004f20 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f34:	4a39      	ldr	r2, [pc, #228]	@ (800501c <I2C_Enable_IRQ+0xfc>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d032      	beq.n	8004fa0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004f3e:	4a38      	ldr	r2, [pc, #224]	@ (8005020 <I2C_Enable_IRQ+0x100>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d02d      	beq.n	8004fa0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004f48:	4a36      	ldr	r2, [pc, #216]	@ (8005024 <I2C_Enable_IRQ+0x104>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d028      	beq.n	8004fa0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004f4e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	da03      	bge.n	8004f5e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004f5c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004f5e:	887b      	ldrh	r3, [r7, #2]
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004f6e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004f70:	887b      	ldrh	r3, [r7, #2]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004f80:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004f82:	887b      	ldrh	r3, [r7, #2]
 8004f84:	2b10      	cmp	r3, #16
 8004f86:	d103      	bne.n	8004f90 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004f8e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004f90:	887b      	ldrh	r3, [r7, #2]
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	d133      	bne.n	8004ffe <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f043 0320 	orr.w	r3, r3, #32
 8004f9c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004f9e:	e02e      	b.n	8004ffe <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004fa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	da03      	bge.n	8004fb0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004fae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004fb0:	887b      	ldrh	r3, [r7, #2]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d003      	beq.n	8004fc2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004fc0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004fc2:	887b      	ldrh	r3, [r7, #2]
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d003      	beq.n	8004fd4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004fd2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004fd4:	887b      	ldrh	r3, [r7, #2]
 8004fd6:	2b10      	cmp	r3, #16
 8004fd8:	d103      	bne.n	8004fe2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004fe0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004fe2:	887b      	ldrh	r3, [r7, #2]
 8004fe4:	2b20      	cmp	r3, #32
 8004fe6:	d103      	bne.n	8004ff0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004fee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ff0:	887b      	ldrh	r3, [r7, #2]
 8004ff2:	2b40      	cmp	r3, #64	@ 0x40
 8004ff4:	d103      	bne.n	8004ffe <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ffc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6819      	ldr	r1, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	430a      	orrs	r2, r1
 800500c:	601a      	str	r2, [r3, #0]
}
 800500e:	bf00      	nop
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	08003d57 	.word	0x08003d57
 8005020:	0800419d 	.word	0x0800419d
 8005024:	08003f3d 	.word	0x08003f3d

08005028 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005038:	887b      	ldrh	r3, [r7, #2]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00f      	beq.n	8005062 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005048:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005050:	b2db      	uxtb	r3, r3
 8005052:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005056:	2b28      	cmp	r3, #40	@ 0x28
 8005058:	d003      	beq.n	8005062 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005060:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005062:	887b      	ldrh	r3, [r7, #2]
 8005064:	f003 0302 	and.w	r3, r3, #2
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00f      	beq.n	800508c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005072:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800507a:	b2db      	uxtb	r3, r3
 800507c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005080:	2b28      	cmp	r3, #40	@ 0x28
 8005082:	d003      	beq.n	800508c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800508a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800508c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005090:	2b00      	cmp	r3, #0
 8005092:	da03      	bge.n	800509c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800509a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800509c:	887b      	ldrh	r3, [r7, #2]
 800509e:	2b10      	cmp	r3, #16
 80050a0:	d103      	bne.n	80050aa <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80050a8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80050aa:	887b      	ldrh	r3, [r7, #2]
 80050ac:	2b20      	cmp	r3, #32
 80050ae:	d103      	bne.n	80050b8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f043 0320 	orr.w	r3, r3, #32
 80050b6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80050b8:	887b      	ldrh	r3, [r7, #2]
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	d103      	bne.n	80050c6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050c4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6819      	ldr	r1, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	43da      	mvns	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	400a      	ands	r2, r1
 80050d6:	601a      	str	r2, [r3, #0]
}
 80050d8:	bf00      	nop
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b20      	cmp	r3, #32
 80050f8:	d138      	bne.n	800516c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005100:	2b01      	cmp	r3, #1
 8005102:	d101      	bne.n	8005108 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005104:	2302      	movs	r3, #2
 8005106:	e032      	b.n	800516e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2224      	movs	r2, #36	@ 0x24
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0201 	bic.w	r2, r2, #1
 8005126:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005136:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6819      	ldr	r1, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	430a      	orrs	r2, r1
 8005146:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2220      	movs	r2, #32
 800515c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005168:	2300      	movs	r3, #0
 800516a:	e000      	b.n	800516e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800516c:	2302      	movs	r3, #2
  }
}
 800516e:	4618      	mov	r0, r3
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800517a:	b480      	push	{r7}
 800517c:	b085      	sub	sp, #20
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800518a:	b2db      	uxtb	r3, r3
 800518c:	2b20      	cmp	r3, #32
 800518e:	d139      	bne.n	8005204 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005196:	2b01      	cmp	r3, #1
 8005198:	d101      	bne.n	800519e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800519a:	2302      	movs	r3, #2
 800519c:	e033      	b.n	8005206 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2224      	movs	r2, #36	@ 0x24
 80051aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0201 	bic.w	r2, r2, #1
 80051bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80051cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0201 	orr.w	r2, r2, #1
 80051ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	e000      	b.n	8005206 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005204:	2302      	movs	r3, #2
  }
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
	...

08005214 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d141      	bne.n	80052a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005222:	4b4b      	ldr	r3, [pc, #300]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800522a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800522e:	d131      	bne.n	8005294 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005230:	4b47      	ldr	r3, [pc, #284]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005236:	4a46      	ldr	r2, [pc, #280]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005238:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800523c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005240:	4b43      	ldr	r3, [pc, #268]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005248:	4a41      	ldr	r2, [pc, #260]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800524a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800524e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005250:	4b40      	ldr	r3, [pc, #256]	@ (8005354 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2232      	movs	r2, #50	@ 0x32
 8005256:	fb02 f303 	mul.w	r3, r2, r3
 800525a:	4a3f      	ldr	r2, [pc, #252]	@ (8005358 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800525c:	fba2 2303 	umull	r2, r3, r2, r3
 8005260:	0c9b      	lsrs	r3, r3, #18
 8005262:	3301      	adds	r3, #1
 8005264:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005266:	e002      	b.n	800526e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	3b01      	subs	r3, #1
 800526c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800526e:	4b38      	ldr	r3, [pc, #224]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005276:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800527a:	d102      	bne.n	8005282 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1f2      	bne.n	8005268 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005282:	4b33      	ldr	r3, [pc, #204]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800528a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800528e:	d158      	bne.n	8005342 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e057      	b.n	8005344 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005294:	4b2e      	ldr	r3, [pc, #184]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800529a:	4a2d      	ldr	r2, [pc, #180]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800529c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80052a4:	e04d      	b.n	8005342 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052ac:	d141      	bne.n	8005332 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80052ae:	4b28      	ldr	r3, [pc, #160]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80052b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ba:	d131      	bne.n	8005320 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052bc:	4b24      	ldr	r3, [pc, #144]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052c2:	4a23      	ldr	r2, [pc, #140]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80052cc:	4b20      	ldr	r3, [pc, #128]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80052d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005354 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2232      	movs	r2, #50	@ 0x32
 80052e2:	fb02 f303 	mul.w	r3, r2, r3
 80052e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005358 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80052e8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ec:	0c9b      	lsrs	r3, r3, #18
 80052ee:	3301      	adds	r3, #1
 80052f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052f2:	e002      	b.n	80052fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052fa:	4b15      	ldr	r3, [pc, #84]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005306:	d102      	bne.n	800530e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f2      	bne.n	80052f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800530e:	4b10      	ldr	r3, [pc, #64]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800531a:	d112      	bne.n	8005342 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e011      	b.n	8005344 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005320:	4b0b      	ldr	r3, [pc, #44]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005326:	4a0a      	ldr	r2, [pc, #40]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800532c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005330:	e007      	b.n	8005342 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005332:	4b07      	ldr	r3, [pc, #28]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800533a:	4a05      	ldr	r2, [pc, #20]	@ (8005350 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800533c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005340:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	40007000 	.word	0x40007000
 8005354:	200000c0 	.word	0x200000c0
 8005358:	431bde83 	.word	0x431bde83

0800535c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800535c:	b480      	push	{r7}
 800535e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005360:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	4a04      	ldr	r2, [pc, #16]	@ (8005378 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005366:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800536a:	6093      	str	r3, [r2, #8]
}
 800536c:	bf00      	nop
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	40007000 	.word	0x40007000

0800537c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e2fe      	b.n	800598c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b00      	cmp	r3, #0
 8005398:	d075      	beq.n	8005486 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800539a:	4b97      	ldr	r3, [pc, #604]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 030c 	and.w	r3, r3, #12
 80053a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053a4:	4b94      	ldr	r3, [pc, #592]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	2b0c      	cmp	r3, #12
 80053b2:	d102      	bne.n	80053ba <HAL_RCC_OscConfig+0x3e>
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	2b03      	cmp	r3, #3
 80053b8:	d002      	beq.n	80053c0 <HAL_RCC_OscConfig+0x44>
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d10b      	bne.n	80053d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053c0:	4b8d      	ldr	r3, [pc, #564]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d05b      	beq.n	8005484 <HAL_RCC_OscConfig+0x108>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d157      	bne.n	8005484 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e2d9      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053e0:	d106      	bne.n	80053f0 <HAL_RCC_OscConfig+0x74>
 80053e2:	4b85      	ldr	r3, [pc, #532]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a84      	ldr	r2, [pc, #528]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80053e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053ec:	6013      	str	r3, [r2, #0]
 80053ee:	e01d      	b.n	800542c <HAL_RCC_OscConfig+0xb0>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053f8:	d10c      	bne.n	8005414 <HAL_RCC_OscConfig+0x98>
 80053fa:	4b7f      	ldr	r3, [pc, #508]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a7e      	ldr	r2, [pc, #504]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	4b7c      	ldr	r3, [pc, #496]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a7b      	ldr	r2, [pc, #492]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800540c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	e00b      	b.n	800542c <HAL_RCC_OscConfig+0xb0>
 8005414:	4b78      	ldr	r3, [pc, #480]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a77      	ldr	r2, [pc, #476]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800541a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	4b75      	ldr	r3, [pc, #468]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a74      	ldr	r2, [pc, #464]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800542a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d013      	beq.n	800545c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005434:	f7fc fc5a 	bl	8001cec <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800543c:	f7fc fc56 	bl	8001cec <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b64      	cmp	r3, #100	@ 0x64
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e29e      	b.n	800598c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800544e:	4b6a      	ldr	r3, [pc, #424]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0f0      	beq.n	800543c <HAL_RCC_OscConfig+0xc0>
 800545a:	e014      	b.n	8005486 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545c:	f7fc fc46 	bl	8001cec <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005462:	e008      	b.n	8005476 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005464:	f7fc fc42 	bl	8001cec <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b64      	cmp	r3, #100	@ 0x64
 8005470:	d901      	bls.n	8005476 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e28a      	b.n	800598c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005476:	4b60      	ldr	r3, [pc, #384]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1f0      	bne.n	8005464 <HAL_RCC_OscConfig+0xe8>
 8005482:	e000      	b.n	8005486 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d075      	beq.n	800557e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005492:	4b59      	ldr	r3, [pc, #356]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
 800549a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800549c:	4b56      	ldr	r3, [pc, #344]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	2b0c      	cmp	r3, #12
 80054aa:	d102      	bne.n	80054b2 <HAL_RCC_OscConfig+0x136>
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d002      	beq.n	80054b8 <HAL_RCC_OscConfig+0x13c>
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	2b04      	cmp	r3, #4
 80054b6:	d11f      	bne.n	80054f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054b8:	4b4f      	ldr	r3, [pc, #316]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d005      	beq.n	80054d0 <HAL_RCC_OscConfig+0x154>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e25d      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054d0:	4b49      	ldr	r3, [pc, #292]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	061b      	lsls	r3, r3, #24
 80054de:	4946      	ldr	r1, [pc, #280]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80054e4:	4b45      	ldr	r3, [pc, #276]	@ (80055fc <HAL_RCC_OscConfig+0x280>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7fc fbb3 	bl	8001c54 <HAL_InitTick>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d043      	beq.n	800557c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e249      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d023      	beq.n	8005548 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005500:	4b3d      	ldr	r3, [pc, #244]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a3c      	ldr	r2, [pc, #240]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800550a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550c:	f7fc fbee 	bl	8001cec <HAL_GetTick>
 8005510:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005512:	e008      	b.n	8005526 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005514:	f7fc fbea 	bl	8001cec <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	2b02      	cmp	r3, #2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e232      	b.n	800598c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005526:	4b34      	ldr	r3, [pc, #208]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0f0      	beq.n	8005514 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005532:	4b31      	ldr	r3, [pc, #196]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	061b      	lsls	r3, r3, #24
 8005540:	492d      	ldr	r1, [pc, #180]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005542:	4313      	orrs	r3, r2
 8005544:	604b      	str	r3, [r1, #4]
 8005546:	e01a      	b.n	800557e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005548:	4b2b      	ldr	r3, [pc, #172]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a2a      	ldr	r2, [pc, #168]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800554e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005552:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005554:	f7fc fbca 	bl	8001cec <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800555c:	f7fc fbc6 	bl	8001cec <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e20e      	b.n	800598c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800556e:	4b22      	ldr	r3, [pc, #136]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005576:	2b00      	cmp	r3, #0
 8005578:	d1f0      	bne.n	800555c <HAL_RCC_OscConfig+0x1e0>
 800557a:	e000      	b.n	800557e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800557c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b00      	cmp	r3, #0
 8005588:	d041      	beq.n	800560e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d01c      	beq.n	80055cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005592:	4b19      	ldr	r3, [pc, #100]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 8005594:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005598:	4a17      	ldr	r2, [pc, #92]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 800559a:	f043 0301 	orr.w	r3, r3, #1
 800559e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a2:	f7fc fba3 	bl	8001cec <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055aa:	f7fc fb9f 	bl	8001cec <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e1e7      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055bc:	4b0e      	ldr	r3, [pc, #56]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80055be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0ef      	beq.n	80055aa <HAL_RCC_OscConfig+0x22e>
 80055ca:	e020      	b.n	800560e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055cc:	4b0a      	ldr	r3, [pc, #40]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80055ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055d2:	4a09      	ldr	r2, [pc, #36]	@ (80055f8 <HAL_RCC_OscConfig+0x27c>)
 80055d4:	f023 0301 	bic.w	r3, r3, #1
 80055d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055dc:	f7fc fb86 	bl	8001cec <HAL_GetTick>
 80055e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055e2:	e00d      	b.n	8005600 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055e4:	f7fc fb82 	bl	8001cec <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d906      	bls.n	8005600 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e1ca      	b.n	800598c <HAL_RCC_OscConfig+0x610>
 80055f6:	bf00      	nop
 80055f8:	40021000 	.word	0x40021000
 80055fc:	200000c4 	.word	0x200000c4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005600:	4b8c      	ldr	r3, [pc, #560]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1ea      	bne.n	80055e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0304 	and.w	r3, r3, #4
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 80a6 	beq.w	8005768 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800561c:	2300      	movs	r3, #0
 800561e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005620:	4b84      	ldr	r3, [pc, #528]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d101      	bne.n	8005630 <HAL_RCC_OscConfig+0x2b4>
 800562c:	2301      	movs	r3, #1
 800562e:	e000      	b.n	8005632 <HAL_RCC_OscConfig+0x2b6>
 8005630:	2300      	movs	r3, #0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00d      	beq.n	8005652 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005636:	4b7f      	ldr	r3, [pc, #508]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563a:	4a7e      	ldr	r2, [pc, #504]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 800563c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005640:	6593      	str	r3, [r2, #88]	@ 0x58
 8005642:	4b7c      	ldr	r3, [pc, #496]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800564e:	2301      	movs	r3, #1
 8005650:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005652:	4b79      	ldr	r3, [pc, #484]	@ (8005838 <HAL_RCC_OscConfig+0x4bc>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565a:	2b00      	cmp	r3, #0
 800565c:	d118      	bne.n	8005690 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800565e:	4b76      	ldr	r3, [pc, #472]	@ (8005838 <HAL_RCC_OscConfig+0x4bc>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a75      	ldr	r2, [pc, #468]	@ (8005838 <HAL_RCC_OscConfig+0x4bc>)
 8005664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005668:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800566a:	f7fc fb3f 	bl	8001cec <HAL_GetTick>
 800566e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005670:	e008      	b.n	8005684 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005672:	f7fc fb3b 	bl	8001cec <HAL_GetTick>
 8005676:	4602      	mov	r2, r0
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	2b02      	cmp	r3, #2
 800567e:	d901      	bls.n	8005684 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e183      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005684:	4b6c      	ldr	r3, [pc, #432]	@ (8005838 <HAL_RCC_OscConfig+0x4bc>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0f0      	beq.n	8005672 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d108      	bne.n	80056aa <HAL_RCC_OscConfig+0x32e>
 8005698:	4b66      	ldr	r3, [pc, #408]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 800569a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800569e:	4a65      	ldr	r2, [pc, #404]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056a0:	f043 0301 	orr.w	r3, r3, #1
 80056a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80056a8:	e024      	b.n	80056f4 <HAL_RCC_OscConfig+0x378>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	2b05      	cmp	r3, #5
 80056b0:	d110      	bne.n	80056d4 <HAL_RCC_OscConfig+0x358>
 80056b2:	4b60      	ldr	r3, [pc, #384]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b8:	4a5e      	ldr	r2, [pc, #376]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056ba:	f043 0304 	orr.w	r3, r3, #4
 80056be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80056c2:	4b5c      	ldr	r3, [pc, #368]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c8:	4a5a      	ldr	r2, [pc, #360]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80056d2:	e00f      	b.n	80056f4 <HAL_RCC_OscConfig+0x378>
 80056d4:	4b57      	ldr	r3, [pc, #348]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056da:	4a56      	ldr	r2, [pc, #344]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056dc:	f023 0301 	bic.w	r3, r3, #1
 80056e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80056e4:	4b53      	ldr	r3, [pc, #332]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ea:	4a52      	ldr	r2, [pc, #328]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80056ec:	f023 0304 	bic.w	r3, r3, #4
 80056f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d016      	beq.n	800572a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056fc:	f7fc faf6 	bl	8001cec <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005702:	e00a      	b.n	800571a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005704:	f7fc faf2 	bl	8001cec <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005712:	4293      	cmp	r3, r2
 8005714:	d901      	bls.n	800571a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e138      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800571a:	4b46      	ldr	r3, [pc, #280]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 800571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d0ed      	beq.n	8005704 <HAL_RCC_OscConfig+0x388>
 8005728:	e015      	b.n	8005756 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572a:	f7fc fadf 	bl	8001cec <HAL_GetTick>
 800572e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005730:	e00a      	b.n	8005748 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005732:	f7fc fadb 	bl	8001cec <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005740:	4293      	cmp	r3, r2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e121      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005748:	4b3a      	ldr	r3, [pc, #232]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 800574a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1ed      	bne.n	8005732 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005756:	7ffb      	ldrb	r3, [r7, #31]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d105      	bne.n	8005768 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800575c:	4b35      	ldr	r3, [pc, #212]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 800575e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005760:	4a34      	ldr	r2, [pc, #208]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005766:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d03c      	beq.n	80057ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d01c      	beq.n	80057b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800577c:	4b2d      	ldr	r3, [pc, #180]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 800577e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005782:	4a2c      	ldr	r2, [pc, #176]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005784:	f043 0301 	orr.w	r3, r3, #1
 8005788:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800578c:	f7fc faae 	bl	8001cec <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005792:	e008      	b.n	80057a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005794:	f7fc faaa 	bl	8001cec <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e0f2      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057a6:	4b23      	ldr	r3, [pc, #140]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80057a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0ef      	beq.n	8005794 <HAL_RCC_OscConfig+0x418>
 80057b4:	e01b      	b.n	80057ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80057b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80057b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80057be:	f023 0301 	bic.w	r3, r3, #1
 80057c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057c6:	f7fc fa91 	bl	8001cec <HAL_GetTick>
 80057ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057cc:	e008      	b.n	80057e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057ce:	f7fc fa8d 	bl	8001cec <HAL_GetTick>
 80057d2:	4602      	mov	r2, r0
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d901      	bls.n	80057e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e0d5      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057e0:	4b14      	ldr	r3, [pc, #80]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80057e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1ef      	bne.n	80057ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 80c9 	beq.w	800598a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f003 030c 	and.w	r3, r3, #12
 8005800:	2b0c      	cmp	r3, #12
 8005802:	f000 8083 	beq.w	800590c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d15e      	bne.n	80058cc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800580e:	4b09      	ldr	r3, [pc, #36]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a08      	ldr	r2, [pc, #32]	@ (8005834 <HAL_RCC_OscConfig+0x4b8>)
 8005814:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005818:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581a:	f7fc fa67 	bl	8001cec <HAL_GetTick>
 800581e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005820:	e00c      	b.n	800583c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005822:	f7fc fa63 	bl	8001cec <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d905      	bls.n	800583c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e0ab      	b.n	800598c <HAL_RCC_OscConfig+0x610>
 8005834:	40021000 	.word	0x40021000
 8005838:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800583c:	4b55      	ldr	r3, [pc, #340]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1ec      	bne.n	8005822 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005848:	4b52      	ldr	r3, [pc, #328]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 800584a:	68da      	ldr	r2, [r3, #12]
 800584c:	4b52      	ldr	r3, [pc, #328]	@ (8005998 <HAL_RCC_OscConfig+0x61c>)
 800584e:	4013      	ands	r3, r2
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6a11      	ldr	r1, [r2, #32]
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005858:	3a01      	subs	r2, #1
 800585a:	0112      	lsls	r2, r2, #4
 800585c:	4311      	orrs	r1, r2
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005862:	0212      	lsls	r2, r2, #8
 8005864:	4311      	orrs	r1, r2
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800586a:	0852      	lsrs	r2, r2, #1
 800586c:	3a01      	subs	r2, #1
 800586e:	0552      	lsls	r2, r2, #21
 8005870:	4311      	orrs	r1, r2
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005876:	0852      	lsrs	r2, r2, #1
 8005878:	3a01      	subs	r2, #1
 800587a:	0652      	lsls	r2, r2, #25
 800587c:	4311      	orrs	r1, r2
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005882:	06d2      	lsls	r2, r2, #27
 8005884:	430a      	orrs	r2, r1
 8005886:	4943      	ldr	r1, [pc, #268]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 8005888:	4313      	orrs	r3, r2
 800588a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800588c:	4b41      	ldr	r3, [pc, #260]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a40      	ldr	r2, [pc, #256]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 8005892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005896:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005898:	4b3e      	ldr	r3, [pc, #248]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	4a3d      	ldr	r2, [pc, #244]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 800589e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fc fa22 	bl	8001cec <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ac:	f7fc fa1e 	bl	8001cec <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e066      	b.n	800598c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058be:	4b35      	ldr	r3, [pc, #212]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0f0      	beq.n	80058ac <HAL_RCC_OscConfig+0x530>
 80058ca:	e05e      	b.n	800598a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058cc:	4b31      	ldr	r3, [pc, #196]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a30      	ldr	r2, [pc, #192]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 80058d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d8:	f7fc fa08 	bl	8001cec <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e0:	f7fc fa04 	bl	8001cec <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e04c      	b.n	800598c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058f2:	4b28      	ldr	r3, [pc, #160]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1f0      	bne.n	80058e0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80058fe:	4b25      	ldr	r3, [pc, #148]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 8005900:	68da      	ldr	r2, [r3, #12]
 8005902:	4924      	ldr	r1, [pc, #144]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 8005904:	4b25      	ldr	r3, [pc, #148]	@ (800599c <HAL_RCC_OscConfig+0x620>)
 8005906:	4013      	ands	r3, r2
 8005908:	60cb      	str	r3, [r1, #12]
 800590a:	e03e      	b.n	800598a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e039      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005918:	4b1e      	ldr	r3, [pc, #120]	@ (8005994 <HAL_RCC_OscConfig+0x618>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f003 0203 	and.w	r2, r3, #3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	429a      	cmp	r2, r3
 800592a:	d12c      	bne.n	8005986 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005936:	3b01      	subs	r3, #1
 8005938:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800593a:	429a      	cmp	r2, r3
 800593c:	d123      	bne.n	8005986 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005948:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800594a:	429a      	cmp	r2, r3
 800594c:	d11b      	bne.n	8005986 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005958:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800595a:	429a      	cmp	r2, r3
 800595c:	d113      	bne.n	8005986 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005968:	085b      	lsrs	r3, r3, #1
 800596a:	3b01      	subs	r3, #1
 800596c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800596e:	429a      	cmp	r2, r3
 8005970:	d109      	bne.n	8005986 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800597c:	085b      	lsrs	r3, r3, #1
 800597e:	3b01      	subs	r3, #1
 8005980:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005982:	429a      	cmp	r2, r3
 8005984:	d001      	beq.n	800598a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e000      	b.n	800598c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3720      	adds	r7, #32
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	40021000 	.word	0x40021000
 8005998:	019f800c 	.word	0x019f800c
 800599c:	feeefffc 	.word	0xfeeefffc

080059a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059aa:	2300      	movs	r3, #0
 80059ac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e11e      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059b8:	4b91      	ldr	r3, [pc, #580]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 030f 	and.w	r3, r3, #15
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d910      	bls.n	80059e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c6:	4b8e      	ldr	r3, [pc, #568]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 020f 	bic.w	r2, r3, #15
 80059ce:	498c      	ldr	r1, [pc, #560]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d6:	4b8a      	ldr	r3, [pc, #552]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 030f 	and.w	r3, r3, #15
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d001      	beq.n	80059e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e106      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d073      	beq.n	8005adc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	2b03      	cmp	r3, #3
 80059fa:	d129      	bne.n	8005a50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059fc:	4b81      	ldr	r3, [pc, #516]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e0f4      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005a0c:	f000 f99e 	bl	8005d4c <RCC_GetSysClockFreqFromPLLSource>
 8005a10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	4a7c      	ldr	r2, [pc, #496]	@ (8005c08 <HAL_RCC_ClockConfig+0x268>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d93f      	bls.n	8005a9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005a1a:	4b7a      	ldr	r3, [pc, #488]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d009      	beq.n	8005a3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d033      	beq.n	8005a9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d12f      	bne.n	8005a9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a3a:	4b72      	ldr	r3, [pc, #456]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a42:	4a70      	ldr	r2, [pc, #448]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a4a:	2380      	movs	r3, #128	@ 0x80
 8005a4c:	617b      	str	r3, [r7, #20]
 8005a4e:	e024      	b.n	8005a9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d107      	bne.n	8005a68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a58:	4b6a      	ldr	r3, [pc, #424]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d109      	bne.n	8005a78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e0c6      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a68:	4b66      	ldr	r3, [pc, #408]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e0be      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005a78:	f000 f8ce 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8005a7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	4a61      	ldr	r2, [pc, #388]	@ (8005c08 <HAL_RCC_ClockConfig+0x268>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d909      	bls.n	8005a9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a86:	4b5f      	ldr	r3, [pc, #380]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a8e:	4a5d      	ldr	r2, [pc, #372]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005a96:	2380      	movs	r3, #128	@ 0x80
 8005a98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a9a:	4b5a      	ldr	r3, [pc, #360]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f023 0203 	bic.w	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	4957      	ldr	r1, [pc, #348]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aac:	f7fc f91e 	bl	8001cec <HAL_GetTick>
 8005ab0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ab2:	e00a      	b.n	8005aca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab4:	f7fc f91a 	bl	8001cec <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e095      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aca:	4b4e      	ldr	r3, [pc, #312]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 020c 	and.w	r2, r3, #12
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d1eb      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0302 	and.w	r3, r3, #2
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d023      	beq.n	8005b30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0304 	and.w	r3, r3, #4
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d005      	beq.n	8005b00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005af4:	4b43      	ldr	r3, [pc, #268]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	4a42      	ldr	r2, [pc, #264]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005afa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005afe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0308 	and.w	r3, r3, #8
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d007      	beq.n	8005b1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005b0c:	4b3d      	ldr	r3, [pc, #244]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b14:	4a3b      	ldr	r2, [pc, #236]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005b1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b1c:	4b39      	ldr	r3, [pc, #228]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	4936      	ldr	r1, [pc, #216]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	608b      	str	r3, [r1, #8]
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	2b80      	cmp	r3, #128	@ 0x80
 8005b34:	d105      	bne.n	8005b42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b36:	4b33      	ldr	r3, [pc, #204]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	4a32      	ldr	r2, [pc, #200]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b42:	4b2f      	ldr	r3, [pc, #188]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 030f 	and.w	r3, r3, #15
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d21d      	bcs.n	8005b8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b50:	4b2b      	ldr	r3, [pc, #172]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f023 020f 	bic.w	r2, r3, #15
 8005b58:	4929      	ldr	r1, [pc, #164]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005b60:	f7fc f8c4 	bl	8001cec <HAL_GetTick>
 8005b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b66:	e00a      	b.n	8005b7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b68:	f7fc f8c0 	bl	8001cec <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e03b      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b7e:	4b20      	ldr	r3, [pc, #128]	@ (8005c00 <HAL_RCC_ClockConfig+0x260>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 030f 	and.w	r3, r3, #15
 8005b86:	683a      	ldr	r2, [r7, #0]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d1ed      	bne.n	8005b68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0304 	and.w	r3, r3, #4
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d008      	beq.n	8005baa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b98:	4b1a      	ldr	r3, [pc, #104]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	4917      	ldr	r1, [pc, #92]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0308 	and.w	r3, r3, #8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d009      	beq.n	8005bca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bb6:	4b13      	ldr	r3, [pc, #76]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	00db      	lsls	r3, r3, #3
 8005bc4:	490f      	ldr	r1, [pc, #60]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bca:	f000 f825 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8005c04 <HAL_RCC_ClockConfig+0x264>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	091b      	lsrs	r3, r3, #4
 8005bd6:	f003 030f 	and.w	r3, r3, #15
 8005bda:	490c      	ldr	r1, [pc, #48]	@ (8005c0c <HAL_RCC_ClockConfig+0x26c>)
 8005bdc:	5ccb      	ldrb	r3, [r1, r3]
 8005bde:	f003 031f 	and.w	r3, r3, #31
 8005be2:	fa22 f303 	lsr.w	r3, r2, r3
 8005be6:	4a0a      	ldr	r2, [pc, #40]	@ (8005c10 <HAL_RCC_ClockConfig+0x270>)
 8005be8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005bea:	4b0a      	ldr	r3, [pc, #40]	@ (8005c14 <HAL_RCC_ClockConfig+0x274>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fc f830 	bl	8001c54 <HAL_InitTick>
 8005bf4:	4603      	mov	r3, r0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3718      	adds	r7, #24
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	40022000 	.word	0x40022000
 8005c04:	40021000 	.word	0x40021000
 8005c08:	04c4b400 	.word	0x04c4b400
 8005c0c:	08007c80 	.word	0x08007c80
 8005c10:	200000c0 	.word	0x200000c0
 8005c14:	200000c4 	.word	0x200000c4

08005c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 030c 	and.w	r3, r3, #12
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d102      	bne.n	8005c30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c2a:	4b2a      	ldr	r3, [pc, #168]	@ (8005cd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c2c:	613b      	str	r3, [r7, #16]
 8005c2e:	e047      	b.n	8005cc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005c30:	4b27      	ldr	r3, [pc, #156]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f003 030c 	and.w	r3, r3, #12
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d102      	bne.n	8005c42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c3c:	4b26      	ldr	r3, [pc, #152]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c3e:	613b      	str	r3, [r7, #16]
 8005c40:	e03e      	b.n	8005cc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005c42:	4b23      	ldr	r3, [pc, #140]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f003 030c 	and.w	r3, r3, #12
 8005c4a:	2b0c      	cmp	r3, #12
 8005c4c:	d136      	bne.n	8005cbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c4e:	4b20      	ldr	r3, [pc, #128]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	f003 0303 	and.w	r3, r3, #3
 8005c56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c58:	4b1d      	ldr	r3, [pc, #116]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	091b      	lsrs	r3, r3, #4
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	3301      	adds	r3, #1
 8005c64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2b03      	cmp	r3, #3
 8005c6a:	d10c      	bne.n	8005c86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c6c:	4a1a      	ldr	r2, [pc, #104]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c74:	4a16      	ldr	r2, [pc, #88]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c76:	68d2      	ldr	r2, [r2, #12]
 8005c78:	0a12      	lsrs	r2, r2, #8
 8005c7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005c7e:	fb02 f303 	mul.w	r3, r2, r3
 8005c82:	617b      	str	r3, [r7, #20]
      break;
 8005c84:	e00c      	b.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c86:	4a13      	ldr	r2, [pc, #76]	@ (8005cd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c8e:	4a10      	ldr	r2, [pc, #64]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c90:	68d2      	ldr	r2, [r2, #12]
 8005c92:	0a12      	lsrs	r2, r2, #8
 8005c94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005c98:	fb02 f303 	mul.w	r3, r2, r3
 8005c9c:	617b      	str	r3, [r7, #20]
      break;
 8005c9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8005cd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	0e5b      	lsrs	r3, r3, #25
 8005ca6:	f003 0303 	and.w	r3, r3, #3
 8005caa:	3301      	adds	r3, #1
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb8:	613b      	str	r3, [r7, #16]
 8005cba:	e001      	b.n	8005cc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005cc0:	693b      	ldr	r3, [r7, #16]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	371c      	adds	r7, #28
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	40021000 	.word	0x40021000
 8005cd4:	00f42400 	.word	0x00f42400
 8005cd8:	007a1200 	.word	0x007a1200

08005cdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ce0:	4b03      	ldr	r3, [pc, #12]	@ (8005cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	200000c0 	.word	0x200000c0

08005cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005cf8:	f7ff fff0 	bl	8005cdc <HAL_RCC_GetHCLKFreq>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	4b06      	ldr	r3, [pc, #24]	@ (8005d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	0a1b      	lsrs	r3, r3, #8
 8005d04:	f003 0307 	and.w	r3, r3, #7
 8005d08:	4904      	ldr	r1, [pc, #16]	@ (8005d1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d0a:	5ccb      	ldrb	r3, [r1, r3]
 8005d0c:	f003 031f 	and.w	r3, r3, #31
 8005d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	40021000 	.word	0x40021000
 8005d1c:	08007c90 	.word	0x08007c90

08005d20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d24:	f7ff ffda 	bl	8005cdc <HAL_RCC_GetHCLKFreq>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	4b06      	ldr	r3, [pc, #24]	@ (8005d44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	0adb      	lsrs	r3, r3, #11
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	4904      	ldr	r1, [pc, #16]	@ (8005d48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d36:	5ccb      	ldrb	r3, [r1, r3]
 8005d38:	f003 031f 	and.w	r3, r3, #31
 8005d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	40021000 	.word	0x40021000
 8005d48:	08007c90 	.word	0x08007c90

08005d4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d52:	4b1e      	ldr	r3, [pc, #120]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	f003 0303 	and.w	r3, r3, #3
 8005d5a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	091b      	lsrs	r3, r3, #4
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	3301      	adds	r3, #1
 8005d68:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	2b03      	cmp	r3, #3
 8005d6e:	d10c      	bne.n	8005d8a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d70:	4a17      	ldr	r2, [pc, #92]	@ (8005dd0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d78:	4a14      	ldr	r2, [pc, #80]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d7a:	68d2      	ldr	r2, [r2, #12]
 8005d7c:	0a12      	lsrs	r2, r2, #8
 8005d7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	617b      	str	r3, [r7, #20]
    break;
 8005d88:	e00c      	b.n	8005da4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d8a:	4a12      	ldr	r2, [pc, #72]	@ (8005dd4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d92:	4a0e      	ldr	r2, [pc, #56]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d94:	68d2      	ldr	r2, [r2, #12]
 8005d96:	0a12      	lsrs	r2, r2, #8
 8005d98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005d9c:	fb02 f303 	mul.w	r3, r2, r3
 8005da0:	617b      	str	r3, [r7, #20]
    break;
 8005da2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005da4:	4b09      	ldr	r3, [pc, #36]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	0e5b      	lsrs	r3, r3, #25
 8005daa:	f003 0303 	and.w	r3, r3, #3
 8005dae:	3301      	adds	r3, #1
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dbc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005dbe:	687b      	ldr	r3, [r7, #4]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	371c      	adds	r7, #28
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	40021000 	.word	0x40021000
 8005dd0:	007a1200 	.word	0x007a1200
 8005dd4:	00f42400 	.word	0x00f42400

08005dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005de0:	2300      	movs	r3, #0
 8005de2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005de4:	2300      	movs	r3, #0
 8005de6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 8098 	beq.w	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005df6:	2300      	movs	r3, #0
 8005df8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dfa:	4b43      	ldr	r3, [pc, #268]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10d      	bne.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e06:	4b40      	ldr	r3, [pc, #256]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e0a:	4a3f      	ldr	r2, [pc, #252]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e10:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e12:	4b3d      	ldr	r3, [pc, #244]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e1a:	60bb      	str	r3, [r7, #8]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e22:	4b3a      	ldr	r3, [pc, #232]	@ (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a39      	ldr	r2, [pc, #228]	@ (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e2e:	f7fb ff5d 	bl	8001cec <HAL_GetTick>
 8005e32:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e34:	e009      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e36:	f7fb ff59 	bl	8001cec <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d902      	bls.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	74fb      	strb	r3, [r7, #19]
        break;
 8005e48:	e005      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e4a:	4b30      	ldr	r3, [pc, #192]	@ (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d0ef      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005e56:	7cfb      	ldrb	r3, [r7, #19]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d159      	bne.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e5c:	4b2a      	ldr	r3, [pc, #168]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e66:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d01e      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d019      	beq.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e78:	4b23      	ldr	r3, [pc, #140]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e84:	4b20      	ldr	r3, [pc, #128]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e94:	4b1c      	ldr	r3, [pc, #112]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ea4:	4a18      	ldr	r2, [pc, #96]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d016      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb6:	f7fb ff19 	bl	8001cec <HAL_GetTick>
 8005eba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ebc:	e00b      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ebe:	f7fb ff15 	bl	8001cec <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d902      	bls.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	74fb      	strb	r3, [r7, #19]
            break;
 8005ed4:	e006      	b.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d0ec      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005ee4:	7cfb      	ldrb	r3, [r7, #19]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10b      	bne.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005eea:	4b07      	ldr	r3, [pc, #28]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef8:	4903      	ldr	r1, [pc, #12]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005f00:	e008      	b.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f02:	7cfb      	ldrb	r3, [r7, #19]
 8005f04:	74bb      	strb	r3, [r7, #18]
 8005f06:	e005      	b.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005f08:	40021000 	.word	0x40021000
 8005f0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f10:	7cfb      	ldrb	r3, [r7, #19]
 8005f12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f14:	7c7b      	ldrb	r3, [r7, #17]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d105      	bne.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f1a:	4ba6      	ldr	r3, [pc, #664]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f1e:	4aa5      	ldr	r2, [pc, #660]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f24:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00a      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f32:	4ba0      	ldr	r3, [pc, #640]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f38:	f023 0203 	bic.w	r2, r3, #3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	499c      	ldr	r1, [pc, #624]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0302 	and.w	r3, r3, #2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00a      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f54:	4b97      	ldr	r3, [pc, #604]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f5a:	f023 020c 	bic.w	r2, r3, #12
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	4994      	ldr	r1, [pc, #592]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f64:	4313      	orrs	r3, r2
 8005f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0304 	and.w	r3, r3, #4
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00a      	beq.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f76:	4b8f      	ldr	r3, [pc, #572]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f7c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	498b      	ldr	r1, [pc, #556]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0308 	and.w	r3, r3, #8
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00a      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f98:	4b86      	ldr	r3, [pc, #536]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	4983      	ldr	r1, [pc, #524]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0320 	and.w	r3, r3, #32
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00a      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005fba:	4b7e      	ldr	r3, [pc, #504]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fc0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	497a      	ldr	r1, [pc, #488]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00a      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fdc:	4b75      	ldr	r3, [pc, #468]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fe2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	4972      	ldr	r1, [pc, #456]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006004:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	4969      	ldr	r1, [pc, #420]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800600e:	4313      	orrs	r3, r2
 8006010:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00a      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006020:	4b64      	ldr	r3, [pc, #400]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006026:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	4961      	ldr	r1, [pc, #388]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006030:	4313      	orrs	r3, r2
 8006032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00a      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006042:	4b5c      	ldr	r3, [pc, #368]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006048:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006050:	4958      	ldr	r1, [pc, #352]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006052:	4313      	orrs	r3, r2
 8006054:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006060:	2b00      	cmp	r3, #0
 8006062:	d015      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006064:	4b53      	ldr	r3, [pc, #332]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800606a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006072:	4950      	ldr	r1, [pc, #320]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006074:	4313      	orrs	r3, r2
 8006076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006082:	d105      	bne.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006084:	4b4b      	ldr	r3, [pc, #300]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	4a4a      	ldr	r2, [pc, #296]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800608a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800608e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006098:	2b00      	cmp	r3, #0
 800609a:	d015      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800609c:	4b45      	ldr	r3, [pc, #276]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800609e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060aa:	4942      	ldr	r1, [pc, #264]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060ac:	4313      	orrs	r3, r2
 80060ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060ba:	d105      	bne.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060bc:	4b3d      	ldr	r3, [pc, #244]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	4a3c      	ldr	r2, [pc, #240]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060c6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d015      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060d4:	4b37      	ldr	r3, [pc, #220]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e2:	4934      	ldr	r1, [pc, #208]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060f2:	d105      	bne.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060f4:	4b2f      	ldr	r3, [pc, #188]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	4a2e      	ldr	r2, [pc, #184]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d015      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800610c:	4b29      	ldr	r3, [pc, #164]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006112:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800611a:	4926      	ldr	r1, [pc, #152]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800611c:	4313      	orrs	r3, r2
 800611e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006126:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800612a:	d105      	bne.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800612c:	4b21      	ldr	r3, [pc, #132]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	4a20      	ldr	r2, [pc, #128]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006132:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006136:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d015      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006144:	4b1b      	ldr	r3, [pc, #108]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006152:	4918      	ldr	r1, [pc, #96]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006162:	d105      	bne.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006164:	4b13      	ldr	r3, [pc, #76]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	4a12      	ldr	r2, [pc, #72]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800616a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800616e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d015      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800617c:	4b0d      	ldr	r3, [pc, #52]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800617e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006182:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618a:	490a      	ldr	r1, [pc, #40]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800618c:	4313      	orrs	r3, r2
 800618e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006196:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800619a:	d105      	bne.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800619c:	4b05      	ldr	r3, [pc, #20]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	4a04      	ldr	r2, [pc, #16]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80061a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3718      	adds	r7, #24
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	40021000 	.word	0x40021000

080061b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e042      	b.n	8006250 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d106      	bne.n	80061e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7fb fa37 	bl	8001650 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2224      	movs	r2, #36	@ 0x24
 80061e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0201 	bic.w	r2, r2, #1
 80061f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d002      	beq.n	8006208 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fede 	bl	8006fc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fc0f 	bl	8006a2c <UART_SetConfig>
 800620e:	4603      	mov	r3, r0
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e01b      	b.n	8006250 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006226:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006236:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f042 0201 	orr.w	r2, r2, #1
 8006246:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 ff5d 	bl	8007108 <UART_CheckIdleState>
 800624e:	4603      	mov	r3, r0
}
 8006250:	4618      	mov	r0, r3
 8006252:	3708      	adds	r7, #8
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b08a      	sub	sp, #40	@ 0x28
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	4613      	mov	r3, r2
 8006264:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626c:	2b20      	cmp	r3, #32
 800626e:	d167      	bne.n	8006340 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d002      	beq.n	800627c <HAL_UART_Transmit_DMA+0x24>
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e060      	b.n	8006342 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	88fa      	ldrh	r2, [r7, #6]
 800628a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	88fa      	ldrh	r2, [r7, #6]
 8006292:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2221      	movs	r2, #33	@ 0x21
 80062a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d028      	beq.n	8006300 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062b2:	4a26      	ldr	r2, [pc, #152]	@ (800634c <HAL_UART_Transmit_DMA+0xf4>)
 80062b4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062ba:	4a25      	ldr	r2, [pc, #148]	@ (8006350 <HAL_UART_Transmit_DMA+0xf8>)
 80062bc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062c2:	4a24      	ldr	r2, [pc, #144]	@ (8006354 <HAL_UART_Transmit_DMA+0xfc>)
 80062c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062ca:	2200      	movs	r2, #0
 80062cc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062d6:	4619      	mov	r1, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	3328      	adds	r3, #40	@ 0x28
 80062de:	461a      	mov	r2, r3
 80062e0:	88fb      	ldrh	r3, [r7, #6]
 80062e2:	f7fc f997 	bl	8002614 <HAL_DMA_Start_IT>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d009      	beq.n	8006300 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2210      	movs	r2, #16
 80062f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2220      	movs	r2, #32
 80062f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e020      	b.n	8006342 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2240      	movs	r2, #64	@ 0x40
 8006306:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3308      	adds	r3, #8
 800630e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	613b      	str	r3, [r7, #16]
   return(result);
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800631e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3308      	adds	r3, #8
 8006326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006328:	623a      	str	r2, [r7, #32]
 800632a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632c:	69f9      	ldr	r1, [r7, #28]
 800632e:	6a3a      	ldr	r2, [r7, #32]
 8006330:	e841 2300 	strex	r3, r2, [r1]
 8006334:	61bb      	str	r3, [r7, #24]
   return(result);
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e5      	bne.n	8006308 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800633c:	2300      	movs	r3, #0
 800633e:	e000      	b.n	8006342 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006340:	2302      	movs	r3, #2
  }
}
 8006342:	4618      	mov	r0, r3
 8006344:	3728      	adds	r7, #40	@ 0x28
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	080075d3 	.word	0x080075d3
 8006350:	0800766d 	.word	0x0800766d
 8006354:	080077f3 	.word	0x080077f3

08006358 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b0ba      	sub	sp, #232	@ 0xe8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800637e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006382:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006386:	4013      	ands	r3, r2
 8006388:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800638c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006390:	2b00      	cmp	r3, #0
 8006392:	d11b      	bne.n	80063cc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006398:	f003 0320 	and.w	r3, r3, #32
 800639c:	2b00      	cmp	r3, #0
 800639e:	d015      	beq.n	80063cc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80063a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063a4:	f003 0320 	and.w	r3, r3, #32
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d105      	bne.n	80063b8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80063ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d009      	beq.n	80063cc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 8300 	beq.w	80069c2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	4798      	blx	r3
      }
      return;
 80063ca:	e2fa      	b.n	80069c2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80063cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f000 8123 	beq.w	800661c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80063d6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80063da:	4b8d      	ldr	r3, [pc, #564]	@ (8006610 <HAL_UART_IRQHandler+0x2b8>)
 80063dc:	4013      	ands	r3, r2
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d106      	bne.n	80063f0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80063e2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80063e6:	4b8b      	ldr	r3, [pc, #556]	@ (8006614 <HAL_UART_IRQHandler+0x2bc>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 8116 	beq.w	800661c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80063f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063f4:	f003 0301 	and.w	r3, r3, #1
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d011      	beq.n	8006420 <HAL_UART_IRQHandler+0xc8>
 80063fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00b      	beq.n	8006420 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2201      	movs	r2, #1
 800640e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006416:	f043 0201 	orr.w	r2, r3, #1
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b00      	cmp	r3, #0
 800642a:	d011      	beq.n	8006450 <HAL_UART_IRQHandler+0xf8>
 800642c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006430:	f003 0301 	and.w	r3, r3, #1
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00b      	beq.n	8006450 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2202      	movs	r2, #2
 800643e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006446:	f043 0204 	orr.w	r2, r3, #4
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006454:	f003 0304 	and.w	r3, r3, #4
 8006458:	2b00      	cmp	r3, #0
 800645a:	d011      	beq.n	8006480 <HAL_UART_IRQHandler+0x128>
 800645c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00b      	beq.n	8006480 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2204      	movs	r2, #4
 800646e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006476:	f043 0202 	orr.w	r2, r3, #2
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006484:	f003 0308 	and.w	r3, r3, #8
 8006488:	2b00      	cmp	r3, #0
 800648a:	d017      	beq.n	80064bc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800648c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	d105      	bne.n	80064a4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006498:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800649c:	4b5c      	ldr	r3, [pc, #368]	@ (8006610 <HAL_UART_IRQHandler+0x2b8>)
 800649e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00b      	beq.n	80064bc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2208      	movs	r2, #8
 80064aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064b2:	f043 0208 	orr.w	r2, r3, #8
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80064bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d012      	beq.n	80064ee <HAL_UART_IRQHandler+0x196>
 80064c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00c      	beq.n	80064ee <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064e4:	f043 0220 	orr.w	r2, r3, #32
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 8266 	beq.w	80069c6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064fe:	f003 0320 	and.w	r3, r3, #32
 8006502:	2b00      	cmp	r3, #0
 8006504:	d013      	beq.n	800652e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800650a:	f003 0320 	and.w	r3, r3, #32
 800650e:	2b00      	cmp	r3, #0
 8006510:	d105      	bne.n	800651e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006512:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d007      	beq.n	800652e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006534:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006542:	2b40      	cmp	r3, #64	@ 0x40
 8006544:	d005      	beq.n	8006552 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006546:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800654a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800654e:	2b00      	cmp	r3, #0
 8006550:	d054      	beq.n	80065fc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 ffd7 	bl	8007506 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006562:	2b40      	cmp	r3, #64	@ 0x40
 8006564:	d146      	bne.n	80065f4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3308      	adds	r3, #8
 800656c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006570:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006574:	e853 3f00 	ldrex	r3, [r3]
 8006578:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800657c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006584:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3308      	adds	r3, #8
 800658e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006592:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006596:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800659e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80065a2:	e841 2300 	strex	r3, r2, [r1]
 80065a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80065aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1d9      	bne.n	8006566 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d017      	beq.n	80065ec <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065c2:	4a15      	ldr	r2, [pc, #84]	@ (8006618 <HAL_UART_IRQHandler+0x2c0>)
 80065c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fc f8f5 	bl	80027bc <HAL_DMA_Abort_IT>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d019      	beq.n	800660c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80065e6:	4610      	mov	r0, r2
 80065e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065ea:	e00f      	b.n	800660c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f000 fa13 	bl	8006a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065f2:	e00b      	b.n	800660c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 fa0f 	bl	8006a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065fa:	e007      	b.n	800660c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fa0b 	bl	8006a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800660a:	e1dc      	b.n	80069c6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800660c:	bf00      	nop
    return;
 800660e:	e1da      	b.n	80069c6 <HAL_UART_IRQHandler+0x66e>
 8006610:	10000001 	.word	0x10000001
 8006614:	04000120 	.word	0x04000120
 8006618:	08007873 	.word	0x08007873

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006620:	2b01      	cmp	r3, #1
 8006622:	f040 8170 	bne.w	8006906 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 8169 	beq.w	8006906 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006638:	f003 0310 	and.w	r3, r3, #16
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 8162 	beq.w	8006906 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2210      	movs	r2, #16
 8006648:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006654:	2b40      	cmp	r3, #64	@ 0x40
 8006656:	f040 80d8 	bne.w	800680a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006668:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 80af 	beq.w	80067d0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006678:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800667c:	429a      	cmp	r2, r3
 800667e:	f080 80a7 	bcs.w	80067d0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006688:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	f040 8087 	bne.w	80067ae <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80066ac:	e853 3f00 	ldrex	r3, [r3]
 80066b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80066b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80066b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	461a      	mov	r2, r3
 80066c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80066ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80066d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066da:	e841 2300 	strex	r3, r2, [r1]
 80066de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80066e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1da      	bne.n	80066a0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3308      	adds	r3, #8
 80066f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80066fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066fc:	f023 0301 	bic.w	r3, r3, #1
 8006700:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	3308      	adds	r3, #8
 800670a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800670e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006712:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006714:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006716:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800671a:	e841 2300 	strex	r3, r2, [r1]
 800671e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006720:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1e1      	bne.n	80066ea <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3308      	adds	r3, #8
 800672c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800673c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3308      	adds	r3, #8
 8006746:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800674a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800674c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006750:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006752:	e841 2300 	strex	r3, r2, [r1]
 8006756:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006758:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1e3      	bne.n	8006726 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2220      	movs	r2, #32
 8006762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006774:	e853 3f00 	ldrex	r3, [r3]
 8006778:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800677a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800677c:	f023 0310 	bic.w	r3, r3, #16
 8006780:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	461a      	mov	r2, r3
 800678a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800678e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006790:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006792:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006794:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006796:	e841 2300 	strex	r3, r2, [r1]
 800679a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800679c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1e4      	bne.n	800676c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067a8:	4618      	mov	r0, r3
 80067aa:	f7fb ffae 	bl	800270a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2202      	movs	r2, #2
 80067b2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	4619      	mov	r1, r3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7fa fd53 	bl	8001274 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80067ce:	e0fc      	b.n	80069ca <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067da:	429a      	cmp	r2, r3
 80067dc:	f040 80f5 	bne.w	80069ca <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0320 	and.w	r3, r3, #32
 80067ee:	2b20      	cmp	r3, #32
 80067f0:	f040 80eb 	bne.w	80069ca <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2202      	movs	r2, #2
 80067f8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006800:	4619      	mov	r1, r3
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fa fd36 	bl	8001274 <HAL_UARTEx_RxEventCallback>
      return;
 8006808:	e0df      	b.n	80069ca <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006816:	b29b      	uxth	r3, r3
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80d1 	beq.w	80069ce <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800682c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 80cc 	beq.w	80069ce <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800683e:	e853 3f00 	ldrex	r3, [r3]
 8006842:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006846:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800684a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006858:	647b      	str	r3, [r7, #68]	@ 0x44
 800685a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800685e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006860:	e841 2300 	strex	r3, r2, [r1]
 8006864:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1e4      	bne.n	8006836 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3308      	adds	r3, #8
 8006872:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	e853 3f00 	ldrex	r3, [r3]
 800687a:	623b      	str	r3, [r7, #32]
   return(result);
 800687c:	6a3b      	ldr	r3, [r7, #32]
 800687e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006882:	f023 0301 	bic.w	r3, r3, #1
 8006886:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3308      	adds	r3, #8
 8006890:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006894:	633a      	str	r2, [r7, #48]	@ 0x30
 8006896:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006898:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800689a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800689c:	e841 2300 	strex	r3, r2, [r1]
 80068a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1e1      	bne.n	800686c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2220      	movs	r2, #32
 80068ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f023 0310 	bic.w	r3, r3, #16
 80068d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	461a      	mov	r2, r3
 80068da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80068de:	61fb      	str	r3, [r7, #28]
 80068e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e2:	69b9      	ldr	r1, [r7, #24]
 80068e4:	69fa      	ldr	r2, [r7, #28]
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	617b      	str	r3, [r7, #20]
   return(result);
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e4      	bne.n	80068bc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2202      	movs	r2, #2
 80068f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068fc:	4619      	mov	r1, r3
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7fa fcb8 	bl	8001274 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006904:	e063      	b.n	80069ce <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800690a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00e      	beq.n	8006930 <HAL_UART_IRQHandler+0x5d8>
 8006912:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d008      	beq.n	8006930 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006926:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 ffdf 	bl	80078ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800692e:	e051      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006938:	2b00      	cmp	r3, #0
 800693a:	d014      	beq.n	8006966 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800693c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006944:	2b00      	cmp	r3, #0
 8006946:	d105      	bne.n	8006954 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800694c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006958:	2b00      	cmp	r3, #0
 800695a:	d03a      	beq.n	80069d2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	4798      	blx	r3
    }
    return;
 8006964:	e035      	b.n	80069d2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800696a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d009      	beq.n	8006986 <HAL_UART_IRQHandler+0x62e>
 8006972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 ff89 	bl	8007896 <UART_EndTransmit_IT>
    return;
 8006984:	e026      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800698a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800698e:	2b00      	cmp	r3, #0
 8006990:	d009      	beq.n	80069a6 <HAL_UART_IRQHandler+0x64e>
 8006992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006996:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d003      	beq.n	80069a6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 ffb8 	bl	8007914 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069a4:	e016      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80069a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d010      	beq.n	80069d4 <HAL_UART_IRQHandler+0x67c>
 80069b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	da0c      	bge.n	80069d4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 ffa0 	bl	8007900 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069c0:	e008      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80069c2:	bf00      	nop
 80069c4:	e006      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
    return;
 80069c6:	bf00      	nop
 80069c8:	e004      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80069ca:	bf00      	nop
 80069cc:	e002      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
      return;
 80069ce:	bf00      	nop
 80069d0:	e000      	b.n	80069d4 <HAL_UART_IRQHandler+0x67c>
    return;
 80069d2:	bf00      	nop
  }
}
 80069d4:	37e8      	adds	r7, #232	@ 0xe8
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop

080069dc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a30:	b08c      	sub	sp, #48	@ 0x30
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	689a      	ldr	r2, [r3, #8]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	431a      	orrs	r2, r3
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	4bab      	ldr	r3, [pc, #684]	@ (8006d08 <UART_SetConfig+0x2dc>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a64:	430b      	orrs	r3, r1
 8006a66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4aa0      	ldr	r2, [pc, #640]	@ (8006d0c <UART_SetConfig+0x2e0>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d004      	beq.n	8006a98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a94:	4313      	orrs	r3, r2
 8006a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006aa2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006aac:	430b      	orrs	r3, r1
 8006aae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab6:	f023 010f 	bic.w	r1, r3, #15
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a91      	ldr	r2, [pc, #580]	@ (8006d10 <UART_SetConfig+0x2e4>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d125      	bne.n	8006b1c <UART_SetConfig+0xf0>
 8006ad0:	4b90      	ldr	r3, [pc, #576]	@ (8006d14 <UART_SetConfig+0x2e8>)
 8006ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad6:	f003 0303 	and.w	r3, r3, #3
 8006ada:	2b03      	cmp	r3, #3
 8006adc:	d81a      	bhi.n	8006b14 <UART_SetConfig+0xe8>
 8006ade:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae4 <UART_SetConfig+0xb8>)
 8006ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae4:	08006af5 	.word	0x08006af5
 8006ae8:	08006b05 	.word	0x08006b05
 8006aec:	08006afd 	.word	0x08006afd
 8006af0:	08006b0d 	.word	0x08006b0d
 8006af4:	2301      	movs	r3, #1
 8006af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006afa:	e0d6      	b.n	8006caa <UART_SetConfig+0x27e>
 8006afc:	2302      	movs	r3, #2
 8006afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b02:	e0d2      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b04:	2304      	movs	r3, #4
 8006b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b0a:	e0ce      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b0c:	2308      	movs	r3, #8
 8006b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b12:	e0ca      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b14:	2310      	movs	r3, #16
 8006b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b1a:	e0c6      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a7d      	ldr	r2, [pc, #500]	@ (8006d18 <UART_SetConfig+0x2ec>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d138      	bne.n	8006b98 <UART_SetConfig+0x16c>
 8006b26:	4b7b      	ldr	r3, [pc, #492]	@ (8006d14 <UART_SetConfig+0x2e8>)
 8006b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b2c:	f003 030c 	and.w	r3, r3, #12
 8006b30:	2b0c      	cmp	r3, #12
 8006b32:	d82d      	bhi.n	8006b90 <UART_SetConfig+0x164>
 8006b34:	a201      	add	r2, pc, #4	@ (adr r2, 8006b3c <UART_SetConfig+0x110>)
 8006b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3a:	bf00      	nop
 8006b3c:	08006b71 	.word	0x08006b71
 8006b40:	08006b91 	.word	0x08006b91
 8006b44:	08006b91 	.word	0x08006b91
 8006b48:	08006b91 	.word	0x08006b91
 8006b4c:	08006b81 	.word	0x08006b81
 8006b50:	08006b91 	.word	0x08006b91
 8006b54:	08006b91 	.word	0x08006b91
 8006b58:	08006b91 	.word	0x08006b91
 8006b5c:	08006b79 	.word	0x08006b79
 8006b60:	08006b91 	.word	0x08006b91
 8006b64:	08006b91 	.word	0x08006b91
 8006b68:	08006b91 	.word	0x08006b91
 8006b6c:	08006b89 	.word	0x08006b89
 8006b70:	2300      	movs	r3, #0
 8006b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b76:	e098      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b7e:	e094      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b80:	2304      	movs	r3, #4
 8006b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b86:	e090      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b88:	2308      	movs	r3, #8
 8006b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b8e:	e08c      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b90:	2310      	movs	r3, #16
 8006b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b96:	e088      	b.n	8006caa <UART_SetConfig+0x27e>
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a5f      	ldr	r2, [pc, #380]	@ (8006d1c <UART_SetConfig+0x2f0>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d125      	bne.n	8006bee <UART_SetConfig+0x1c2>
 8006ba2:	4b5c      	ldr	r3, [pc, #368]	@ (8006d14 <UART_SetConfig+0x2e8>)
 8006ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006bac:	2b30      	cmp	r3, #48	@ 0x30
 8006bae:	d016      	beq.n	8006bde <UART_SetConfig+0x1b2>
 8006bb0:	2b30      	cmp	r3, #48	@ 0x30
 8006bb2:	d818      	bhi.n	8006be6 <UART_SetConfig+0x1ba>
 8006bb4:	2b20      	cmp	r3, #32
 8006bb6:	d00a      	beq.n	8006bce <UART_SetConfig+0x1a2>
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	d814      	bhi.n	8006be6 <UART_SetConfig+0x1ba>
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d002      	beq.n	8006bc6 <UART_SetConfig+0x19a>
 8006bc0:	2b10      	cmp	r3, #16
 8006bc2:	d008      	beq.n	8006bd6 <UART_SetConfig+0x1aa>
 8006bc4:	e00f      	b.n	8006be6 <UART_SetConfig+0x1ba>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bcc:	e06d      	b.n	8006caa <UART_SetConfig+0x27e>
 8006bce:	2302      	movs	r3, #2
 8006bd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bd4:	e069      	b.n	8006caa <UART_SetConfig+0x27e>
 8006bd6:	2304      	movs	r3, #4
 8006bd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bdc:	e065      	b.n	8006caa <UART_SetConfig+0x27e>
 8006bde:	2308      	movs	r3, #8
 8006be0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006be4:	e061      	b.n	8006caa <UART_SetConfig+0x27e>
 8006be6:	2310      	movs	r3, #16
 8006be8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bec:	e05d      	b.n	8006caa <UART_SetConfig+0x27e>
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a4b      	ldr	r2, [pc, #300]	@ (8006d20 <UART_SetConfig+0x2f4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d125      	bne.n	8006c44 <UART_SetConfig+0x218>
 8006bf8:	4b46      	ldr	r3, [pc, #280]	@ (8006d14 <UART_SetConfig+0x2e8>)
 8006bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bfe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c02:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c04:	d016      	beq.n	8006c34 <UART_SetConfig+0x208>
 8006c06:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c08:	d818      	bhi.n	8006c3c <UART_SetConfig+0x210>
 8006c0a:	2b80      	cmp	r3, #128	@ 0x80
 8006c0c:	d00a      	beq.n	8006c24 <UART_SetConfig+0x1f8>
 8006c0e:	2b80      	cmp	r3, #128	@ 0x80
 8006c10:	d814      	bhi.n	8006c3c <UART_SetConfig+0x210>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <UART_SetConfig+0x1f0>
 8006c16:	2b40      	cmp	r3, #64	@ 0x40
 8006c18:	d008      	beq.n	8006c2c <UART_SetConfig+0x200>
 8006c1a:	e00f      	b.n	8006c3c <UART_SetConfig+0x210>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c22:	e042      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c24:	2302      	movs	r3, #2
 8006c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c2a:	e03e      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c32:	e03a      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c34:	2308      	movs	r3, #8
 8006c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c3a:	e036      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c3c:	2310      	movs	r3, #16
 8006c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c42:	e032      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a30      	ldr	r2, [pc, #192]	@ (8006d0c <UART_SetConfig+0x2e0>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d12a      	bne.n	8006ca4 <UART_SetConfig+0x278>
 8006c4e:	4b31      	ldr	r3, [pc, #196]	@ (8006d14 <UART_SetConfig+0x2e8>)
 8006c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006c58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c5c:	d01a      	beq.n	8006c94 <UART_SetConfig+0x268>
 8006c5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c62:	d81b      	bhi.n	8006c9c <UART_SetConfig+0x270>
 8006c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c68:	d00c      	beq.n	8006c84 <UART_SetConfig+0x258>
 8006c6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c6e:	d815      	bhi.n	8006c9c <UART_SetConfig+0x270>
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d003      	beq.n	8006c7c <UART_SetConfig+0x250>
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c78:	d008      	beq.n	8006c8c <UART_SetConfig+0x260>
 8006c7a:	e00f      	b.n	8006c9c <UART_SetConfig+0x270>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c82:	e012      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c84:	2302      	movs	r3, #2
 8006c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c8a:	e00e      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c8c:	2304      	movs	r3, #4
 8006c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c92:	e00a      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c94:	2308      	movs	r3, #8
 8006c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9a:	e006      	b.n	8006caa <UART_SetConfig+0x27e>
 8006c9c:	2310      	movs	r3, #16
 8006c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ca2:	e002      	b.n	8006caa <UART_SetConfig+0x27e>
 8006ca4:	2310      	movs	r3, #16
 8006ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a17      	ldr	r2, [pc, #92]	@ (8006d0c <UART_SetConfig+0x2e0>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	f040 80a8 	bne.w	8006e06 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006cb6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006cba:	2b08      	cmp	r3, #8
 8006cbc:	d834      	bhi.n	8006d28 <UART_SetConfig+0x2fc>
 8006cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006cc4 <UART_SetConfig+0x298>)
 8006cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc4:	08006ce9 	.word	0x08006ce9
 8006cc8:	08006d29 	.word	0x08006d29
 8006ccc:	08006cf1 	.word	0x08006cf1
 8006cd0:	08006d29 	.word	0x08006d29
 8006cd4:	08006cf7 	.word	0x08006cf7
 8006cd8:	08006d29 	.word	0x08006d29
 8006cdc:	08006d29 	.word	0x08006d29
 8006ce0:	08006d29 	.word	0x08006d29
 8006ce4:	08006cff 	.word	0x08006cff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ce8:	f7ff f804 	bl	8005cf4 <HAL_RCC_GetPCLK1Freq>
 8006cec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cee:	e021      	b.n	8006d34 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8006d24 <UART_SetConfig+0x2f8>)
 8006cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006cf4:	e01e      	b.n	8006d34 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cf6:	f7fe ff8f 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8006cfa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cfc:	e01a      	b.n	8006d34 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d04:	e016      	b.n	8006d34 <UART_SetConfig+0x308>
 8006d06:	bf00      	nop
 8006d08:	cfff69f3 	.word	0xcfff69f3
 8006d0c:	40008000 	.word	0x40008000
 8006d10:	40013800 	.word	0x40013800
 8006d14:	40021000 	.word	0x40021000
 8006d18:	40004400 	.word	0x40004400
 8006d1c:	40004800 	.word	0x40004800
 8006d20:	40004c00 	.word	0x40004c00
 8006d24:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d32:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f000 812a 	beq.w	8006f90 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d40:	4a9e      	ldr	r2, [pc, #632]	@ (8006fbc <UART_SetConfig+0x590>)
 8006d42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d46:	461a      	mov	r2, r3
 8006d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d4e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	685a      	ldr	r2, [r3, #4]
 8006d54:	4613      	mov	r3, r2
 8006d56:	005b      	lsls	r3, r3, #1
 8006d58:	4413      	add	r3, r2
 8006d5a:	69ba      	ldr	r2, [r7, #24]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d305      	bcc.n	8006d6c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d66:	69ba      	ldr	r2, [r7, #24]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d903      	bls.n	8006d74 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d72:	e10d      	b.n	8006f90 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d76:	2200      	movs	r2, #0
 8006d78:	60bb      	str	r3, [r7, #8]
 8006d7a:	60fa      	str	r2, [r7, #12]
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d80:	4a8e      	ldr	r2, [pc, #568]	@ (8006fbc <UART_SetConfig+0x590>)
 8006d82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	2200      	movs	r2, #0
 8006d8a:	603b      	str	r3, [r7, #0]
 8006d8c:	607a      	str	r2, [r7, #4]
 8006d8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d92:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d96:	f7f9 fa3f 	bl	8000218 <__aeabi_uldivmod>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	4610      	mov	r0, r2
 8006da0:	4619      	mov	r1, r3
 8006da2:	f04f 0200 	mov.w	r2, #0
 8006da6:	f04f 0300 	mov.w	r3, #0
 8006daa:	020b      	lsls	r3, r1, #8
 8006dac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006db0:	0202      	lsls	r2, r0, #8
 8006db2:	6979      	ldr	r1, [r7, #20]
 8006db4:	6849      	ldr	r1, [r1, #4]
 8006db6:	0849      	lsrs	r1, r1, #1
 8006db8:	2000      	movs	r0, #0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	eb12 0804 	adds.w	r8, r2, r4
 8006dc2:	eb43 0905 	adc.w	r9, r3, r5
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	469a      	mov	sl, r3
 8006dce:	4693      	mov	fp, r2
 8006dd0:	4652      	mov	r2, sl
 8006dd2:	465b      	mov	r3, fp
 8006dd4:	4640      	mov	r0, r8
 8006dd6:	4649      	mov	r1, r9
 8006dd8:	f7f9 fa1e 	bl	8000218 <__aeabi_uldivmod>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4613      	mov	r3, r2
 8006de2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006de4:	6a3b      	ldr	r3, [r7, #32]
 8006de6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dea:	d308      	bcc.n	8006dfe <UART_SetConfig+0x3d2>
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006df2:	d204      	bcs.n	8006dfe <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	6a3a      	ldr	r2, [r7, #32]
 8006dfa:	60da      	str	r2, [r3, #12]
 8006dfc:	e0c8      	b.n	8006f90 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006e04:	e0c4      	b.n	8006f90 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	69db      	ldr	r3, [r3, #28]
 8006e0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e0e:	d167      	bne.n	8006ee0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006e10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d828      	bhi.n	8006e6a <UART_SetConfig+0x43e>
 8006e18:	a201      	add	r2, pc, #4	@ (adr r2, 8006e20 <UART_SetConfig+0x3f4>)
 8006e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1e:	bf00      	nop
 8006e20:	08006e45 	.word	0x08006e45
 8006e24:	08006e4d 	.word	0x08006e4d
 8006e28:	08006e55 	.word	0x08006e55
 8006e2c:	08006e6b 	.word	0x08006e6b
 8006e30:	08006e5b 	.word	0x08006e5b
 8006e34:	08006e6b 	.word	0x08006e6b
 8006e38:	08006e6b 	.word	0x08006e6b
 8006e3c:	08006e6b 	.word	0x08006e6b
 8006e40:	08006e63 	.word	0x08006e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e44:	f7fe ff56 	bl	8005cf4 <HAL_RCC_GetPCLK1Freq>
 8006e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e4a:	e014      	b.n	8006e76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e4c:	f7fe ff68 	bl	8005d20 <HAL_RCC_GetPCLK2Freq>
 8006e50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e52:	e010      	b.n	8006e76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e54:	4b5a      	ldr	r3, [pc, #360]	@ (8006fc0 <UART_SetConfig+0x594>)
 8006e56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e58:	e00d      	b.n	8006e76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e5a:	f7fe fedd 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8006e5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e60:	e009      	b.n	8006e76 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e68:	e005      	b.n	8006e76 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 8089 	beq.w	8006f90 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e82:	4a4e      	ldr	r2, [pc, #312]	@ (8006fbc <UART_SetConfig+0x590>)
 8006e84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e90:	005a      	lsls	r2, r3, #1
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	085b      	lsrs	r3, r3, #1
 8006e98:	441a      	add	r2, r3
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	2b0f      	cmp	r3, #15
 8006ea8:	d916      	bls.n	8006ed8 <UART_SetConfig+0x4ac>
 8006eaa:	6a3b      	ldr	r3, [r7, #32]
 8006eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eb0:	d212      	bcs.n	8006ed8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eb2:	6a3b      	ldr	r3, [r7, #32]
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	f023 030f 	bic.w	r3, r3, #15
 8006eba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ebc:	6a3b      	ldr	r3, [r7, #32]
 8006ebe:	085b      	lsrs	r3, r3, #1
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	f003 0307 	and.w	r3, r3, #7
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	8bfb      	ldrh	r3, [r7, #30]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	8bfa      	ldrh	r2, [r7, #30]
 8006ed4:	60da      	str	r2, [r3, #12]
 8006ed6:	e05b      	b.n	8006f90 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ede:	e057      	b.n	8006f90 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ee0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ee4:	2b08      	cmp	r3, #8
 8006ee6:	d828      	bhi.n	8006f3a <UART_SetConfig+0x50e>
 8006ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef0 <UART_SetConfig+0x4c4>)
 8006eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eee:	bf00      	nop
 8006ef0:	08006f15 	.word	0x08006f15
 8006ef4:	08006f1d 	.word	0x08006f1d
 8006ef8:	08006f25 	.word	0x08006f25
 8006efc:	08006f3b 	.word	0x08006f3b
 8006f00:	08006f2b 	.word	0x08006f2b
 8006f04:	08006f3b 	.word	0x08006f3b
 8006f08:	08006f3b 	.word	0x08006f3b
 8006f0c:	08006f3b 	.word	0x08006f3b
 8006f10:	08006f33 	.word	0x08006f33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f14:	f7fe feee 	bl	8005cf4 <HAL_RCC_GetPCLK1Freq>
 8006f18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f1a:	e014      	b.n	8006f46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f1c:	f7fe ff00 	bl	8005d20 <HAL_RCC_GetPCLK2Freq>
 8006f20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f22:	e010      	b.n	8006f46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f24:	4b26      	ldr	r3, [pc, #152]	@ (8006fc0 <UART_SetConfig+0x594>)
 8006f26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f28:	e00d      	b.n	8006f46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f2a:	f7fe fe75 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8006f2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f30:	e009      	b.n	8006f46 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f38:	e005      	b.n	8006f46 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f44:	bf00      	nop
    }

    if (pclk != 0U)
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d021      	beq.n	8006f90 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f50:	4a1a      	ldr	r2, [pc, #104]	@ (8006fbc <UART_SetConfig+0x590>)
 8006f52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f56:	461a      	mov	r2, r3
 8006f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	085b      	lsrs	r3, r3, #1
 8006f64:	441a      	add	r2, r3
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f6e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f70:	6a3b      	ldr	r3, [r7, #32]
 8006f72:	2b0f      	cmp	r3, #15
 8006f74:	d909      	bls.n	8006f8a <UART_SetConfig+0x55e>
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f7c:	d205      	bcs.n	8006f8a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f7e:	6a3b      	ldr	r3, [r7, #32]
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	60da      	str	r2, [r3, #12]
 8006f88:	e002      	b.n	8006f90 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006fac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3730      	adds	r7, #48	@ 0x30
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fba:	bf00      	nop
 8006fbc:	08007c98 	.word	0x08007c98
 8006fc0:	00f42400 	.word	0x00f42400

08006fc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd0:	f003 0308 	and.w	r3, r3, #8
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00a      	beq.n	8006fee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	430a      	orrs	r2, r1
 8006fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00a      	beq.n	8007010 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007014:	f003 0302 	and.w	r3, r3, #2
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00a      	beq.n	8007032 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	430a      	orrs	r2, r1
 8007030:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007036:	f003 0304 	and.w	r3, r3, #4
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00a      	beq.n	8007054 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007058:	f003 0310 	and.w	r3, r3, #16
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00a      	beq.n	8007076 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707a:	f003 0320 	and.w	r3, r3, #32
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00a      	beq.n	8007098 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	430a      	orrs	r2, r1
 8007096:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800709c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d01a      	beq.n	80070da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070c2:	d10a      	bne.n	80070da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00a      	beq.n	80070fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	430a      	orrs	r2, r1
 80070fa:	605a      	str	r2, [r3, #4]
  }
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b098      	sub	sp, #96	@ 0x60
 800710c:	af02      	add	r7, sp, #8
 800710e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007118:	f7fa fde8 	bl	8001cec <HAL_GetTick>
 800711c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0308 	and.w	r3, r3, #8
 8007128:	2b08      	cmp	r3, #8
 800712a:	d12f      	bne.n	800718c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800712c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007134:	2200      	movs	r2, #0
 8007136:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f88e 	bl	800725c <UART_WaitOnFlagUntilTimeout>
 8007140:	4603      	mov	r3, r0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d022      	beq.n	800718c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714e:	e853 3f00 	ldrex	r3, [r3]
 8007152:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007156:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800715a:	653b      	str	r3, [r7, #80]	@ 0x50
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	461a      	mov	r2, r3
 8007162:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007164:	647b      	str	r3, [r7, #68]	@ 0x44
 8007166:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800716a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e6      	bne.n	8007146 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2220      	movs	r2, #32
 800717c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e063      	b.n	8007254 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0304 	and.w	r3, r3, #4
 8007196:	2b04      	cmp	r3, #4
 8007198:	d149      	bne.n	800722e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800719a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071a2:	2200      	movs	r2, #0
 80071a4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f857 	bl	800725c <UART_WaitOnFlagUntilTimeout>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d03c      	beq.n	800722e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	e853 3f00 	ldrex	r3, [r3]
 80071c0:	623b      	str	r3, [r7, #32]
   return(result);
 80071c2:	6a3b      	ldr	r3, [r7, #32]
 80071c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	461a      	mov	r2, r3
 80071d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80071d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071da:	e841 2300 	strex	r3, r2, [r1]
 80071de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1e6      	bne.n	80071b4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3308      	adds	r3, #8
 80071ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f023 0301 	bic.w	r3, r3, #1
 80071fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3308      	adds	r3, #8
 8007204:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007206:	61fa      	str	r2, [r7, #28]
 8007208:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720a:	69b9      	ldr	r1, [r7, #24]
 800720c:	69fa      	ldr	r2, [r7, #28]
 800720e:	e841 2300 	strex	r3, r2, [r1]
 8007212:	617b      	str	r3, [r7, #20]
   return(result);
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1e5      	bne.n	80071e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2220      	movs	r2, #32
 800721e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e012      	b.n	8007254 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2220      	movs	r2, #32
 8007232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2220      	movs	r2, #32
 800723a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3758      	adds	r7, #88	@ 0x58
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	4613      	mov	r3, r2
 800726a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800726c:	e04f      	b.n	800730e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007274:	d04b      	beq.n	800730e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007276:	f7fa fd39 	bl	8001cec <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	429a      	cmp	r2, r3
 8007284:	d302      	bcc.n	800728c <UART_WaitOnFlagUntilTimeout+0x30>
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e04e      	b.n	800732e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0304 	and.w	r3, r3, #4
 800729a:	2b00      	cmp	r3, #0
 800729c:	d037      	beq.n	800730e <UART_WaitOnFlagUntilTimeout+0xb2>
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b80      	cmp	r3, #128	@ 0x80
 80072a2:	d034      	beq.n	800730e <UART_WaitOnFlagUntilTimeout+0xb2>
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	2b40      	cmp	r3, #64	@ 0x40
 80072a8:	d031      	beq.n	800730e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	69db      	ldr	r3, [r3, #28]
 80072b0:	f003 0308 	and.w	r3, r3, #8
 80072b4:	2b08      	cmp	r3, #8
 80072b6:	d110      	bne.n	80072da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2208      	movs	r2, #8
 80072be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f000 f920 	bl	8007506 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2208      	movs	r2, #8
 80072ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e029      	b.n	800732e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	69db      	ldr	r3, [r3, #28]
 80072e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072e8:	d111      	bne.n	800730e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 f906 	bl	8007506 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2220      	movs	r2, #32
 80072fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e00f      	b.n	800732e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	69da      	ldr	r2, [r3, #28]
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	4013      	ands	r3, r2
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	429a      	cmp	r2, r3
 800731c:	bf0c      	ite	eq
 800731e:	2301      	moveq	r3, #1
 8007320:	2300      	movne	r3, #0
 8007322:	b2db      	uxtb	r3, r3
 8007324:	461a      	mov	r2, r3
 8007326:	79fb      	ldrb	r3, [r7, #7]
 8007328:	429a      	cmp	r2, r3
 800732a:	d0a0      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
	...

08007338 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b096      	sub	sp, #88	@ 0x58
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	4613      	mov	r3, r2
 8007344:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	88fa      	ldrh	r2, [r7, #6]
 8007350:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2222      	movs	r2, #34	@ 0x22
 8007360:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800736a:	2b00      	cmp	r3, #0
 800736c:	d02d      	beq.n	80073ca <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007374:	4a40      	ldr	r2, [pc, #256]	@ (8007478 <UART_Start_Receive_DMA+0x140>)
 8007376:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800737e:	4a3f      	ldr	r2, [pc, #252]	@ (800747c <UART_Start_Receive_DMA+0x144>)
 8007380:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007388:	4a3d      	ldr	r2, [pc, #244]	@ (8007480 <UART_Start_Receive_DMA+0x148>)
 800738a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007392:	2200      	movs	r2, #0
 8007394:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	3324      	adds	r3, #36	@ 0x24
 80073a2:	4619      	mov	r1, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a8:	461a      	mov	r2, r3
 80073aa:	88fb      	ldrh	r3, [r7, #6]
 80073ac:	f7fb f932 	bl	8002614 <HAL_DMA_Start_IT>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d009      	beq.n	80073ca <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2210      	movs	r2, #16
 80073ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2220      	movs	r2, #32
 80073c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e051      	b.n	800746e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d018      	beq.n	8007404 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073da:	e853 3f00 	ldrex	r3, [r3]
 80073de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80073e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	461a      	mov	r2, r3
 80073ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073f2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80073f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073f8:	e841 2300 	strex	r3, r2, [r1]
 80073fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80073fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1e6      	bne.n	80073d2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	3308      	adds	r3, #8
 800740a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800740e:	e853 3f00 	ldrex	r3, [r3]
 8007412:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007416:	f043 0301 	orr.w	r3, r3, #1
 800741a:	653b      	str	r3, [r7, #80]	@ 0x50
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3308      	adds	r3, #8
 8007422:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007424:	637a      	str	r2, [r7, #52]	@ 0x34
 8007426:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007428:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800742a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800742c:	e841 2300 	strex	r3, r2, [r1]
 8007430:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e5      	bne.n	8007404 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	3308      	adds	r3, #8
 800743e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	e853 3f00 	ldrex	r3, [r3]
 8007446:	613b      	str	r3, [r7, #16]
   return(result);
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800744e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3308      	adds	r3, #8
 8007456:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007458:	623a      	str	r2, [r7, #32]
 800745a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745c:	69f9      	ldr	r1, [r7, #28]
 800745e:	6a3a      	ldr	r2, [r7, #32]
 8007460:	e841 2300 	strex	r3, r2, [r1]
 8007464:	61bb      	str	r3, [r7, #24]
   return(result);
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d1e5      	bne.n	8007438 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3758      	adds	r7, #88	@ 0x58
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	08007689 	.word	0x08007689
 800747c:	080077b5 	.word	0x080077b5
 8007480:	080077f3 	.word	0x080077f3

08007484 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007484:	b480      	push	{r7}
 8007486:	b08f      	sub	sp, #60	@ 0x3c
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	6a3b      	ldr	r3, [r7, #32]
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	61fb      	str	r3, [r7, #28]
   return(result);
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80074a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074b2:	e841 2300 	strex	r3, r2, [r1]
 80074b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1e6      	bne.n	800748c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3308      	adds	r3, #8
 80074c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80074d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	3308      	adds	r3, #8
 80074dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074de:	61ba      	str	r2, [r7, #24]
 80074e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	6979      	ldr	r1, [r7, #20]
 80074e4:	69ba      	ldr	r2, [r7, #24]
 80074e6:	e841 2300 	strex	r3, r2, [r1]
 80074ea:	613b      	str	r3, [r7, #16]
   return(result);
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e5      	bne.n	80074be <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2220      	movs	r2, #32
 80074f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80074fa:	bf00      	nop
 80074fc:	373c      	adds	r7, #60	@ 0x3c
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr

08007506 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007506:	b480      	push	{r7}
 8007508:	b095      	sub	sp, #84	@ 0x54
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007516:	e853 3f00 	ldrex	r3, [r3]
 800751a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800751c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007522:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	461a      	mov	r2, r3
 800752a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800752c:	643b      	str	r3, [r7, #64]	@ 0x40
 800752e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007530:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007532:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007534:	e841 2300 	strex	r3, r2, [r1]
 8007538:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800753a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1e6      	bne.n	800750e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3308      	adds	r3, #8
 8007546:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	6a3b      	ldr	r3, [r7, #32]
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007556:	f023 0301 	bic.w	r3, r3, #1
 800755a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3308      	adds	r3, #8
 8007562:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007564:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007566:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007568:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800756a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800756c:	e841 2300 	strex	r3, r2, [r1]
 8007570:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1e3      	bne.n	8007540 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800757c:	2b01      	cmp	r3, #1
 800757e:	d118      	bne.n	80075b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	e853 3f00 	ldrex	r3, [r3]
 800758c:	60bb      	str	r3, [r7, #8]
   return(result);
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	f023 0310 	bic.w	r3, r3, #16
 8007594:	647b      	str	r3, [r7, #68]	@ 0x44
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	461a      	mov	r2, r3
 800759c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800759e:	61bb      	str	r3, [r7, #24]
 80075a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a2:	6979      	ldr	r1, [r7, #20]
 80075a4:	69ba      	ldr	r2, [r7, #24]
 80075a6:	e841 2300 	strex	r3, r2, [r1]
 80075aa:	613b      	str	r3, [r7, #16]
   return(result);
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1e6      	bne.n	8007580 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2220      	movs	r2, #32
 80075b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80075c6:	bf00      	nop
 80075c8:	3754      	adds	r7, #84	@ 0x54
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b090      	sub	sp, #64	@ 0x40
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075de:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f003 0320 	and.w	r3, r3, #32
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d137      	bne.n	800765e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80075ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f0:	2200      	movs	r2, #0
 80075f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3308      	adds	r3, #8
 80075fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	623b      	str	r3, [r7, #32]
   return(result);
 8007606:	6a3b      	ldr	r3, [r7, #32]
 8007608:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800760c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800760e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	3308      	adds	r3, #8
 8007614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007616:	633a      	str	r2, [r7, #48]	@ 0x30
 8007618:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800761c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800761e:	e841 2300 	strex	r3, r2, [r1]
 8007622:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e5      	bne.n	80075f6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800762a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	e853 3f00 	ldrex	r3, [r3]
 8007636:	60fb      	str	r3, [r7, #12]
   return(result);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800763e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	461a      	mov	r2, r3
 8007646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007648:	61fb      	str	r3, [r7, #28]
 800764a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764c:	69b9      	ldr	r1, [r7, #24]
 800764e:	69fa      	ldr	r2, [r7, #28]
 8007650:	e841 2300 	strex	r3, r2, [r1]
 8007654:	617b      	str	r3, [r7, #20]
   return(result);
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e6      	bne.n	800762a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800765c:	e002      	b.n	8007664 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800765e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007660:	f7f9 fdda 	bl	8001218 <HAL_UART_TxCpltCallback>
}
 8007664:	bf00      	nop
 8007666:	3740      	adds	r7, #64	@ 0x40
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007678:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	f7ff f9ae 	bl	80069dc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007680:	bf00      	nop
 8007682:	3710      	adds	r7, #16
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b09c      	sub	sp, #112	@ 0x70
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007694:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0320 	and.w	r3, r3, #32
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d171      	bne.n	8007788 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80076a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076b4:	e853 3f00 	ldrex	r3, [r3]
 80076b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	461a      	mov	r2, r3
 80076c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80076d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80076d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1e6      	bne.n	80076ac <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	3308      	adds	r3, #8
 80076e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e8:	e853 3f00 	ldrex	r3, [r3]
 80076ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f0:	f023 0301 	bic.w	r3, r3, #1
 80076f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80076f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3308      	adds	r3, #8
 80076fc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80076fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8007700:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007702:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007704:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007706:	e841 2300 	strex	r3, r2, [r1]
 800770a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800770c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1e5      	bne.n	80076de <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3308      	adds	r3, #8
 8007718:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	623b      	str	r3, [r7, #32]
   return(result);
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007728:	663b      	str	r3, [r7, #96]	@ 0x60
 800772a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3308      	adds	r3, #8
 8007730:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007732:	633a      	str	r2, [r7, #48]	@ 0x30
 8007734:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007736:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e5      	bne.n	8007712 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007748:	2220      	movs	r2, #32
 800774a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800774e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007750:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007752:	2b01      	cmp	r3, #1
 8007754:	d118      	bne.n	8007788 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	e853 3f00 	ldrex	r3, [r3]
 8007762:	60fb      	str	r3, [r7, #12]
   return(result);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f023 0310 	bic.w	r3, r3, #16
 800776a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800776c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	461a      	mov	r2, r3
 8007772:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007774:	61fb      	str	r3, [r7, #28]
 8007776:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	69b9      	ldr	r1, [r7, #24]
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	617b      	str	r3, [r7, #20]
   return(result);
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e6      	bne.n	8007756 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800778a:	2200      	movs	r2, #0
 800778c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800778e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007790:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007792:	2b01      	cmp	r3, #1
 8007794:	d107      	bne.n	80077a6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007798:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800779c:	4619      	mov	r1, r3
 800779e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80077a0:	f7f9 fd68 	bl	8001274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077a4:	e002      	b.n	80077ac <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80077a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80077a8:	f7ff f922 	bl	80069f0 <HAL_UART_RxCpltCallback>
}
 80077ac:	bf00      	nop
 80077ae:	3770      	adds	r7, #112	@ 0x70
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2201      	movs	r2, #1
 80077c6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d109      	bne.n	80077e4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077d6:	085b      	lsrs	r3, r3, #1
 80077d8:	b29b      	uxth	r3, r3
 80077da:	4619      	mov	r1, r3
 80077dc:	68f8      	ldr	r0, [r7, #12]
 80077de:	f7f9 fd49 	bl	8001274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80077e2:	e002      	b.n	80077ea <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f7ff f90d 	bl	8006a04 <HAL_UART_RxHalfCpltCallback>
}
 80077ea:	bf00      	nop
 80077ec:	3710      	adds	r7, #16
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b086      	sub	sp, #24
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077fe:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007806:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800780e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800781a:	2b80      	cmp	r3, #128	@ 0x80
 800781c:	d109      	bne.n	8007832 <UART_DMAError+0x40>
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	2b21      	cmp	r3, #33	@ 0x21
 8007822:	d106      	bne.n	8007832 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	2200      	movs	r2, #0
 8007828:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800782c:	6978      	ldr	r0, [r7, #20]
 800782e:	f7ff fe29 	bl	8007484 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783c:	2b40      	cmp	r3, #64	@ 0x40
 800783e:	d109      	bne.n	8007854 <UART_DMAError+0x62>
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2b22      	cmp	r3, #34	@ 0x22
 8007844:	d106      	bne.n	8007854 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2200      	movs	r2, #0
 800784a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800784e:	6978      	ldr	r0, [r7, #20]
 8007850:	f7ff fe59 	bl	8007506 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800785a:	f043 0210 	orr.w	r2, r3, #16
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007864:	6978      	ldr	r0, [r7, #20]
 8007866:	f7ff f8d7 	bl	8006a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800786a:	bf00      	nop
 800786c:	3718      	adds	r7, #24
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b084      	sub	sp, #16
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800787e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2200      	movs	r2, #0
 8007884:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f7ff f8c5 	bl	8006a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800788e:	bf00      	nop
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b088      	sub	sp, #32
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	e853 3f00 	ldrex	r3, [r3]
 80078aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078b2:	61fb      	str	r3, [r7, #28]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	461a      	mov	r2, r3
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	61bb      	str	r3, [r7, #24]
 80078be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c0:	6979      	ldr	r1, [r7, #20]
 80078c2:	69ba      	ldr	r2, [r7, #24]
 80078c4:	e841 2300 	strex	r3, r2, [r1]
 80078c8:	613b      	str	r3, [r7, #16]
   return(result);
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1e6      	bne.n	800789e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2220      	movs	r2, #32
 80078d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f7f9 fc9a 	bl	8001218 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078e4:	bf00      	nop
 80078e6:	3720      	adds	r7, #32
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007936:	2b01      	cmp	r3, #1
 8007938:	d101      	bne.n	800793e <HAL_UARTEx_DisableFifoMode+0x16>
 800793a:	2302      	movs	r3, #2
 800793c:	e027      	b.n	800798e <HAL_UARTEx_DisableFifoMode+0x66>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2224      	movs	r2, #36	@ 0x24
 800794a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f022 0201 	bic.w	r2, r2, #1
 8007964:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800796c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2220      	movs	r2, #32
 8007980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3714      	adds	r7, #20
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b084      	sub	sp, #16
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
 80079a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d101      	bne.n	80079b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80079ae:	2302      	movs	r3, #2
 80079b0:	e02d      	b.n	8007a0e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2224      	movs	r2, #36	@ 0x24
 80079be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f022 0201 	bic.w	r2, r2, #1
 80079d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	683a      	ldr	r2, [r7, #0]
 80079ea:	430a      	orrs	r2, r1
 80079ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f8a4 	bl	8007b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2220      	movs	r2, #32
 8007a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b084      	sub	sp, #16
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d101      	bne.n	8007a2e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	e02d      	b.n	8007a8a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2224      	movs	r2, #36	@ 0x24
 8007a3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f022 0201 	bic.w	r2, r2, #1
 8007a54:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	683a      	ldr	r2, [r7, #0]
 8007a66:	430a      	orrs	r2, r1
 8007a68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 f866 	bl	8007b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2220      	movs	r2, #32
 8007a7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b08c      	sub	sp, #48	@ 0x30
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	60f8      	str	r0, [r7, #12]
 8007a9a:	60b9      	str	r1, [r7, #8]
 8007a9c:	4613      	mov	r3, r2
 8007a9e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007aa6:	2b20      	cmp	r3, #32
 8007aa8:	d142      	bne.n	8007b30 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8007ab0:	88fb      	ldrh	r3, [r7, #6]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e03b      	b.n	8007b32 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2201      	movs	r2, #1
 8007abe:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007ac6:	88fb      	ldrh	r3, [r7, #6]
 8007ac8:	461a      	mov	r2, r3
 8007aca:	68b9      	ldr	r1, [r7, #8]
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f7ff fc33 	bl	8007338 <UART_Start_Receive_DMA>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007ad8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d124      	bne.n	8007b2a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d11d      	bne.n	8007b24 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2210      	movs	r2, #16
 8007aee:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	e853 3f00 	ldrex	r3, [r3]
 8007afc:	617b      	str	r3, [r7, #20]
   return(result);
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	f043 0310 	orr.w	r3, r3, #16
 8007b04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b10:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b12:	6a39      	ldr	r1, [r7, #32]
 8007b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b16:	e841 2300 	strex	r3, r2, [r1]
 8007b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1e6      	bne.n	8007af0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007b22:	e002      	b.n	8007b2a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007b2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b2e:	e000      	b.n	8007b32 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007b30:	2302      	movs	r3, #2
  }
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3730      	adds	r7, #48	@ 0x30
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
	...

08007b3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d108      	bne.n	8007b5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007b5c:	e031      	b.n	8007bc2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007b5e:	2308      	movs	r3, #8
 8007b60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007b62:	2308      	movs	r3, #8
 8007b64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	0e5b      	lsrs	r3, r3, #25
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	f003 0307 	and.w	r3, r3, #7
 8007b74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	0f5b      	lsrs	r3, r3, #29
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	f003 0307 	and.w	r3, r3, #7
 8007b84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b86:	7bbb      	ldrb	r3, [r7, #14]
 8007b88:	7b3a      	ldrb	r2, [r7, #12]
 8007b8a:	4911      	ldr	r1, [pc, #68]	@ (8007bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8007b8c:	5c8a      	ldrb	r2, [r1, r2]
 8007b8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b92:	7b3a      	ldrb	r2, [r7, #12]
 8007b94:	490f      	ldr	r1, [pc, #60]	@ (8007bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8007b96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b98:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b9c:	b29a      	uxth	r2, r3
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ba4:	7bfb      	ldrb	r3, [r7, #15]
 8007ba6:	7b7a      	ldrb	r2, [r7, #13]
 8007ba8:	4909      	ldr	r1, [pc, #36]	@ (8007bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8007baa:	5c8a      	ldrb	r2, [r1, r2]
 8007bac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007bb0:	7b7a      	ldrb	r2, [r7, #13]
 8007bb2:	4908      	ldr	r1, [pc, #32]	@ (8007bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8007bb4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007bb6:	fb93 f3f2 	sdiv	r3, r3, r2
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007bc2:	bf00      	nop
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	08007cb0 	.word	0x08007cb0
 8007bd4:	08007cb8 	.word	0x08007cb8

08007bd8 <memset>:
 8007bd8:	4402      	add	r2, r0
 8007bda:	4603      	mov	r3, r0
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d100      	bne.n	8007be2 <memset+0xa>
 8007be0:	4770      	bx	lr
 8007be2:	f803 1b01 	strb.w	r1, [r3], #1
 8007be6:	e7f9      	b.n	8007bdc <memset+0x4>

08007be8 <__libc_init_array>:
 8007be8:	b570      	push	{r4, r5, r6, lr}
 8007bea:	4d0d      	ldr	r5, [pc, #52]	@ (8007c20 <__libc_init_array+0x38>)
 8007bec:	4c0d      	ldr	r4, [pc, #52]	@ (8007c24 <__libc_init_array+0x3c>)
 8007bee:	1b64      	subs	r4, r4, r5
 8007bf0:	10a4      	asrs	r4, r4, #2
 8007bf2:	2600      	movs	r6, #0
 8007bf4:	42a6      	cmp	r6, r4
 8007bf6:	d109      	bne.n	8007c0c <__libc_init_array+0x24>
 8007bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8007c28 <__libc_init_array+0x40>)
 8007bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8007c2c <__libc_init_array+0x44>)
 8007bfc:	f000 f826 	bl	8007c4c <_init>
 8007c00:	1b64      	subs	r4, r4, r5
 8007c02:	10a4      	asrs	r4, r4, #2
 8007c04:	2600      	movs	r6, #0
 8007c06:	42a6      	cmp	r6, r4
 8007c08:	d105      	bne.n	8007c16 <__libc_init_array+0x2e>
 8007c0a:	bd70      	pop	{r4, r5, r6, pc}
 8007c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c10:	4798      	blx	r3
 8007c12:	3601      	adds	r6, #1
 8007c14:	e7ee      	b.n	8007bf4 <__libc_init_array+0xc>
 8007c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c1a:	4798      	blx	r3
 8007c1c:	3601      	adds	r6, #1
 8007c1e:	e7f2      	b.n	8007c06 <__libc_init_array+0x1e>
 8007c20:	08007cc8 	.word	0x08007cc8
 8007c24:	08007cc8 	.word	0x08007cc8
 8007c28:	08007cc8 	.word	0x08007cc8
 8007c2c:	08007ccc 	.word	0x08007ccc

08007c30 <memcpy>:
 8007c30:	440a      	add	r2, r1
 8007c32:	4291      	cmp	r1, r2
 8007c34:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c38:	d100      	bne.n	8007c3c <memcpy+0xc>
 8007c3a:	4770      	bx	lr
 8007c3c:	b510      	push	{r4, lr}
 8007c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c46:	4291      	cmp	r1, r2
 8007c48:	d1f9      	bne.n	8007c3e <memcpy+0xe>
 8007c4a:	bd10      	pop	{r4, pc}

08007c4c <_init>:
 8007c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c4e:	bf00      	nop
 8007c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c52:	bc08      	pop	{r3}
 8007c54:	469e      	mov	lr, r3
 8007c56:	4770      	bx	lr

08007c58 <_fini>:
 8007c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5a:	bf00      	nop
 8007c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c5e:	bc08      	pop	{r3}
 8007c60:	469e      	mov	lr, r3
 8007c62:	4770      	bx	lr
