#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  4 09:40:51 2019
# Process ID: 3508
# Current directory: D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2440 D:\tp3_bb_1avril\tp3_bb_1avril\tp3_bb_30mars\TP3_BB_ARD.xpr
# Log file: D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/vivado.log
# Journal file: D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.xpr
INFO: [Project 1-313] Project file moved from 'D:/tp3_bb_30mars/tp3_bb_30mars' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 681.633 ; gain = 93.887
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723588B
set_property PROGRAM.FILE {D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.runs/impl_1/horloge_oled.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.runs/impl_1/horloge_oled.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1689.445 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 1747.508 ; gain = 14.891
INFO: [Common 17-344] 'open_run' was cancelled
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.dcp' for cell 'Inst_clk_wiz'
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'Inst_clk_wiz/inst'
Finished Parsing XDC File [d:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz_board.xdc] for cell 'Inst_clk_wiz/inst'
Parsing XDC File [d:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'Inst_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2633.945 ; gain = 583.039
Finished Parsing XDC File [d:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc] for cell 'Inst_clk_wiz/inst'
Parsing XDC File [D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/constraints/NexysVideo_Master.xdc]
Finished Parsing XDC File [D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/constraints/NexysVideo_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.906 ; gain = 1034.398
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276723588B
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723588B
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276723588B
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276723588B
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.runs/impl_1/horloge_oled.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.559 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' is already up-to-date
[Thu Apr  4 10:35:01 2019] Launched synth_1...
Run output will be captured here: D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.runs/synth_1/runme.log
set_property top cmd_addr_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cmd_addr_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cmd_addr_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cmd_addr_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/cmd_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmd_addr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sim_1/new/cmd_addr_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmd_addr_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9a300bca30476d9ca561ff29dd62b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cmd_addr_TB_behav xil_defaultlib.cmd_addr_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.cmd_addr [cmd_addr_default]
Compiling architecture behavioral of entity xil_defaultlib.cmd_addr_tb
Built simulation snapshot cmd_addr_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim/xsim.dir/cmd_addr_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  4 11:23:28 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3299.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cmd_addr_TB_behav -key {Behavioral:sim_1:Functional:cmd_addr_TB} -tclbatch {cmd_addr_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cmd_addr_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cmd_addr_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 3299.418 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cmd_addr_TB/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
set_property top delay_cnt_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'delay_cnt_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj delay_cnt_TB_vlog.prj"
"xvhdl --incr --relax -prj delay_cnt_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sim_1/new/delay_cnt_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9a300bca30476d9ca561ff29dd62b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot delay_cnt_TB_behav xil_defaultlib.delay_cnt_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [delay_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt_tb
Built simulation snapshot delay_cnt_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim/xsim.dir/delay_cnt_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  4 11:27:21 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3299.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_cnt_TB_behav -key {Behavioral:sim_1:Functional:delay_cnt_TB} -tclbatch {delay_cnt_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source delay_cnt_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_cnt_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3299.605 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/delay_cnt_TB/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
set_property top spi_master_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_master_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_master_TB_vlog.prj"
"xvhdl --incr --relax -prj spi_master_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sim_1/new/spi_master_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9a300bca30476d9ca561ff29dd62b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot spi_master_TB_behav xil_defaultlib.spi_master_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.spi_master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_master_tb
Built simulation snapshot spi_master_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim/xsim.dir/spi_master_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  4 11:32:07 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3360.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_master_TB_behav -key {Behavioral:sim_1:Functional:spi_master_TB} -tclbatch {spi_master_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source spi_master_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_master_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3360.031 ; gain = 2.563
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/spi_master_TB/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
set_property top horloge_oled_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'horloge_oled_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj horloge_oled_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
"xvhdl --incr --relax -prj horloge_oled_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/ROM_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/antirebond_1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'antirebond_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/antirebond_1b_dfm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'antirebond_1b_dfm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/compteur_25dutycycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_25dutycycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/compteur_bcd_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_bcd_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/display_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/diviseur_horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diviseur_horloge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'horloge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/horloge_oled.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'horloge_oled'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/msa_horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'msa_horloge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/power_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'power_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/rtl/sync_io_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sync_io_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.srcs/sim_1/new/horloge_oled_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'horloge_oled_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9a300bca30476d9ca561ff29dd62b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot horloge_oled_TB_behav xil_defaultlib.horloge_oled_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rom_data
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture arch_diviseur_horloge of entity xil_defaultlib.diviseur_horloge [diviseur_horloge_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_horloge [msa_horloge_default]
Compiling architecture arch_compteur_bcd_2 of entity xil_defaultlib.compteur_bcd_2 [\compteur_bcd_2(terminal_count=2...]
Compiling architecture arch_compteur_bcd_2 of entity xil_defaultlib.compteur_bcd_2 [compteur_bcd_2_default]
Compiling architecture arch_sync_io_1 of entity xil_defaultlib.sync_io_1 [sync_io_1_default]
Compiling architecture arch_antirebond_1b_dfm of entity xil_defaultlib.antirebond_1b_dfm [antirebond_1b_dfm_default]
Compiling architecture arch_compteur_25dutycycle of entity xil_defaultlib.compteur_25dutycycle [compteur_25dutycycle_default]
Compiling architecture arch_horloge_top of entity xil_defaultlib.horloge [horloge_default]
Compiling architecture behavioral of entity xil_defaultlib.power_reg [power_reg_default]
Compiling architecture rtl of entity xil_defaultlib.spi_master [spi_master_default]
Compiling architecture rtl of entity xil_defaultlib.display_fsm [display_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [delay_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.cmd_addr [cmd_addr_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.25,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling architecture arch_antirebond_1b of entity xil_defaultlib.antirebond_1b [antirebond_1b_default]
Compiling architecture arch_horloge_oled of entity xil_defaultlib.horloge_oled [horloge_oled_default]
Compiling architecture behavioral of entity xil_defaultlib.horloge_oled_tb
Built simulation snapshot horloge_oled_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim/xsim.dir/horloge_oled_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  4 11:34:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3407.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "horloge_oled_TB_behav -key {Behavioral:sim_1:Functional:horloge_oled_TB} -tclbatch {horloge_oled_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source horloge_oled_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'horloge_oled_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3407.277 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/horloge_oled_TB/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3407.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.277 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'horloge_oled_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj horloge_oled_TB_vlog.prj"
"xvhdl --incr --relax -prj horloge_oled_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9a300bca30476d9ca561ff29dd62b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot horloge_oled_TB_behav xil_defaultlib.horloge_oled_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "horloge_oled_TB_behav -key {Behavioral:sim_1:Functional:horloge_oled_TB} -tclbatch {horloge_oled_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source horloge_oled_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'horloge_oled_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3407.277 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/horloge_oled_TB/uut/inst_display_fsm}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3407.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3407.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'horloge_oled_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj horloge_oled_TB_vlog.prj"
"xvhdl --incr --relax -prj horloge_oled_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9a300bca30476d9ca561ff29dd62b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot horloge_oled_TB_behav xil_defaultlib.horloge_oled_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tp3_bb_1avril/tp3_bb_1avril/tp3_bb_30mars/TP3_BB_ARD.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "horloge_oled_TB_behav -key {Behavioral:sim_1:Functional:horloge_oled_TB} -tclbatch {horloge_oled_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source horloge_oled_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'horloge_oled_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.277 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/horloge_oled_TB/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3407.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000000 ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3407.277 ; gain = 0.000
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3407.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.277 ; gain = 0.000
