#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb  1 22:23:28 2022
# Process ID: 12696
# Current directory: D:/github/zynq_camera_vdma_lcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22380 D:\github\zynq_camera_vdma_lcd\zynq_camera_vdma_lcd.xpr
# Log file: D:/github/zynq_camera_vdma_lcd/vivado.log
# Journal file: D:/github/zynq_camera_vdma_lcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.xpr
INFO: [Project 1-313] Project file moved from 'D:/Work/fpga/zynq_camera_vdma_lcd' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/github/zynq_camera_vdma_lcd/xil_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 888.438 ; gain = 262.695
update_compile_order -fileset sources_1
open_bd_design {D:/github/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - cmos_pwdn
Adding cell -- xilinx.com:ip:xlconstant:1.1 - cmos_rst_n
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - lcd_bl
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- openedv.com:user:DVI_Transmitter:1.0 - DVI_Transmitter_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_2
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_2
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_2
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_2
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_1
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- bxq.com:user:xil_vip:1.0 - xil_vip_0
Adding cell -- bxq.com:user:xil_vip:1.0 - xil_vip_1
Adding cell -- bxq.com:user:xil_camif:1.0 - xil_camif_0
Adding cell -- bxq.com:user:xil_isp_lite:1.0 - xil_isp_lite_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_1/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /xil_vip_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /xil_vip_1/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /xil_isp_lite_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/locked(undef) and /v_tc_2/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_2/locked(undef) and /DVI_Transmitter_0/reset_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <D:/github/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/design_1.bd>
write_bd_layout -format pdf -orientation portrait D:/Work/fpga/zynq_camera_vdma_lcd/design_1.pdf
D:/Work/fpga/zynq_camera_vdma_lcd/design_1.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  1 22:24:42 2022...
