$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 9 ' result [8:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 9 , result [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00101111 #
b01010001 $
1%
1&
b010000000 '
b00101111 (
b01010001 )
1*
1+
b010000000 ,
#1000
0&
0+
#2000
b01000000 #
b01010011 $
1&
b010010011 '
b01000000 (
b01010011 )
1+
b010010011 ,
#3000
0&
0+
#4000
b00101001 #
b00010010 $
1&
b000111011 '
b00101001 (
b00010010 )
1+
b000111011 ,
#5000
0&
0+
#6000
b01000101 #
b01100010 $
1&
b010100111 '
b01000101 (
b01100010 )
1+
b010100111 ,
#7000
0&
0+
#8000
b00011001 #
b00110111 $
1&
b001010000 '
b00011001 (
b00110111 )
1+
b001010000 ,
#9000
0&
0+
#10000
b01010110 #
b00111010 $
1&
b010010000 '
b01010110 (
b00111010 )
1+
b010010000 ,
#11000
0&
0+
#12000
b00001100 #
b00111000 $
1&
b001000100 '
b00001100 (
b00111000 )
1+
b001000100 ,
#13000
0&
0+
#14000
b00011001 #
b00111111 $
1&
b001011000 '
b00011001 (
b00111111 )
1+
b001011000 ,
#15000
0&
0+
#16000
b01000111 #
b01100100 $
1&
b010101011 '
b01000111 (
b01100100 )
1+
b010101011 ,
#17000
0&
0+
#18000
b00111111 #
1&
b010100011 '
b00111111 (
1+
b010100011 ,
#19000
0&
0+
#20000
#20001
