
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.855551                       # Number of seconds simulated
sim_ticks                                1855551111000                       # Number of ticks simulated
final_tick                               1855551111000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 975877                       # Simulator instruction rate (inst/s)
host_op_rate                                  1563465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1943037500                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674308                       # Number of bytes of host memory used
host_seconds                                   954.97                       # Real time elapsed on the host
sim_insts                                   931937826                       # Number of instructions simulated
sim_ops                                    1493068858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1185792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1233152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        77120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           77120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1205                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1205                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             639051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                664575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           41562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                41562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           41562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            639051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               706136                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884778                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936674                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649905                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3711102222                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937826                       # Number of instructions committed
system.cpu.committedOps                    1493068858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560087                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585126                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560087                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287759                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170705                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292021                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371039                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235497                       # number of memory refs
system.cpu.num_load_insts                   382884771                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3711102222                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937651                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506517      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492245     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883793     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.971630                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3128767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.386134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.971630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881599775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881599775                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379776779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379776779                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56329951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56329951                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     436106730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436106730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    436106730                       # number of overall hits
system.cpu.dcache.overall_hits::total       436106730                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3107999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3107999                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20775                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20775                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3128774                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3128774                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3128774                       # number of overall misses
system.cpu.dcache.overall_misses::total       3128774                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76119589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76119589500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1557351500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1557351500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77676941000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77676941000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77676941000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77676941000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235504                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235504                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24491.510293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24491.510293                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74962.767750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74962.767750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24826.638485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24826.638485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24826.638485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24826.638485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1429675                       # number of writebacks
system.cpu.dcache.writebacks::total           1429675                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3107999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3107999                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20775                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3128774                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3128774                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3128774                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3128774                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73011590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73011590500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1536576500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1536576500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  74548167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74548167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  74548167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74548167000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23491.510293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23491.510293                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73962.767750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73962.767750                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23826.638485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23826.638485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23826.638485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23826.638485                       # average overall mshr miss latency
system.cpu.dcache.replacements                3128255                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.935038                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1772324.841480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   451.935038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.882686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300567                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649148                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649148                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649148                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118610500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118610500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118610500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118610500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118610500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118610500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649905                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649905                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649905                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 156684.940555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 156684.940555                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 156684.940555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 156684.940555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 156684.940555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 156684.940555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117853500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117853500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117853500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117853500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117853500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117853500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 155684.940555                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 155684.940555                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 155684.940555                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 155684.940555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 155684.940555                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 155684.940555                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.771506                       # Cycle average of tags in use
system.l2.tags.total_refs                     6258052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712487                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.145691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.457110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2047.168706                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51777111                       # Number of tag accesses
system.l2.tags.data_accesses                 51777111                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1429675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1429675                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3407                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413777                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1417184                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1417198                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data              1417184                       # number of overall hits
system.l2.overall_hits::total                 1417198                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17361                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              743                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694222                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 743                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711583                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712326                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                743                       # number of overall misses
system.l2.overall_misses::cpu.data            1711583                       # number of overall misses
system.l2.overall_misses::total               1712326                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1469565500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1469565500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    116567500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116567500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53504925500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53504925500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54974491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55091058500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116567500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54974491000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55091058500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1429675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1429675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3107999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3107999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               757                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3128767                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3129524                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              757                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3128767                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3129524                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.835950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.835950                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981506                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545117                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981506                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547047                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547152                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981506                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547047                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547152                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84647.514544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84647.514544                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 156887.617766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 156887.617766                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31580.823233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31580.823233                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 156887.617766                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 32119.091508                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32173.230156                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 156887.617766                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 32119.091508                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32173.230156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708555                       # number of writebacks
system.l2.writebacks::total                   1708555                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17361                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694222                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712326                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712326                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1295955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1295955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    109137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    109137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36562705500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36562705500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    109137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37858661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37967798500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    109137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37858661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37967798500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.835950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545117                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547152                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74647.514544                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74647.514544                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 146887.617766                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 146887.617766                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21580.823233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21580.823233                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 146887.617766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 22119.091508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22173.230156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 146887.617766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 22119.091508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22173.230156                       # average overall mshr miss latency
system.l2.replacements                        1710439                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15031.324055                       # Cycle average of tags in use
system.l3.tags.total_refs                     3422201                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19272                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    177.573734                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.237903                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        310.611666                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14719.474486                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000076                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.018958                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.898405                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.917439                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16239                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13708076                       # Number of tag accesses
system.l3.tags.data_accesses                 13708076                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708555                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708555                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  6                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693049                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693052                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693055                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693058                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data              1693055                       # number of overall hits
system.l3.overall_hits::total                 1693058                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17355                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17355                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          740                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1173                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1913                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 740                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18528                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19268                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                740                       # number of overall misses
system.l3.overall_misses::cpu.data              18528                       # number of overall misses
system.l3.overall_misses::total                 19268                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1104921500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1104921500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    100933000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    149249000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    250182000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     100933000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1254170500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1355103500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    100933000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1254170500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1355103500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708555                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708555                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          743                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694222                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694965                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               743                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711583                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712326                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              743                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711583                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712326                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999654                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999654                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995962                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000692                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001129                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995962                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010825                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011253                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995962                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010825                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011253                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 63665.888793                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 63665.888793                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 136395.945946                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 127236.999147                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 130779.926817                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 136395.945946                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 67690.549439                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 70329.224621                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 136395.945946                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 67690.549439                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 70329.224621                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1205                       # number of writebacks
system.l3.writebacks::total                      1205                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        17355                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17355                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          740                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1173                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1913                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            740                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18528                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19268                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           740                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18528                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19268                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    931371500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    931371500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     93533000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    137519000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    231052000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     93533000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   1068890500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1162423500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     93533000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   1068890500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1162423500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999654                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999654                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995962                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000692                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001129                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995962                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010825                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011253                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995962                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010825                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011253                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 53665.888793                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 53665.888793                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 126395.945946                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 117236.999147                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 120779.926817                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 126395.945946                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 57690.549439                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 60329.224621                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 126395.945946                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 57690.549439                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 60329.224621                       # average overall mshr miss latency
system.l3.replacements                           2888                       # number of replacements
system.membus.snoop_filter.tot_requests         21700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1913                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1205                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1227                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17355                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1913                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        40968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        40968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1310272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1310272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1310272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19268                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26532000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96351500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6258079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3128555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1042                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1042                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3108756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3138230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          293                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1700920                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3107999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9385803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9387610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291740288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291807488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1710895                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109347520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4840426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4839383     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1043      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4840426                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4559007500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1135500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4693154000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3422201                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1709875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            456                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          456                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1855551111000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694965                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709760                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            3003                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694965                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5134527                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218936384                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            2888                       # Total snoops (count)
system.tol3bus.snoopTraffic                     77120                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1715214                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000266                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.016303                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1714758     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    456      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1715214                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3419655500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568489000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
