<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › iio › accel › lis3l02dq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>lis3l02dq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * LISL02DQ.h -- support STMicroelectronics LISD02DQ</span>
<span class="cm"> *               3d 2g Linear Accelerometers via SPI</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007 Jonathan Cameron &lt;jic23@cam.ac.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Loosely based upon tle62x0.c</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef SPI_LIS3L02DQ_H_</span>
<span class="cp">#define SPI_LIS3L02DQ_H_</span>
<span class="cp">#define LIS3L02DQ_READ_REG(a) ((a) | 0x80)</span>
<span class="cp">#define LIS3L02DQ_WRITE_REG(a) a</span>

<span class="cm">/* Calibration parameters */</span>
<span class="cp">#define LIS3L02DQ_REG_OFFSET_X_ADDR		0x16</span>
<span class="cp">#define LIS3L02DQ_REG_OFFSET_Y_ADDR		0x17</span>
<span class="cp">#define LIS3L02DQ_REG_OFFSET_Z_ADDR		0x18</span>

<span class="cp">#define LIS3L02DQ_REG_GAIN_X_ADDR		0x19</span>
<span class="cp">#define LIS3L02DQ_REG_GAIN_Y_ADDR		0x1A</span>
<span class="cp">#define LIS3L02DQ_REG_GAIN_Z_ADDR		0x1B</span>

<span class="cm">/* Control Register (1 of 2) */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_ADDR		0x20</span>
<span class="cm">/* Power ctrl - either bit set corresponds to on*/</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_PD_ON	0xC0</span>

<span class="cm">/* Decimation Factor  */</span>
<span class="cp">#define LIS3L02DQ_DEC_MASK			0x30</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_DF_128		0x00</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_DF_64		0x10</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_DF_32		0x20</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_DF_8		(0x10 | 0x20)</span>

<span class="cm">/* Self Test Enable */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_SELF_TEST_ON	0x08</span>

<span class="cm">/* Axes enable ctrls */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_AXES_Z_ENABLE	0x04</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_AXES_Y_ENABLE	0x02</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_1_AXES_X_ENABLE	0x01</span>

<span class="cm">/* Control Register (2 of 2) */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_ADDR		0x21</span>

<span class="cm">/* Block Data Update only after MSB and LSB read */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_BLOCK_UPDATE	0x40</span>

<span class="cm">/* Set to big endian output */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_BIG_ENDIAN		0x20</span>

<span class="cm">/* Reboot memory content */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_REBOOT_MEMORY	0x10</span>

<span class="cm">/* Interrupt Enable - applies data ready to the RDY pad */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_ENABLE_INTERRUPT	0x08</span>

<span class="cm">/* Enable Data Ready Generation - relationship with previous unclear in docs */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_ENABLE_DATA_READY_GENERATION 0x04</span>

<span class="cm">/* SPI 3 wire mode */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_THREE_WIRE_SPI_MODE	0x02</span>

<span class="cm">/* Data alignment, default is 12 bit right justified</span>
<span class="cm"> * - option for 16 bit left justified */</span>
<span class="cp">#define LIS3L02DQ_REG_CTRL_2_DATA_ALIGNMENT_16_BIT_LEFT_JUSTIFIED	0x01</span>

<span class="cm">/* Interrupt related stuff */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_ADDR			0x23</span>

<span class="cm">/* Switch from or combination fo conditions to and */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_BOOLEAN_AND		0x80</span>

<span class="cm">/* Latch interrupt request,</span>
<span class="cm"> * if on ack must be given by reading the ack register */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_LATCH_SRC		0x40</span>

<span class="cm">/* Z Interrupt on High (above threshold)*/</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_INTERRUPT_Z_HIGH	0x20</span>
<span class="cm">/* Z Interrupt on Low */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_INTERRUPT_Z_LOW	0x10</span>
<span class="cm">/* Y Interrupt on High */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_INTERRUPT_Y_HIGH	0x08</span>
<span class="cm">/* Y Interrupt on Low */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_INTERRUPT_Y_LOW	0x04</span>
<span class="cm">/* X Interrupt on High */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_INTERRUPT_X_HIGH	0x02</span>
<span class="cm">/* X Interrupt on Low */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_CFG_INTERRUPT_X_LOW 0x01</span>

<span class="cm">/* Register that gives description of what caused interrupt</span>
<span class="cm"> * - latched if set in CFG_ADDRES */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_ADDR			0x24</span>
<span class="cm">/* top bit ignored */</span>
<span class="cm">/* Interrupt Active */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_ACTIVATED	0x40</span>
<span class="cm">/* Interupts that have been triggered */</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Z_HIGH	0x20</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Z_LOW	0x10</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Y_HIGH	0x08</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_Y_LOW	0x04</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_X_HIGH	0x02</span>
<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_SRC_INTERRUPT_X_LOW	0x01</span>

<span class="cp">#define LIS3L02DQ_REG_WAKE_UP_ACK_ADDR			0x25</span>

<span class="cm">/* Status register */</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_ADDR			0x27</span>
<span class="cm">/* XYZ axis data overrun - first is all overrun? */</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_XYZ_OVERRUN		0x80</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_Z_OVERRUN			0x40</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_Y_OVERRUN			0x20</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_X_OVERRUN			0x10</span>
<span class="cm">/* XYZ new data available - first is all 3 available? */</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_XYZ_NEW_DATA 0x08</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_Z_NEW_DATA			0x04</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_Y_NEW_DATA			0x02</span>
<span class="cp">#define LIS3L02DQ_REG_STATUS_X_NEW_DATA			0x01</span>

<span class="cm">/* The accelerometer readings - low and high bytes.</span>
<span class="cm">Form of high byte dependent on justification set in ctrl reg */</span>
<span class="cp">#define LIS3L02DQ_REG_OUT_X_L_ADDR			0x28</span>
<span class="cp">#define LIS3L02DQ_REG_OUT_X_H_ADDR			0x29</span>
<span class="cp">#define LIS3L02DQ_REG_OUT_Y_L_ADDR			0x2A</span>
<span class="cp">#define LIS3L02DQ_REG_OUT_Y_H_ADDR			0x2B</span>
<span class="cp">#define LIS3L02DQ_REG_OUT_Z_L_ADDR			0x2C</span>
<span class="cp">#define LIS3L02DQ_REG_OUT_Z_H_ADDR			0x2D</span>

<span class="cm">/* Threshold values for all axes and both above and below thresholds</span>
<span class="cm"> * - i.e. there is only one value */</span>
<span class="cp">#define LIS3L02DQ_REG_THS_L_ADDR			0x2E</span>
<span class="cp">#define LIS3L02DQ_REG_THS_H_ADDR			0x2F</span>

<span class="cp">#define LIS3L02DQ_DEFAULT_CTRL1 (LIS3L02DQ_REG_CTRL_1_PD_ON	      \</span>
<span class="cp">				 | LIS3L02DQ_REG_CTRL_1_AXES_Z_ENABLE \</span>
<span class="cp">				 | LIS3L02DQ_REG_CTRL_1_AXES_Y_ENABLE \</span>
<span class="cp">				 | LIS3L02DQ_REG_CTRL_1_AXES_X_ENABLE \</span>
<span class="cp">				 | LIS3L02DQ_REG_CTRL_1_DF_128)</span>

<span class="cp">#define LIS3L02DQ_DEFAULT_CTRL2	0</span>

<span class="cp">#define LIS3L02DQ_MAX_TX 12</span>
<span class="cp">#define LIS3L02DQ_MAX_RX 12</span>
<span class="cm">/**</span>
<span class="cm"> * struct lis3l02dq_state - device instance specific data</span>
<span class="cm"> * @us:			actual spi_device</span>
<span class="cm"> * @trig:		data ready trigger registered with iio</span>
<span class="cm"> * @tx:			transmit buffer</span>
<span class="cm"> * @rx:			receive buffer</span>
<span class="cm"> * @buf_lock:		mutex to protect tx and rx</span>
<span class="cm"> **/</span>
<span class="k">struct</span> <span class="n">lis3l02dq_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_device</span>		<span class="o">*</span><span class="n">us</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iio_trigger</span>		<span class="o">*</span><span class="n">trig</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span>			<span class="n">buf_lock</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">trigger_on</span><span class="p">;</span>

	<span class="n">u8</span>	<span class="n">tx</span><span class="p">[</span><span class="n">LIS3L02DQ_MAX_RX</span><span class="p">]</span> <span class="n">____cacheline_aligned</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">rx</span><span class="p">[</span><span class="n">LIS3L02DQ_MAX_RX</span><span class="p">]</span> <span class="n">____cacheline_aligned</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">lis3l02dq_spi_read_reg_8</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">,</span>
			     <span class="n">u8</span> <span class="n">reg_address</span><span class="p">,</span>
			     <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">lis3l02dq_spi_write_reg_8</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">,</span>
			      <span class="n">u8</span> <span class="n">reg_address</span><span class="p">,</span>
			      <span class="n">u8</span> <span class="n">val</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">lis3l02dq_disable_all_events</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_IIO_BUFFER</span>
<span class="cm">/* At the moment triggers are only used for buffer</span>
<span class="cm"> * filling. This may change!</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">lis3l02dq_remove_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">lis3l02dq_probe_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">lis3l02dq_configure_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">lis3l02dq_unconfigure_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_LIS3L02DQ_BUF_RING_SW</span>
<span class="cp">#define lis3l02dq_free_buf iio_sw_rb_free</span>
<span class="cp">#define lis3l02dq_alloc_buf iio_sw_rb_allocate</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_LIS3L02DQ_BUF_KFIFO</span>
<span class="cp">#define lis3l02dq_free_buf iio_kfifo_free</span>
<span class="cp">#define lis3l02dq_alloc_buf iio_kfifo_allocate</span>
<span class="cp">#endif</span>
<span class="n">irqreturn_t</span> <span class="n">lis3l02dq_data_rdy_trig_poll</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">private</span><span class="p">);</span>
<span class="cp">#define lis3l02dq_th lis3l02dq_data_rdy_trig_poll</span>

<span class="cp">#else </span><span class="cm">/* CONFIG_IIO_BUFFER */</span><span class="cp"></span>
<span class="cp">#define lis3l02dq_th lis3l02dq_nobuffer</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">lis3l02dq_remove_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">lis3l02dq_probe_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lis3l02dq_configure_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">lis3l02dq_unconfigure_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_IIO_BUFFER */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* SPI_LIS3L02DQ_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
