DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "i_microblaze"
duLibraryName "microblaze"
duName "proc"
elements [
]
mwi 0
uid 22310,0
)
]
embeddedInstances [
(EmbeddedInstance
name "p_ddr_addr"
number "4"
)
(EmbeddedInstance
name "p_not"
number "2"
)
]
libraryRefs [
"ieee"
"microblaze"
"unisim"
]
)
version "31.1"
appVersion "2017.1a (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\snrf031_mb\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\snrf031_mb\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\snrf031_mb"
)
(vvPair
variable "d_logical"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\snrf031_mb"
)
(vvPair
variable "date"
value "29/11/2025"
)
(vvPair
variable "day"
value "sá."
)
(vvPair
variable "day_long"
value "sábado"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "snrf031_mb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "graphical_source_author"
value "harry"
)
(vvPair
variable "graphical_source_date"
value "29/11/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "IBIZA"
)
(vvPair
variable "graphical_source_time"
value "21:15:29"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "IBIZA"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "snrf031_mb"
)
(vvPair
variable "month"
value "nov."
)
(vvPair
variable "month_long"
value "noviembre"
)
(vvPair
variable "p"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\snrf031_mb\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\eurodrone_wb_mdm\\03_design\\snrf031\\hds\\snrf031_mb\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "snrf031"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "21:15:29"
)
(vvPair
variable "unit"
value "snrf031_mb"
)
(vvPair
variable "user"
value "harry"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 20,0
optionalChildren [
*1 (Panel
uid 3181,0
shape (RectFrame
uid 3182,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-92000,-120000,31000,34000"
)
title (TextAssociate
uid 3183,0
ps "TopLeftStrategy"
text (Text
uid 3184,0
va (VaSet
font "Courier New,8,1"
)
xt "-91000,-119000,-87000,-117900"
st "snrf031"
blo "-91000,-118200"
tm "PanelText"
)
)
)
*2 (PortIoIn
uid 6857,0
shape (CompositeShape
uid 6858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6859,0
sl 0
ro 270
xt "-76000,-46375,-74500,-45625"
)
(Line
uid 6860,0
sl 0
ro 270
xt "-74500,-46000,-74000,-46000"
pts [
"-74500,-46000"
"-74000,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6861,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6862,0
va (VaSet
)
xt "-80000,-46400,-77000,-45600"
st "clk_p"
ju 2
blo "-77000,-45800"
tm "WireNameMgr"
)
)
)
*3 (Net
uid 6875,0
decl (Decl
n "clk_p"
t "std_logic"
o 1
suid 195,0
)
declText (MLText
uid 6876,0
va (VaSet
isHidden 1
)
)
)
*4 (PortIoIn
uid 7112,0
shape (CompositeShape
uid 7113,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7114,0
sl 0
ro 270
xt "-76000,-44375,-74500,-43625"
)
(Line
uid 7115,0
sl 0
ro 270
xt "-74500,-44000,-74000,-44000"
pts [
"-74500,-44000"
"-74000,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7116,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7117,0
va (VaSet
)
xt "-81000,-44400,-77000,-43600"
st "reset_n"
ju 2
blo "-77000,-43800"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 7139,0
lang 2
decl (Decl
n "reset_n"
t "std_logic"
o 2
suid 199,0
)
declText (MLText
uid 7140,0
va (VaSet
isHidden 1
)
)
)
*6 (CommentText
uid 16700,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 16701,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
)
xt "-91000,35000,-49000,61000"
)
autoResize 1
oxt "29000,25000,38000,29000"
text (MLText
uid 16702,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-90800,35200,-49300,60000"
st "
-- ----------------------------------------------------------------------------
--! @class snrf031
--! @image html symbol_sbsnrf031.png
--! @author Alicia Bermejo
--! @version 1.0
--! @date 16/06/2023
--!
--! @brief 
--!  Complete FSI FPGA
--!
--! @details
--!  Serial Communication for the telecommands and telemetries
--!  Ethernet Interface
--!  Aurora Communications with the FTS FPGA
--! Features:
--! 1.  FSI FPGA
--!
--! Limitations:
--! 1.  
--! 
--! Module performances
--! 1.   Frequency: 
--! 1.1. System Clock (Clk): 50 MHz
--! 1.2. Ethernet Clock (tx_clk): 25 MHz
--! 1.3. Reference Clock (Clk_dly): 200 MHz
--! 1.4 Aurora Clock (Clk_aurora): 125 MHz
--! 2.   Resources: 
--!
--! @class snrf031.rtl
--! @image html rtl_bdsnrf031.png
-- ----------------------------------------------------------------------------
"
tm "CommentText"
visibleHeight 26000
visibleWidth 42000
)
included 4
ignorePrefs 1
excludeCommentLeader 1
titleBlock 1
)
*7 (Net
uid 20087,0
lang 2
decl (Decl
n "ddr_ck_p"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 331,0
)
declText (MLText
uid 20088,0
va (VaSet
isHidden 1
)
)
)
*8 (PortIoOut
uid 20093,0
shape (CompositeShape
uid 20094,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20095,0
sl 0
ro 270
xt "-20500,-115375,-19000,-114625"
)
(Line
uid 20096,0
sl 0
ro 270
xt "-21000,-115000,-20500,-115000"
pts [
"-21000,-115000"
"-20500,-115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20097,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20098,0
va (VaSet
)
xt "-18000,-115400,-13500,-114600"
st "ddr_ck_p"
blo "-18000,-114800"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 20099,0
lang 2
decl (Decl
n "ddr_ck_n"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 332,0
)
declText (MLText
uid 20100,0
va (VaSet
isHidden 1
)
)
)
*10 (PortIoOut
uid 20105,0
shape (CompositeShape
uid 20106,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20107,0
sl 0
ro 270
xt "-20500,-114375,-19000,-113625"
)
(Line
uid 20108,0
sl 0
ro 270
xt "-21000,-114000,-20500,-114000"
pts [
"-21000,-114000"
"-20500,-114000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20109,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20110,0
va (VaSet
)
xt "-18000,-114400,-13500,-113600"
st "ddr_ck_n"
blo "-18000,-113800"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 20111,0
lang 2
decl (Decl
n "ddr_cke"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 333,0
)
declText (MLText
uid 20112,0
va (VaSet
isHidden 1
)
)
)
*12 (PortIoOut
uid 20117,0
shape (CompositeShape
uid 20118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20119,0
sl 0
ro 270
xt "-20500,-113375,-19000,-112625"
)
(Line
uid 20120,0
sl 0
ro 270
xt "-21000,-113000,-20500,-113000"
pts [
"-21000,-113000"
"-20500,-113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20121,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20122,0
va (VaSet
)
xt "-18000,-113400,-14000,-112600"
st "ddr_cke"
blo "-18000,-112800"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 20123,0
lang 2
decl (Decl
n "ddr_cs_n"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 334,0
)
declText (MLText
uid 20124,0
va (VaSet
isHidden 1
)
)
)
*14 (PortIoOut
uid 20129,0
shape (CompositeShape
uid 20130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20131,0
sl 0
ro 270
xt "-20500,-112375,-19000,-111625"
)
(Line
uid 20132,0
sl 0
ro 270
xt "-21000,-112000,-20500,-112000"
pts [
"-21000,-112000"
"-20500,-112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20134,0
va (VaSet
)
xt "-18000,-112400,-13500,-111600"
st "ddr_cs_n"
blo "-18000,-111800"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 20135,0
lang 2
decl (Decl
n "ddr_odt"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 335,0
)
declText (MLText
uid 20136,0
va (VaSet
isHidden 1
)
)
)
*16 (PortIoOut
uid 20141,0
shape (CompositeShape
uid 20142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20143,0
sl 0
ro 270
xt "-20500,-111375,-19000,-110625"
)
(Line
uid 20144,0
sl 0
ro 270
xt "-21000,-111000,-20500,-111000"
pts [
"-21000,-111000"
"-20500,-111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20145,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20146,0
va (VaSet
)
xt "-18000,-111400,-14000,-110600"
st "ddr_odt"
blo "-18000,-110800"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 20147,0
lang 2
decl (Decl
n "ddr_ras_n"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 336,0
)
declText (MLText
uid 20148,0
va (VaSet
isHidden 1
)
)
)
*18 (PortIoOut
uid 20153,0
shape (CompositeShape
uid 20154,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20155,0
sl 0
ro 270
xt "-20500,-110375,-19000,-109625"
)
(Line
uid 20156,0
sl 0
ro 270
xt "-21000,-110000,-20500,-110000"
pts [
"-21000,-110000"
"-20500,-110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20157,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20158,0
va (VaSet
)
xt "-18000,-110400,-13000,-109600"
st "ddr_ras_n"
blo "-18000,-109800"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 20159,0
lang 2
decl (Decl
n "ddr_cas_n"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 337,0
)
declText (MLText
uid 20160,0
va (VaSet
isHidden 1
)
)
)
*20 (PortIoOut
uid 20165,0
shape (CompositeShape
uid 20166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20167,0
sl 0
ro 270
xt "-20500,-109375,-19000,-108625"
)
(Line
uid 20168,0
sl 0
ro 270
xt "-21000,-109000,-20500,-109000"
pts [
"-21000,-109000"
"-20500,-109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20169,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20170,0
va (VaSet
)
xt "-18000,-109400,-13000,-108600"
st "ddr_cas_n"
blo "-18000,-108800"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 20171,0
lang 2
decl (Decl
n "ddr_we_n"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 338,0
)
declText (MLText
uid 20172,0
va (VaSet
isHidden 1
)
)
)
*22 (PortIoOut
uid 20177,0
shape (CompositeShape
uid 20178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20179,0
sl 0
ro 270
xt "-20500,-108375,-19000,-107625"
)
(Line
uid 20180,0
sl 0
ro 270
xt "-21000,-108000,-20500,-108000"
pts [
"-21000,-108000"
"-20500,-108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20181,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20182,0
va (VaSet
)
xt "-18000,-108400,-13500,-107600"
st "ddr_we_n"
blo "-18000,-107800"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 20183,0
lang 2
decl (Decl
n "ddr_dm"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 339,0
)
declText (MLText
uid 20184,0
va (VaSet
isHidden 1
)
)
)
*24 (PortIoOut
uid 20189,0
shape (CompositeShape
uid 20190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20191,0
sl 0
ro 270
xt "-20500,-107375,-19000,-106625"
)
(Line
uid 20192,0
sl 0
ro 270
xt "-21000,-107000,-20500,-107000"
pts [
"-21000,-107000"
"-20500,-107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20193,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20194,0
va (VaSet
)
xt "-18000,-107400,-14500,-106600"
st "ddr_dm"
blo "-18000,-106800"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 20195,0
lang 2
decl (Decl
n "ddr_ba"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 4
suid 340,0
)
declText (MLText
uid 20196,0
va (VaSet
isHidden 1
)
)
)
*26 (PortIoOut
uid 20201,0
shape (CompositeShape
uid 20202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20203,0
sl 0
ro 270
xt "-20500,-106375,-19000,-105625"
)
(Line
uid 20204,0
sl 0
ro 270
xt "-21000,-106000,-20500,-106000"
pts [
"-21000,-106000"
"-20500,-106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20205,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20206,0
va (VaSet
)
xt "-18000,-106400,-14500,-105600"
st "ddr_ba"
blo "-18000,-105800"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 20207,0
lang 2
decl (Decl
n "ddr2x_addr"
t "std_logic_vector"
b "(13 downto 0)"
preAdd 0
posAdd 0
o 3
suid 341,0
)
declText (MLText
uid 20208,0
va (VaSet
isHidden 1
)
)
)
*28 (PortIoOut
uid 20213,0
shape (CompositeShape
uid 20214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20215,0
sl 0
ro 270
xt "-20500,-101375,-19000,-100625"
)
(Line
uid 20216,0
sl 0
ro 270
xt "-21000,-101000,-20500,-101000"
pts [
"-21000,-101000"
"-20500,-101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20217,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20218,0
va (VaSet
)
xt "-18000,-101400,-12000,-100600"
st "ddr2x_addr"
blo "-18000,-100800"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 20219,0
lang 2
decl (Decl
n "ddr2_dq"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 14
suid 342,0
)
declText (MLText
uid 20220,0
va (VaSet
isHidden 1
)
)
)
*30 (PortIoInOut
uid 20225,0
shape (CompositeShape
uid 20226,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20227,0
sl 0
xt "-20500,-105375,-19000,-104625"
)
(Line
uid 20228,0
sl 0
xt "-21000,-105000,-20500,-105000"
pts [
"-21000,-105000"
"-20500,-105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20229,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20230,0
va (VaSet
)
xt "-18000,-105400,-14000,-104600"
st "ddr2_dq"
blo "-18000,-104800"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 20231,0
lang 2
decl (Decl
n "ddr2_dqs_p"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 343,0
)
declText (MLText
uid 20232,0
va (VaSet
isHidden 1
)
)
)
*32 (PortIoInOut
uid 20237,0
shape (CompositeShape
uid 20238,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20239,0
sl 0
xt "-20500,-104375,-19000,-103625"
)
(Line
uid 20240,0
sl 0
xt "-21000,-104000,-20500,-104000"
pts [
"-21000,-104000"
"-20500,-104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20241,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20242,0
va (VaSet
)
xt "-18000,-104400,-12000,-103600"
st "ddr2_dqs_p"
blo "-18000,-103800"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 20243,0
lang 2
decl (Decl
n "ddr2_dqs_n"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 15
suid 344,0
)
declText (MLText
uid 20244,0
va (VaSet
isHidden 1
)
)
)
*34 (PortIoInOut
uid 20249,0
shape (CompositeShape
uid 20250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20251,0
sl 0
xt "-20500,-103375,-19000,-102625"
)
(Line
uid 20252,0
sl 0
xt "-21000,-103000,-20500,-103000"
pts [
"-21000,-103000"
"-20500,-103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20253,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20254,0
va (VaSet
)
xt "-18000,-103400,-12000,-102600"
st "ddr2_dqs_n"
blo "-18000,-102800"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 20849,0
lang 2
decl (Decl
n "reset"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 359,0
)
declText (MLText
uid 20850,0
va (VaSet
isHidden 1
)
)
)
*36 (HdlText
uid 21222,0
optionalChildren [
*37 (EmbeddedText
uid 21235,0
commentText (CommentText
uid 21236,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 21237,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-26000,-100000,-8000,-95000"
)
oxt "0,0,18000,5000"
text (MLText
uid 21238,0
va (VaSet
isHidden 1
)
xt "-25800,-99800,-9300,-98200"
st "
ddr2x_addr <= '0' & ddr2_addr;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 21223,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-30000,-102000,-26000,-100000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 21224,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 21225,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "-30000,-102100,-24000,-101000"
st "p_ddr_addr"
blo "-30000,-101300"
tm "HdlTextNameMgr"
)
*39 (Text
uid 21226,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "-30000,-101000,-29000,-99900"
st "4"
blo "-30000,-100200"
tm "HdlTextNumberMgr"
)
]
)
)
*40 (HdlText
uid 21857,0
optionalChildren [
*41 (EmbeddedText
uid 21862,0
commentText (CommentText
uid 21863,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 21864,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-67000,-43000,-49000,-38000"
)
oxt "0,0,18000,5000"
text (MLText
uid 21865,0
va (VaSet
isHidden 1
)
xt "-66800,-42800,-57300,-42000"
st "
reset <= reset_n;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 21858,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-72000,-45000,-67000,-43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 21859,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 21860,0
va (VaSet
font "Courier New,8,1"
)
xt "-71000,-45100,-68000,-44000"
st "p_not"
blo "-71000,-44300"
tm "HdlTextNameMgr"
)
*43 (Text
uid 21861,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "-71000,-44000,-70000,-42900"
st "2"
blo "-71000,-43200"
tm "HdlTextNumberMgr"
)
]
)
)
*44 (SaComponent
uid 22310,0
optionalChildren [
*45 (CptPort
uid 22229,0
optionalChildren [
*46 (FFT
pts [
"-60250,-46000"
"-61000,-45625"
"-61000,-46375"
]
uid 22234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-61000,-46375,-60250,-45625"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61750,-46375,-61000,-45625"
)
tg (CPTG
uid 22231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22232,0
va (VaSet
)
xt "-60000,-46400,-57000,-45600"
st "clkin"
blo "-60000,-45800"
)
s (Text
uid 22233,0
va (VaSet
)
xt "-60000,-45600,-60000,-45600"
blo "-60000,-45600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clkin"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*47 (CptPort
uid 22235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61750,-44375,-61000,-43625"
)
tg (CPTG
uid 22237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22238,0
va (VaSet
)
xt "-60000,-44400,-57000,-43600"
st "reset"
blo "-60000,-43800"
)
s (Text
uid 22239,0
va (VaSet
)
xt "-60000,-43600,-60000,-43600"
blo "-60000,-43600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*48 (CptPort
uid 22240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-115375,-34250,-114625"
)
tg (CPTG
uid 22242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22243,0
va (VaSet
)
xt "-40500,-115400,-36000,-114600"
st "ddr_ck_p"
ju 2
blo "-36000,-114800"
)
s (Text
uid 22244,0
va (VaSet
)
xt "-36000,-114600,-36000,-114600"
ju 2
blo "-36000,-114600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_p"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*49 (CptPort
uid 22245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-114375,-34250,-113625"
)
tg (CPTG
uid 22247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22248,0
va (VaSet
)
xt "-40500,-114400,-36000,-113600"
st "ddr_ck_n"
ju 2
blo "-36000,-113800"
)
s (Text
uid 22249,0
va (VaSet
)
xt "-36000,-113600,-36000,-113600"
ju 2
blo "-36000,-113600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_n"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*50 (CptPort
uid 22250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-113375,-34250,-112625"
)
tg (CPTG
uid 22252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22253,0
va (VaSet
)
xt "-40000,-113400,-36000,-112600"
st "ddr_cke"
ju 2
blo "-36000,-112800"
)
s (Text
uid 22254,0
va (VaSet
)
xt "-36000,-112600,-36000,-112600"
ju 2
blo "-36000,-112600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cke"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*51 (CptPort
uid 22255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-112375,-34250,-111625"
)
tg (CPTG
uid 22257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22258,0
va (VaSet
)
xt "-40500,-112400,-36000,-111600"
st "ddr_cs_n"
ju 2
blo "-36000,-111800"
)
s (Text
uid 22259,0
va (VaSet
)
xt "-36000,-111600,-36000,-111600"
ju 2
blo "-36000,-111600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cs_n"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*52 (CptPort
uid 22260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-111375,-34250,-110625"
)
tg (CPTG
uid 22262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22263,0
va (VaSet
)
xt "-40000,-111400,-36000,-110600"
st "ddr_odt"
ju 2
blo "-36000,-110800"
)
s (Text
uid 22264,0
va (VaSet
)
xt "-36000,-110600,-36000,-110600"
ju 2
blo "-36000,-110600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_odt"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*53 (CptPort
uid 22265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-110375,-34250,-109625"
)
tg (CPTG
uid 22267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22268,0
va (VaSet
)
xt "-41000,-110400,-36000,-109600"
st "ddr_ras_n"
ju 2
blo "-36000,-109800"
)
s (Text
uid 22269,0
va (VaSet
)
xt "-36000,-109600,-36000,-109600"
ju 2
blo "-36000,-109600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ras_n"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*54 (CptPort
uid 22270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-109375,-34250,-108625"
)
tg (CPTG
uid 22272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22273,0
va (VaSet
)
xt "-41000,-109400,-36000,-108600"
st "ddr_cas_n"
ju 2
blo "-36000,-108800"
)
s (Text
uid 22274,0
va (VaSet
)
xt "-36000,-108600,-36000,-108600"
ju 2
blo "-36000,-108600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cas_n"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*55 (CptPort
uid 22275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-108375,-34250,-107625"
)
tg (CPTG
uid 22277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22278,0
va (VaSet
)
xt "-40500,-108400,-36000,-107600"
st "ddr_we_n"
ju 2
blo "-36000,-107800"
)
s (Text
uid 22279,0
va (VaSet
)
xt "-36000,-107600,-36000,-107600"
ju 2
blo "-36000,-107600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_we_n"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*56 (CptPort
uid 22280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-107375,-34250,-106625"
)
tg (CPTG
uid 22282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22283,0
va (VaSet
)
xt "-39500,-107400,-36000,-106600"
st "ddr_dm"
ju 2
blo "-36000,-106800"
)
s (Text
uid 22284,0
va (VaSet
)
xt "-36000,-106600,-36000,-106600"
ju 2
blo "-36000,-106600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_dm"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*57 (CptPort
uid 22285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-106375,-34250,-105625"
)
tg (CPTG
uid 22287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22288,0
va (VaSet
)
xt "-39500,-106400,-36000,-105600"
st "ddr_ba"
ju 2
blo "-36000,-105800"
)
s (Text
uid 22289,0
va (VaSet
)
xt "-36000,-105600,-36000,-105600"
ju 2
blo "-36000,-105600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ba"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*58 (CptPort
uid 22350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-101375,-34250,-100625"
)
tg (CPTG
uid 22352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22353,0
va (VaSet
)
xt "-41000,-101400,-36000,-100600"
st "ddr2_addr"
ju 2
blo "-36000,-100800"
)
s (Text
uid 22354,0
va (VaSet
)
xt "-36000,-100600,-36000,-100600"
ju 2
blo "-36000,-100600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ddr2_addr"
t "std_logic_vector"
b "(12 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*59 (CptPort
uid 22355,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-105375,-34250,-104625"
)
tg (CPTG
uid 22357,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22358,0
va (VaSet
)
xt "-40000,-105400,-36000,-104600"
st "ddr2_dq"
ju 2
blo "-36000,-104800"
)
s (Text
uid 22359,0
va (VaSet
)
xt "-36000,-104600,-36000,-104600"
ju 2
blo "-36000,-104600"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "ddr2_dq"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*60 (CptPort
uid 22360,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-103375,-34250,-102625"
)
tg (CPTG
uid 22362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22363,0
va (VaSet
)
xt "-42000,-103400,-36000,-102600"
st "ddr2_dqs_n"
ju 2
blo "-36000,-102800"
)
s (Text
uid 22364,0
va (VaSet
)
xt "-36000,-102600,-36000,-102600"
ju 2
blo "-36000,-102600"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "ddr2_dqs_n"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*61 (CptPort
uid 22365,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-104375,-34250,-103625"
)
tg (CPTG
uid 22367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22368,0
va (VaSet
)
xt "-42000,-104400,-36000,-103600"
st "ddr2_dqs_p"
ju 2
blo "-36000,-103800"
)
s (Text
uid 22369,0
va (VaSet
)
xt "-36000,-103600,-36000,-103600"
ju 2
blo "-36000,-103600"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "ddr2_dqs_p"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
]
shape (Rectangle
uid 22311,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-61000,-116000,-35000,-42000"
)
oxt "59000,-21000,85000,53000"
ttg (MlTextGroup
uid 22312,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 22313,0
va (VaSet
font "Courier New,8,1"
)
xt "-60500,-119100,-54500,-118000"
st "microblaze"
blo "-60500,-118300"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 22314,0
va (VaSet
font "Courier New,8,1"
)
xt "-60500,-118000,-58000,-116900"
st "proc"
blo "-60500,-117200"
tm "CptNameMgr"
)
*64 (Text
uid 22315,0
va (VaSet
font "Courier New,8,1"
)
xt "-60500,-116900,-53500,-115800"
st "i_microblaze"
blo "-60500,-116100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22316,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22317,0
text (MLText
uid 22318,0
va (VaSet
)
xt "-62000,-1800,-62000,-1800"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*65 (Net
uid 22370,0
lang 2
decl (Decl
n "ddr2_addr"
t "std_logic_vector"
b "(12 downto 0)"
preAdd 0
posAdd 0
o 3
suid 404,0
)
declText (MLText
uid 22371,0
va (VaSet
isHidden 1
)
)
)
*66 (Wire
uid 7125,0
shape (OrthoPolyLine
uid 7126,0
va (VaSet
vasetType 3
)
xt "-74000,-44000,-72000,-44000"
pts [
"-74000,-44000"
"-72000,-44000"
]
)
start &4
end &40
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7129,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7130,0
va (VaSet
isHidden 1
)
xt "-74000,-44800,-70000,-44000"
st "reset_n"
blo "-74000,-44200"
tm "WireNameMgr"
)
)
on &5
)
*67 (Wire
uid 10597,0
shape (OrthoPolyLine
uid 10598,0
va (VaSet
vasetType 3
)
xt "-74000,-46000,-61750,-46000"
pts [
"-61750,-46000"
"-74000,-46000"
]
)
start &45
end &2
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10600,0
va (VaSet
isHidden 1
)
xt "-63750,-46800,-60750,-46000"
st "clk_p"
blo "-63750,-46200"
tm "WireNameMgr"
)
)
on &3
)
*68 (Wire
uid 20089,0
shape (OrthoPolyLine
uid 20090,0
va (VaSet
vasetType 3
)
xt "-34250,-115000,-21000,-115000"
pts [
"-34250,-115000"
"-21000,-115000"
]
)
start &48
end &8
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20091,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20092,0
va (VaSet
isHidden 1
)
xt "-26250,-115800,-21750,-115000"
st "ddr_ck_p"
blo "-26250,-115200"
tm "WireNameMgr"
)
)
on &7
)
*69 (Wire
uid 20101,0
shape (OrthoPolyLine
uid 20102,0
va (VaSet
vasetType 3
)
xt "-34250,-114000,-21000,-114000"
pts [
"-34250,-114000"
"-21000,-114000"
]
)
start &49
end &10
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20103,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20104,0
va (VaSet
isHidden 1
)
xt "-26250,-114800,-21750,-114000"
st "ddr_ck_n"
blo "-26250,-114200"
tm "WireNameMgr"
)
)
on &9
)
*70 (Wire
uid 20113,0
shape (OrthoPolyLine
uid 20114,0
va (VaSet
vasetType 3
)
xt "-34250,-113000,-21000,-113000"
pts [
"-34250,-113000"
"-21000,-113000"
]
)
start &50
end &12
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20115,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20116,0
va (VaSet
isHidden 1
)
xt "-26250,-113800,-22250,-113000"
st "ddr_cke"
blo "-26250,-113200"
tm "WireNameMgr"
)
)
on &11
)
*71 (Wire
uid 20125,0
shape (OrthoPolyLine
uid 20126,0
va (VaSet
vasetType 3
)
xt "-34250,-112000,-21000,-112000"
pts [
"-34250,-112000"
"-21000,-112000"
]
)
start &51
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20127,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20128,0
va (VaSet
isHidden 1
)
xt "-26250,-112800,-21750,-112000"
st "ddr_cs_n"
blo "-26250,-112200"
tm "WireNameMgr"
)
)
on &13
)
*72 (Wire
uid 20137,0
shape (OrthoPolyLine
uid 20138,0
va (VaSet
vasetType 3
)
xt "-34250,-111000,-21000,-111000"
pts [
"-34250,-111000"
"-21000,-111000"
]
)
start &52
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20139,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20140,0
va (VaSet
isHidden 1
)
xt "-26250,-111800,-22250,-111000"
st "ddr_odt"
blo "-26250,-111200"
tm "WireNameMgr"
)
)
on &15
)
*73 (Wire
uid 20149,0
shape (OrthoPolyLine
uid 20150,0
va (VaSet
vasetType 3
)
xt "-34250,-110000,-21000,-110000"
pts [
"-34250,-110000"
"-21000,-110000"
]
)
start &53
end &18
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20151,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20152,0
va (VaSet
isHidden 1
)
xt "-26250,-110800,-21250,-110000"
st "ddr_ras_n"
blo "-26250,-110200"
tm "WireNameMgr"
)
)
on &17
)
*74 (Wire
uid 20161,0
shape (OrthoPolyLine
uid 20162,0
va (VaSet
vasetType 3
)
xt "-34250,-109000,-21000,-109000"
pts [
"-34250,-109000"
"-21000,-109000"
]
)
start &54
end &20
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20163,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20164,0
va (VaSet
isHidden 1
)
xt "-26250,-109800,-21250,-109000"
st "ddr_cas_n"
blo "-26250,-109200"
tm "WireNameMgr"
)
)
on &19
)
*75 (Wire
uid 20173,0
shape (OrthoPolyLine
uid 20174,0
va (VaSet
vasetType 3
)
xt "-34250,-108000,-21000,-108000"
pts [
"-34250,-108000"
"-21000,-108000"
]
)
start &55
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20175,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20176,0
va (VaSet
isHidden 1
)
xt "-26250,-108800,-21750,-108000"
st "ddr_we_n"
blo "-26250,-108200"
tm "WireNameMgr"
)
)
on &21
)
*76 (Wire
uid 20185,0
shape (OrthoPolyLine
uid 20186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,-107000,-21000,-107000"
pts [
"-34250,-107000"
"-21000,-107000"
]
)
start &56
end &24
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20187,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20188,0
va (VaSet
isHidden 1
)
xt "-26250,-107800,-22750,-107000"
st "ddr_dm"
blo "-26250,-107200"
tm "WireNameMgr"
)
)
on &23
)
*77 (Wire
uid 20197,0
shape (OrthoPolyLine
uid 20198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,-106000,-21000,-106000"
pts [
"-34250,-106000"
"-21000,-106000"
]
)
start &57
end &26
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20199,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20200,0
va (VaSet
isHidden 1
)
xt "-26250,-106800,-22750,-106000"
st "ddr_ba"
blo "-26250,-106200"
tm "WireNameMgr"
)
)
on &25
)
*78 (Wire
uid 20209,0
shape (OrthoPolyLine
uid 20210,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,-101000,-30000,-101000"
pts [
"-34250,-101000"
"-30000,-101000"
]
)
start &58
end &36
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20211,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20212,0
va (VaSet
isHidden 1
)
xt "-36250,-101800,-31250,-101000"
st "ddr2_addr"
blo "-36250,-101200"
tm "WireNameMgr"
)
)
on &65
)
*79 (Wire
uid 20221,0
shape (OrthoPolyLine
uid 20222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,-105000,-21000,-105000"
pts [
"-34250,-105000"
"-21000,-105000"
]
)
start &59
end &30
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20223,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20224,0
va (VaSet
isHidden 1
)
xt "-26250,-105800,-22250,-105000"
st "ddr2_dq"
blo "-26250,-105200"
tm "WireNameMgr"
)
)
on &29
)
*80 (Wire
uid 20233,0
shape (OrthoPolyLine
uid 20234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,-104000,-21000,-104000"
pts [
"-34250,-104000"
"-21000,-104000"
]
)
start &61
end &32
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20235,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20236,0
va (VaSet
isHidden 1
)
xt "-26250,-104800,-20250,-104000"
st "ddr2_dqs_p"
blo "-26250,-104200"
tm "WireNameMgr"
)
)
on &31
)
*81 (Wire
uid 20245,0
shape (OrthoPolyLine
uid 20246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34250,-103000,-21000,-103000"
pts [
"-34250,-103000"
"-21000,-103000"
]
)
start &60
end &34
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20247,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20248,0
va (VaSet
isHidden 1
)
xt "-26250,-103800,-20250,-103000"
st "ddr2_dqs_n"
blo "-26250,-103200"
tm "WireNameMgr"
)
)
on &33
)
*82 (Wire
uid 20851,0
shape (OrthoPolyLine
uid 20852,0
va (VaSet
vasetType 3
)
xt "-67000,-44000,-61750,-44000"
pts [
"-61750,-44000"
"-67000,-44000"
]
)
start &47
end &40
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20853,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20854,0
va (VaSet
isHidden 1
)
xt "-65750,-44800,-62750,-44000"
st "reset"
blo "-65750,-44200"
tm "WireNameMgr"
)
)
on &35
)
*83 (Wire
uid 21227,0
shape (OrthoPolyLine
uid 21228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26000,-101000,-21000,-101000"
pts [
"-26000,-101000"
"-21000,-101000"
]
)
start &36
end &28
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21233,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21234,0
va (VaSet
isHidden 1
)
xt "-21250,-101800,-15250,-101000"
st "ddr2x_addr"
blo "-21250,-101200"
tm "WireNameMgr"
)
)
on &27
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *84 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 10,0
va (VaSet
isHidden 1
)
xt "0,0,7000,800"
st "Package List"
blo "0,600"
)
*86 (MLText
uid 11,0
va (VaSet
isHidden 1
)
xt "0,800,15500,8000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library microblaze;

-- synthesis translate_off
library unisim;
-- synthesis translate_on"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 13,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,30500,1100"
st "Compiler Directives"
blo "20000,800"
)
*88 (Text
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,32500,2200"
st "Pre-module directives:"
blo "20000,1900"
)
*89 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2200,30500,3800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*90 (Text
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,3800,33000,4900"
st "Post-module directives:"
blo "20000,4600"
)
*91 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,4900,32500,6000"
st "End-module directives:"
blo "20000,5700"
)
*93 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1537,946"
viewArea "-49724,-124307,10937,-88902"
cachedDiagramExtent "-92000,-120000,59500,61000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 22373,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2700,1000"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "1000,1000,4500,2100"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,3350,6500,4450"
st "<library>"
blo "1500,4150"
tm "BdLibraryNameMgr"
)
*95 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,4450,5500,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*96 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,5550,3500,6650"
st "i_0"
blo "1500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1500,13350,1500,13350"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
)
*98 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "MWComponent"
blo "750,5250"
)
*99 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
tm "BdLibraryNameMgr"
)
*101 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "SaComponent"
blo "750,5250"
tm "CptNameMgr"
)
*102 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,3350,4250,4450"
st "Library"
blo "250,4150"
)
*104 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,4450,7750,5550"
st "VhdlComponent"
blo "250,5250"
)
*105 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,5550,2250,6650"
st "i_0"
blo "250,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6750,1350,-6750,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,3350,3500,4450"
st "Library"
blo "-500,4150"
)
*107 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,4450,8500,5550"
st "VerilogComponent"
blo "-500,5250"
)
*108 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,5550,1500,6650"
st "i_0"
blo "-500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1350,-7500,1350"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,3900,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*110 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,5000,4000,6100"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2700,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,-550,500,550"
st "G"
blo "-500,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,2500,800"
st "sig0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,800"
st "dbus0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4000,800"
st "bundle0"
blo "0,600"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,800,1500,1600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,15500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*112 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,9500,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*114 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-17100,28000,-16000"
st "Declarations"
blo "21000,-16300"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-16000,24500,-14900"
st "Ports:"
blo "21000,-15200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-17100,26000,-16000"
st "Pre User:"
blo "21000,-16300"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "21000,-17100,59500,-9900"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-14900,30000,-13800"
st "Diagram Signals:"
blo "21000,-14100"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-17100,27000,-16000"
st "Post User:"
blo "21000,-16300"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "21000,-17100,54000,-13100"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 404,0
usingSuid 1
emptyRow *115 (LEmptyRow
)
uid 22,0
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*123 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*124 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*125 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*126 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*127 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*128 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_p"
t "std_logic"
o 1
suid 195,0
)
)
uid 7365,0
)
*129 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "reset_n"
t "std_logic"
o 2
suid 199,0
)
)
uid 7369,0
)
*130 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_p"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 331,0
)
)
uid 20432,0
)
*131 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_n"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 332,0
)
)
uid 20434,0
)
*132 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cke"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 333,0
)
)
uid 20436,0
)
*133 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cs_n"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 334,0
)
)
uid 20438,0
)
*134 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_odt"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 335,0
)
)
uid 20440,0
)
*135 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ras_n"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 336,0
)
)
uid 20442,0
)
*136 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cas_n"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 337,0
)
)
uid 20444,0
)
*137 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_we_n"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 338,0
)
)
uid 20446,0
)
*138 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_dm"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 339,0
)
)
uid 20448,0
)
*139 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ba"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 4
suid 340,0
)
)
uid 20450,0
)
*140 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr2x_addr"
t "std_logic_vector"
b "(13 downto 0)"
preAdd 0
posAdd 0
o 3
suid 341,0
)
)
uid 20452,0
)
*141 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ddr2_dq"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 14
suid 342,0
)
)
uid 20454,0
)
*142 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ddr2_dqs_p"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 343,0
)
)
uid 20456,0
)
*143 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ddr2_dqs_n"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 15
suid 344,0
)
)
uid 20458,0
)
*144 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reset"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 359,0
)
)
uid 20871,0
)
*145 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr2_addr"
t "std_logic_vector"
b "(12 downto 0)"
preAdd 0
posAdd 0
o 3
suid 404,0
)
)
uid 22372,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*146 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *147 (MRCItem
litem &115
pos 18
dimension 20
)
uid 37,0
optionalChildren [
*148 (MRCItem
litem &116
pos 0
dimension 20
uid 38,0
)
*149 (MRCItem
litem &117
pos 1
dimension 23
uid 39,0
)
*150 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
uid 40,0
)
*151 (MRCItem
litem &128
pos 1
dimension 20
uid 7366,0
)
*152 (MRCItem
litem &129
pos 0
dimension 20
uid 7370,0
)
*153 (MRCItem
litem &130
pos 2
dimension 20
uid 20433,0
)
*154 (MRCItem
litem &131
pos 3
dimension 20
uid 20435,0
)
*155 (MRCItem
litem &132
pos 4
dimension 20
uid 20437,0
)
*156 (MRCItem
litem &133
pos 5
dimension 20
uid 20439,0
)
*157 (MRCItem
litem &134
pos 6
dimension 20
uid 20441,0
)
*158 (MRCItem
litem &135
pos 7
dimension 20
uid 20443,0
)
*159 (MRCItem
litem &136
pos 8
dimension 20
uid 20445,0
)
*160 (MRCItem
litem &137
pos 9
dimension 20
uid 20447,0
)
*161 (MRCItem
litem &138
pos 10
dimension 20
uid 20449,0
)
*162 (MRCItem
litem &139
pos 11
dimension 20
uid 20451,0
)
*163 (MRCItem
litem &140
pos 12
dimension 20
uid 20453,0
)
*164 (MRCItem
litem &141
pos 13
dimension 20
uid 20455,0
)
*165 (MRCItem
litem &142
pos 14
dimension 20
uid 20457,0
)
*166 (MRCItem
litem &143
pos 15
dimension 20
uid 20459,0
)
*167 (MRCItem
litem &144
pos 16
dimension 20
uid 20872,0
)
*168 (MRCItem
litem &145
pos 17
dimension 20
uid 22373,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 41,0
optionalChildren [
*169 (MRCItem
litem &119
pos 0
dimension 20
uid 42,0
)
*170 (MRCItem
litem &121
pos 1
dimension 50
uid 43,0
)
*171 (MRCItem
litem &122
pos 2
dimension 100
uid 44,0
)
*172 (MRCItem
litem &123
pos 3
dimension 50
uid 45,0
)
*173 (MRCItem
litem &124
pos 4
dimension 100
uid 46,0
)
*174 (MRCItem
litem &125
pos 5
dimension 100
uid 47,0
)
*175 (MRCItem
litem &126
pos 6
dimension 50
uid 48,0
)
*176 (MRCItem
litem &127
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *177 (LEmptyRow
)
uid 51,0
optionalChildren [
*178 (RefLabelRowHdr
)
*179 (TitleRowHdr
)
*180 (FilterRowHdr
)
*181 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*182 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*183 (GroupColHdr
tm "GroupColHdrMgr"
)
*184 (NameColHdr
tm "GenericNameColHdrMgr"
)
*185 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*186 (InitColHdr
tm "GenericValueColHdrMgr"
)
*187 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*188 (EolColHdr
tm "GenericEolColHdrMgr"
)
*189 (LogGeneric
generic (GiElement
name "g_fpga_mayor"
type "integer range 0 to 31"
value "1"
)
uid 17304,0
)
*190 (LogGeneric
generic (GiElement
name "g_fpga_minor"
type "integer range 0 to 31"
value "0"
)
uid 17306,0
)
*191 (LogGeneric
generic (GiElement
name "g_fpga_number"
type "integer range 0 to 255"
value "31"
)
uid 17308,0
)
*192 (LogGeneric
generic (GiElement
name "g_fpga_rev"
type "integer range 0 to 255"
value "0"
)
uid 17310,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*193 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *194 (MRCItem
litem &177
pos 4
dimension 20
)
uid 65,0
optionalChildren [
*195 (MRCItem
litem &178
pos 0
dimension 20
uid 66,0
)
*196 (MRCItem
litem &179
pos 1
dimension 23
uid 67,0
)
*197 (MRCItem
litem &180
pos 2
hidden 1
dimension 20
uid 68,0
)
*198 (MRCItem
litem &189
pos 1
dimension 20
uid 17305,0
)
*199 (MRCItem
litem &190
pos 2
dimension 20
uid 17307,0
)
*200 (MRCItem
litem &191
pos 0
dimension 20
uid 17309,0
)
*201 (MRCItem
litem &192
pos 3
dimension 20
uid 17311,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 69,0
optionalChildren [
*202 (MRCItem
litem &181
pos 0
dimension 20
uid 70,0
)
*203 (MRCItem
litem &183
pos 1
dimension 50
uid 71,0
)
*204 (MRCItem
litem &184
pos 2
dimension 100
uid 72,0
)
*205 (MRCItem
litem &185
pos 3
dimension 190
uid 73,0
)
*206 (MRCItem
litem &186
pos 4
dimension 50
uid 74,0
)
*207 (MRCItem
litem &187
pos 5
dimension 50
uid 75,0
)
*208 (MRCItem
litem &188
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
