---
schema-version: v1.2.9
id: ISO/IEC13213-1994
title:
- content: Information technology
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Microprocessor systems
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-main
- content: Control and Status Registers (CSR) Architecture for microcomputer buses
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-part
- content: Information technology - Microprocessor systems - Control and Status Registers
    (CSR) Architecture for microcomputer buses
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: Technologies de l'information
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Systèmes à microprocesseurs
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-main
- content: Architecture des registres de commande et d'état pour bus de micro-ordinateur
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-part
- content: Technologies de l'information - Systèmes à microprocesseurs - Architecture
    des registres de commande et d'état pour bus de micro-ordinateur
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://www.iso.org/standard/21416.html
  type: src
- content: https://www.iso.org/obp/ui/en/#!iso:std:21416:en
  type: obp
- content: https://www.iso.org/contents/data/standard/02/14/21416.detail.rss
  type: rss
type: standard
docid:
- id: ISO/IEC 13213:1994
  type: ISO
  primary: true
- id: ISO/IEC 13213:1994(E)
  type: iso-reference
- id: urn:iso:std:iso-iec:13213:stage-90.93
  type: URN
docnumber: '13213'
date:
- type: published
  value: 1994-10
contributor:
- organization:
    name:
    - content: International Organization for Standardization
    abbreviation:
      content: ISO
    url: www.iso.org
  role:
  - type: publisher
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: 1994-10
language:
- en
- fr
script:
- Latn
abstract:
- content: Defines the address-space maps, the bus transaction sets, and the node's
    CSRs. Includes the format and content of the configuration ROM on the node providing
    the parameters necessary to autoconfigure systems with nonprocessor nodes provided
    by multiple vendors. The annexes provide background for understanding the usage
    of this CSR Archtecture specification.
  language:
  - en
  script:
  - Latn
  format: text/plain
- content: Defines the address-space maps, the bus transaction sets, and the node's
    CSRs. Includes the format and content of the configuration ROM on the node providing
    the parameters necessary to autoconfigure systems with nonprocessor nodes provided
    by multiple vendors. The annexes provide background for understanding the usage
    of this CSR Archtecture specification.
  language:
  - fr
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: '90'
  substage:
    value: '93'
copyright:
- owner:
  - name:
    - content: ISO/IEC
  from: '1994'
place:
- Geneva
ext:
  schema-version: v1.0.3
  doctype:
    type: international-standard
  editorialgroup:
    technical_committee:
    - name: Interconnection of information technology equipment
      number: 1
      type: IEC
      identifier: ISO/IEC JTC 1/SC 25
  ics:
  - code: '35.160'
    text: Microprocessor systems
  structuredidentifier:
    project_number: '21416'
    type: ISO
