// Seed: 3278893612
module module_0 (
    output wor id_0
);
endmodule
program module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  wire [-1 : ""] id_4;
  buf primCall (id_1, id_0);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endprogram
module module_2 #(
    parameter id_1 = 32'd26
) (
    input supply1 id_0,
    input tri0 _id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7[-1 : -1],
    input wire id_8,
    input wire id_9[id_1 : 1],
    input wor id_10,
    input tri0 id_11,
    input tri id_12,
    inout tri id_13,
    input wor id_14,
    inout uwire id_15
);
  wire id_17;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_0 = 0;
endmodule
