verilog xil_defaultlib --include "/home/test/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../camera.gen/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../camera.gen/sources_1/bd/top/ipshared/6b2b/hdl" --include "../../../../camera.gen/sources_1/bd/top/ipshared/c2c6" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/sim/sensor_inst_0_ila_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlslice_0_0/sim/sensor_inst_0_xlslice_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlslice_1_0/sim/sensor_inst_0_xlslice_1_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_gmax0505_channel_0_0/sim/sensor_inst_0_gmax0505_channel_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_util_idelay_ctrl_0_0/sim/sensor_inst_0_util_idelay_ctrl_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/sim/sensor_inst_0.v" \
"../../../bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" \
"../../../bd/top/ip/top_xbar_0/sim/top_xbar_0.v" \
"../../../bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v" \
"../../../bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" \
"../../../bd/top/ip/top_xlconcat_0_0/sim/top_xlconcat_0_0.v" \
"../../../bd/top/ip/top_auto_pc_0/sim/top_auto_pc_0.v" \
"../../../bd/top/sim/top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
