<sld_project_info>
  <project>
    <hash md5_digest_80b="911f20a268bc97e96896"/>
  </project>
  <file_info>
    <file device="EP3C40F484C6" path="dtb.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="7" ir_width="5" node_addr_width="4" node_count="11"/>
  <node_info>
    <node hpath="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|alt_jtag_atlantic:dtb_system_jtag_uart_alt_jtag_atlantic" instance_id="0" mfg_id="110" node_id="128" sld_node_info="0xC006E00" version="1">
      <parameters>
        <parameter name="INSTANCE_ID" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="ubin" value="00001100000000000110111000000000"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="YES"/>
        <parameter name="LOG2_TXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="LOG2_RXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="RESERVED" type="dec" value="0"/>
        <parameter name="DATA_WIDTH" type="dec" value="8"/>
        <parameter name="NODE_IR_WIDTH" type="dec" value="1"/>
        <parameter name="SCAN_LENGTH" type="dec" value="11"/>
      </parameters>
      <inputs>
        <port name="clk" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|clk"/>
        <port name="rst_n" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|rst_n"/>
        <port name="r_val" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|r_val"/>
        <port name="r_dat[0]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[0]"/>
        <port name="r_dat[1]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[1]"/>
        <port name="r_dat[2]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[2]"/>
        <port name="r_dat[3]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[3]"/>
        <port name="r_dat[4]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[4]"/>
        <port name="r_dat[5]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[5]"/>
        <port name="r_dat[6]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[6]"/>
        <port name="r_dat[7]" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|dtb_system_jtag_uart_scfifo_w:the_dtb_system_jtag_uart_scfifo_w|r_dat[7]"/>
        <port name="t_dav" source="dtb_system:inst|dtb_system_jtag_uart:jtag_uart|t_dav"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_raw_tck" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_raw_tck"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_tck" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_tck"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_tdi" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_tdi"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_rti" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_rti"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_shift" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_shift"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_update" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_update"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_usr1" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_usr1"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_clr" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_clr"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_ena" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_ena"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_ir_in_0_" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_ir_in_0_"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr" source="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr"/>
      </inputs>
      <outputs>
        <port name="r_ena"/>
        <port name="r_ena"/>
        <port name="t_ena"/>
        <port name="t_ena"/>
        <port name="t_dat[0]"/>
        <port name="t_dat[1]"/>
        <port name="t_dat[2]"/>
        <port name="t_dat[3]"/>
        <port name="t_dat[4]"/>
        <port name="t_dat[5]"/>
        <port name="t_dat[6]"/>
        <port name="t_dat[7]"/>
        <port name="t_pause"/>
        <port name="t_pause"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_tdo"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_irq"/>
        <port name="jtag.bp.inst_jtag_uart_dtb_system_jtag_uart_alt_jtag_atlantic_ir_out_0_"/>
      </outputs>
    </node>
    <node hpath="dtb_system:inst|dtb_system_cpu:cpu|dtb_system_cpu_nios2_oci:the_dtb_system_cpu_nios2_oci|dtb_system_cpu_jtag_debug_module_wrapper:the_dtb_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:dtb_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="70" node_id="34" sld_node_info="0x19104600" version="3">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="70"/>
        <parameter name="sld_type_id" type="dec" value="34"/>
        <parameter name="sld_version" type="dec" value="3"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="2"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="420496896"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="dtb_system:inst|dtb_system_cpu:cpu|dtb_system_cpu_nios2_oci:the_dtb_system_cpu_nios2_oci|dtb_system_cpu_jtag_debug_module_wrapper:the_dtb_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:dtb_system_cpu_jtag_debug_module_phy|tdo"/>
        <port name="usr_ir_out[0]" source="dtb_system:inst|dtb_system_cpu:cpu|dtb_system_cpu_nios2_oci:the_dtb_system_cpu_nios2_oci|dtb_system_cpu_jtag_debug_module_wrapper:the_dtb_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:dtb_system_cpu_jtag_debug_module_phy|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="dtb_system:inst|dtb_system_cpu:cpu|dtb_system_cpu_nios2_oci:the_dtb_system_cpu_nios2_oci|dtb_system_cpu_jtag_debug_module_wrapper:the_dtb_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:dtb_system_cpu_jtag_debug_module_phy|ir_out[1]"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.inst_cpu_the_dtb_system_cpu_nios2_oci_the_dtb_system_cpu_jtag_debug_module_wrapper_dtb_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_"/>
      </outputs>
    </node>
    <node hpath="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1314876514"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_INST_lb:inst108|altsyncram:altsyncram_component|altsyncram_edh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst108_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1314876769"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_INST_ma:inst109|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst109_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1314876770"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_INST_mb:inst131|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst131_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x8186E03" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1346920300"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_PHASE_l:inst156|altsyncram:altsyncram_component|altsyncram_rbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst156_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x8186E04" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1346920267"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_PHASE_k:inst157|altsyncram:altsyncram_component|altsyncram_qbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst157_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="5" mfg_id="110" node_id="3" sld_node_info="0x8186E05" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1346920301"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_PHASE_m:inst158|altsyncram:altsyncram_component|altsyncram_sbh1:auto_generated|altsyncram_rf72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst158_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="6" mfg_id="110" node_id="3" sld_node_info="0x8186E06" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1314876513"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dqINST_la:inst38|altsyncram:altsyncram_component|altsyncram_24i1:auto_generated|altsyncram_6a82:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst38_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="7" mfg_id="110" node_id="3" sld_node_info="0x8186E07" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1314876257"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_INST_ka:inst79|altsyncram:altsyncram_component|altsyncram_cdh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst79_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="8" mfg_id="110" node_id="3" sld_node_info="0x8186E08" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1314876258"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ram_dq_INST_kb:inst80|altsyncram:altsyncram_component|altsyncram_ddh1:auto_generated|altsyncram_hj72:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst80_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="dtb_system:inst" name="inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME dtb_system HAS_SOPCINFO 1 GENERATION_ID 1404251861"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
