{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597840730850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597840730860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 15:38:50 2020 " "Processing started: Wed Aug 19 15:38:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597840730860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1597840730860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd_12864b_top -c lcd_12864b_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd_12864b_top -c lcd_12864b_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1597840730860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_8_1200mv_85c_slow.svo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_8_1200mv_85c_slow.svo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_8_1200mv_0c_slow.svo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_8_1200mv_0c_slow.svo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_min_1200mv_0c_fast.svo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_min_1200mv_0c_fast.svo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top.svo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top.svo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_8_1200mv_85c_v_slow.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_8_1200mv_85c_v_slow.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_8_1200mv_0c_v_slow.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_8_1200mv_0c_v_slow.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_min_1200mv_0c_v_fast.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_min_1200mv_0c_v_fast.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_12864b_top_v.sdo C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/ simulation " "Generated file lcd_12864b_top_v.sdo in folder \"C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1597840732910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597840732941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 15:38:52 2020 " "Processing ended: Wed Aug 19 15:38:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597840732941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597840732941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597840732941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1597840732941 ""}
