strict digraph "" {
	node [label="\N"];
	"1647:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb685750>",
		fillcolor=turquoise,
		label="1647:BL
PauseTimerEq0_sync1 <= PauseTimerEq0;
PauseTimerEq0_sync2 <= PauseTimerEq0_sync1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6853d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37fb685590>]",
		style=filled,
		typ=Block];
	"Leaf_1639:AL"	 [def_var="['PauseTimerEq0_sync1', 'PauseTimerEq0_sync2']",
		label="Leaf_1639:AL"];
	"1647:BL" -> "Leaf_1639:AL"	 [cond="[]",
		lineno=None];
	"1639:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb685790>",
		clk_sens=True,
		fillcolor=gold,
		label="1639:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PauseTimerEq0', 'PauseTimerEq0_sync1', 'TxReset']"];
	"1640:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb685910>",
		fillcolor=turquoise,
		label="1640:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1639:AL" -> "1640:BL"	 [cond="[]",
		lineno=None];
	"1641:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb685950>",
		fillcolor=springgreen,
		label="1641:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1640:BL" -> "1641:IF"	 [cond="[]",
		lineno=None];
	"1641:IF" -> "1647:BL"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=1641];
	"1642:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb685990>",
		fillcolor=turquoise,
		label="1642:BL
PauseTimerEq0_sync1 <= 1'b1;
PauseTimerEq0_sync2 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6859d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f37fb685b50>]",
		style=filled,
		typ=Block];
	"1641:IF" -> "1642:BL"	 [cond="['TxReset']",
		label=TxReset,
		lineno=1641];
	"1642:BL" -> "Leaf_1639:AL"	 [cond="[]",
		lineno=None];
}
