     0   :  { %s192 = sld [smem:[#allocation19]] }
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s193 = sand.u32 134217727, %s192 }
   0x7   :  { %s194 = sor.u32 4026531840, %s193 }
     0   :  {}
   0x1   :  { %195 = vtrace %s194 }
     0   :  {}
   0x1   :  { %s186 = sld [smem:[#allocation16]] }
     0   :  {}
   0x1   :  { %187 = vtrace %s186 }
     0   :  {}
   0x1   :  { %s188 = sld [smem:[#allocation17]] }
     0   :  {}
   0x1   :  { %189 = vtrace %s188 }
     0   :  {}
   0x1   :  { %s190 = sld [smem:[#allocation18]] }
     0   :  {}
   0x1   :  { %191 = vtrace %s190 }
     0   :  { %v173 = vlaneseq }
   0x1   :  {}
   0x2   :  { %v174 = vshrl.u32 %v173, 7 }
   0x3   :  {}
   0x4   :  { %v175 = vshrl.u32 %v174, 1  ;;  %v176 = vand.u32 1, %v174 }
   0x5   :  {}
   0x6   :  { %v177 = vshll.u32 %v176, 2 }
   0x7   :  {}
   0x8   :  { %v178 = vadd.s32 %v177, %v175 }
   0x9   :  { %v184 = vsub.s32 %v175, %v174 }
   0xa   :  { %v179 = vsub.s32 %v178, %v174 }
   0xb   :  {}
   0xc   :  { %180 = vsetiar.raw.iar0 %v179 /* EvenOdd Store IAR initialization */ }
   0xd   :  { %185 = vsetiar.raw.iar1 %v184 /* EvenOdd Load IAR initialization */ }
   0xe   :  { %s53 = sld [smem:[#allocation13]] }
     0   :  {}
   0x1   :  { %p196 = scmp.eq.s32.totalorder %s53, 0 }
     0   :  {}
   0x1   :  { %57 = sbr.rel (%p196) target = $region24 }
     0   :  { %v62 = vand.u32 127, %v173  ;;  %s70 = sxor.u32 2925155241, %s53 }
   0x1   :  {}
   0x2   :  { %v66 = vxor.u32 1135663077, %v62 }
   0x3   :  { %s71 = smul.u32 2223506493, %s70 }
   0x4   :  { %v67 = vmul.u32 2925155241, %v66 }
   0x5   :  {}
   0x6   :  { %v68 = vshrl.u32 %v67, 16 }
   0x7   :  { %s72 = sshrl.u32 %s71, 16 }
   0x8   :  { %v69 = vxor.u32 %v68, %v67 }
   0x9   :  {}
   0xa   :  { %s73 = sxor.u32 %s72, %s71  ;;  %v74 = vxor.u32 2223506493, %v69 }
   0xb   :  {}
   0xc   :  { %v75 = vmul.u32 1519409121, %v74 }
   0xd   :  { %s78 = smul.u32 3389127133, %s73 }
   0xe   :  { %v76 = vshrl.u32 %v75, 16 }
   0xf   :  {}
  0x10   :  { %v77 = vxor.u32 %v76, %v75 }
  0x11   :  { %v80 = vstv %s78 }
  0x12   :  { %v79 = vmul.u32 1232336661, %v77 }
  0x13   :  {}
  0x14   :  { %v81 = vsub.s32 %v80, %v79 }
  0x15   :  {}
  0x16   :  { %v82 = vshrl.u32 %v81, 16 }
  0x17   :  {}
  0x18   :  { %v83 = vxor.u32 %v82, %v81 }
  0x19   :  {}
  0x1a   :  { %v84 = vxor.u32 1519409121, %v83 }
  0x1b   :  {}
  0x1c   :  { %v85 = vmul.u32 2449846741, %v84 }
  0x1d   :  {}
  0x1e   :  { %v86 = vshrl.u32 %v85, 16 }
  0x1f   :  {}
  0x20   :  { %v87 = vxor.u32 %v86, %v85  ;;  %v88 = vmul.u32 3389127133, %v69 }
  0x21   :  {}
  0x22   :  { %v89 = vmul.u32 1232336661, %v87 }
  0x23   :  {}
  0x24   :  { %v90 = vsub.s32 %v88, %v89 }
  0x25   :  {}
  0x26   :  { %v91 = vshrl.u32 %v90, 16 }
  0x27   :  {}
  0x28   :  { %v92 = vxor.u32 %v91, %v90  ;;  %v97 = vxor.u32 2925155241, %v83 }
  0x29   :  {}
  0x2a   :  { %v93 = vxor.u32 1135663077, %v92 }
  0x2b   :  {}
  0x2c   :  { %v94 = vmul.u32 2925155241, %v93  ;;  %v98 = vmul.u32 2223506493, %v97 }
  0x2d   :  {}
  0x2e   :  { %v95 = vshrl.u32 %v94, 16 }
  0x2f   :  {}
  0x30   :  { %v96 = vxor.u32 %v95, %v94  ;;  %v99 = vshrl.u32 %v98, 16 }
  0x31   :  {}
  0x32   :  { %v101 = vxor.u32 2223506493, %v96 }
  0x33   :  {}
  0x34   :  { %v100 = vxor.u32 %v99, %v98  ;;  %v102 = vmul.u32 1519409121, %v101 }
  0x35   :  {}
  0x36   :  { %v103 = vshrl.u32 %v102, 16 }
  0x37   :  {}
  0x38   :  { %v104 = vxor.u32 %v103, %v102  ;;  %v105 = vmul.u32 3389127133, %v100 }
  0x39   :  {}
  0x3a   :  { %v106 = vmul.u32 1232336661, %v104 }
  0x3b   :  {}
  0x3c   :  { %v107 = vsub.s32 %v105, %v106 }
  0x3d   :  {}
  0x3e   :  { %v108 = vshrl.u32 %v107, 16 }
  0x3f   :  {}
  0x40   :  { %v109 = vxor.u32 %v108, %v107 }
  0x41   :  {}
  0x42   :  { %v110 = vxor.u32 1519409121, %v109 }
  0x43   :  {}
  0x44   :  { %v111 = vmul.u32 2449846741, %v110 }
  0x45   :  {}
  0x46   :  { %v112 = vshrl.u32 %v111, 16 }
  0x47   :  {}
  0x48   :  { %v113 = vxor.u32 %v112, %v111  ;;  %v114 = vmul.u32 3389127133, %v96 }
  0x49   :  { %v127 = vxor.u32 1179257497, %v109 }
  0x4a   :  { %v115 = vmul.u32 1232336661, %v113 }
  0x4b   :  {}
  0x4c   :  { %v116 = vsub.s32 %v114, %v115 }
  0x4d   :  { %v128 = vmul.u32 2174555301, %v127  ;;  %v143 = vxor.u32 3546938817, %v109 }
  0x4e   :  { %v117 = vshrl.u32 %v116, 16 }
  0x4f   :  { %v131 = vxor.u32 461070425, %v109  ;;  %v147 = vxor.u32 728804945, %v109 }
  0x50   :  { %v118 = vxor.u32 %v117, %v116 }
  0x51   :  { %v129 = vshrl.u32 %v128, 16  ;;  %v144 = vmul.u32 1343633581, %v143 }
  0x52   :  { %v119 = vxor.u32 2337405405, %v118  ;;  %v123 = vxor.u32 747796405, %v118  ;;  %v135 = vxor.u32 2174555301, %v118 }
  0x53   :  { %v132 = vmul.u32 702470093, %v131  ;;  %v139 = vxor.u32 702470093, %v118  ;;  %v148 = vmul.u32 1920080165, %v147 }
  0x54   :  { %v120 = vmul.u32 1179257497, %v119  ;;  %v124 = vmul.u32 461070425, %v123 }
  0x55   :  { %v136 = vmul.u32 3546938817, %v135  ;;  %v140 = vmul.u32 728804945, %v139 }
  0x56   :  { %v121 = vshrl.u32 %v120, 16  ;;  %v130 = vxor.u32 %v129, %v128  ;;  %v145 = vshrl.u32 %v144, 16 }
  0x57   :  { %v137 = vshrl.u32 %v136, 16 }
  0x58   :  { %v122 = vxor.u32 %v121, %v120  ;;  %v133 = vshrl.u32 %v132, 16 }
  0x59   :  { %v125 = vshrl.u32 %v124, 16  ;;  %v138 = vxor.u32 %v137, %v136  ;;  %v141 = vshrl.u32 %v140, 16  ;;  %v149 = vshrl.u32 %v148, 16 }
  0x5a   :  { %v146 = vxor.u32 %v145, %v144  ;;  %v151 = vor.u32 %v130, %v122 }
  0x5b   :  {}
  0x5c   :  { %v152 = vor.u32 %v151, %v138 }
  0x5d   :  { %v126 = vxor.u32 %v125, %v124  ;;  %v134 = vxor.u32 %v133, %v132  ;;  %v142 = vxor.u32 %v141, %v140  ;;  %v150 = vxor.u32 %v149, %v148 }
  0x5e   :  { %v153 = vor.u32 %v152, %v146 }
  0x5f   :  { %vm197 = vcmp.eq.s32.totalorder %v174, 1 }
  0x60   :  { %vm154 = vcmp.eq.s32.totalorder %v153, 0  ;;  %vm198 = vcmp.eq.s32.totalorder %v174, 2  ;;  %vm199 = vcmp.eq.s32.totalorder %v174, 3 }
  0x61   :  { %v164 = vsel /*vm=*/%vm154, /*on_true_vy=*/%v126, /*on_false_vx=*/%v122  ;;  %v165 = vsel /*vm=*/%vm154, /*on_true_vy=*/%v134, /*on_false_vx=*/%v130  ;;  %v167 = vsel /*vm=*/%vm154, /*on_true_vy=*/%v142, /*on_false_vx=*/%v138  ;;  %v169 = vsel /*vm=*/%vm154, /*on_true_vy=*/%v150, /*on_false_vx=*/%v146 }
  0x62   :  { %v166 = vsel /*vm=*/%vm197, /*on_true_vy=*/%v165, /*on_false_vx=*/%v164 }
  0x63   :  { %v168 = vsel /*vm=*/%vm198, /*on_true_vy=*/%v167, /*on_false_vx=*/%v166 }
  0x64   :  { %v170 = vsel /*vm=*/%vm199, /*on_true_vy=*/%v169, /*on_false_vx=*/%v168 }
  0x65   :  { %171 = setrngseed %v170 /* Rng seed initialization */ }
  0x66   :  { %v172 = vrng /* Rng seed initialization */ }
     0   :  {}
   0x1   :  { %29 = vsettm 1 }
     0   :  {}
   0x1   :  { %s203 = smov 2147483646 /* materialized constant */ }
     0   :  {}
   0x1   :  { %28 = vsettm %s203 }
     0   :  {}
   0x1   :  { %26 = vtrace 2415919103 }
     0   :  {}
   0x1   :  { %0 = vtrace 2952790016 }
     0   :  {}
   0x1   :  { %1 = vtrace 3221225472 }
     0   :  {}
   0x1   :  { %s2 = sld [smem:[#allocation0]] }
     0   :  {}
   0x1   :  { %p200 = scmp.ne.s32.totalorder %s2, 1 }
     0   :  {}
   0x1   :  { %6 = sbr.rel (%p200) target = $region4 }
     0   :  {}
   0x1   :  { %s9 = scalar_parameter_address 0 }
     0   :  {}
   0x1   :  { %10 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %12 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %13 = compiler-scheduling-barrier }
     0   :  { %14 = vsyncpa [#allocation6], 0  ;;  %s204 = smov [#allocation5] /* materialized constant */ }
   0x1   :  { %s15 = sshll.u32 %s204, 4 }
   0x2   :  { %s16 = int_to_ptr.vmem [resolvable:$true] %s15 }
   0x3   :  { %18 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s9, /*size_in_granules=*/1, /*vmem=*/%s16, /*dst_syncflagno=*/[#allocation6] }
     0   :  {}
   0x1   :  { %19 = dma.done [#allocation6], 1 /* local-dma-wait */ }
     0   :  {}
   0x1   :  { %20 = vsyncpa [#allocation6], 1 }
     0   :  {}
   0x1   :  { %v21 = vld [vmem:[#allocation5] sm:$0xff] }
     0   :  {}
   0x1   :  { %201 = vpush %v21 }
   0x2   :  { %s202 = spop %201 }
     0   :  {}
   0x1   :  { %23 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %24 = compiler-scheduling-barrier }
     0   :  {}
   0x1   :  { %25 = compiler-scheduling-barrier }
     0   :  { %s31 = sld [smem:[#allocation7]]  ;;  %v33 = vstv %s202 }
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s32 = int_to_ptr.hbm [resolvable:$false] %s31 }
     0   :  { %34 = vsyncpa [#allocation11], 0  ;;  %35 = vst [vmem:[#allocation8] sm:$0xff] /*vst_source=*/%v33  ;;  %s205 = smov [#allocation9] /* materialized constant */ }
   0x1   :  {}
   0x2   :  {}
   0x3   :  { %s44 = sshll.u32 %s205, 4 }
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s45 = int_to_ptr.vmem [resolvable:$true] %s44 }
   0x7   :  { %v40 = vld [vmem:[#allocation8] sm:$0x1] }
   0x8   :  { %43 = vst [vmem:[#allocation9] sm:$0x1] /*vst_source=*/%v40 }
   0x9   :  { %47 = dma.vmem_to_hbm [thread:$0]  /*vmem=*/%s45, /*size_in_granules=*/16, /*hbm=*/%s32, /*dst_syncflagno=*/[#allocation11] }
     0   :  {}
   0x1   :  { %48 = dma.done [#allocation11], 16 /* pipeline-emitter-dma-wait */ }
     0   :  {}
   0x1   :  { %49 = vsyncpa [#allocation11], 1 }
     0   :  {}
   0x1   :  { %27 = vtrace 2684354559 }
     0   :  {}
   0x1   :  { %s206 = smov 2147483647 /* materialized constant */ }
     0   :  {}
   0x1   :  { %30 = vsettm %s206 }
     0   :  {}
   0x1   :  { %50 = vdelay 1 }
     0   :  {}
   0x1   :  { %51 = sfence }
     0   :  {}
   0x1   :  { %s207 = smov 0 /* materialized constant */ }
   0x2   :  { %52 = sst [smem:[#allocation12]] %s207 }
