#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar 16 01:40:16 2022
# Process ID: 17908
# Current directory: D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/synth_1/au_top_0.vds
# Journal file: D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/synth_1\vivado.jou
# Running On: DESKTOP-R7M5HS2, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34162 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13920
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'initialise_2' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (2#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (3#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (4#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_5' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_manual_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_9' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (5#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adder_20.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (6#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (7#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_22' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compare_22.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compare_22.v:23]
INFO: [Synth 8-6155] done synthesizing module 'compare_22' (8#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compare_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_23' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplier_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_23' (9#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplier_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'modulo_24' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'modulo_24' (10#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_24.v:7]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:124]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:142]
INFO: [Synth 8-6155] done synthesizing module 'alu_9' (11#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_manual_5.v:71]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_5' (12#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/alu_manual_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'tester_6' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/tester_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolTest_10' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolTest_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_25' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (13#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolTest_10.v:76]
INFO: [Synth 8-6155] done synthesizing module 'boolTest_10' (14#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/boolTest_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compareTester_11' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compareTester_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compareTester_11.v:77]
INFO: [Synth 8-6155] done synthesizing module 'compareTester_11' (15#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/compareTester_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterTester_12' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifterTester_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifterTester_12.v:74]
INFO: [Synth 8-6155] done synthesizing module 'shifterTester_12' (16#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/shifterTester_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adderTester_13' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:7]
WARNING: [Synth 8-151] case item 4'b0101 is unreachable [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:76]
INFO: [Synth 8-6155] done synthesizing module 'adderTester_13' (17#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/adderTester_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplierTester_14' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplierTester_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplierTester_14.v:77]
INFO: [Synth 8-6155] done synthesizing module 'multiplierTester_14' (18#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multiplierTester_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'modulo_tester_15' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_tester_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_tester_15.v:76]
INFO: [Synth 8-6155] done synthesizing module 'modulo_tester_15' (19#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/modulo_tester_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/tester_6.v:109]
INFO: [Synth 8-6155] done synthesizing module 'tester_6' (20#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/tester_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_16' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (21#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_17' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_17' (22#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (23#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (24#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:132]
INFO: [Synth 8-226] default block is never used [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:156]
INFO: [Synth 8-6155] done synthesizing module 'initialise_2' (25#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/initialise_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (26#1) [D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-7129] Port alufn[5] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module alu_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module initialise_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1233.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/School/GitHub/ALU-1D/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]
Finished Parsing XDC File [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/School/GitHub/ALU-1D/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [D:/Alchitry/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'boolTest_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'compareTester_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'shifterTester_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'adderTester_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'multiplierTester_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'modulo_tester_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_testState_q_reg' in module 'tester_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'boolTest_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'compareTester_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              FAIL_state |                               10 |                               11
              PASS_state |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'shifterTester_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
           TESTING_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'adderTester_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'multiplierTester_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
           TESTING_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'modulo_tester_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          IDLE_testState |                          0000001 |                              000
         ADDER_testState |                          0000010 |                              001
       COMPARE_testState |                          0000100 |                              010
          BOOL_testState |                          0001000 |                              011
         SHIFT_testState |                          0010000 |                              100
      MULTIPLY_testState |                          0100000 |                              101
        MODULO_testState |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testState_q_reg' using encoding 'one-hot' in module 'tester_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 37    
	   2 Input   16 Bit        Muxes := 10    
	  11 Input   16 Bit        Muxes := 2     
	  13 Input   16 Bit        Muxes := 3     
	  12 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	  12 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 4     
	  11 Input    6 Bit        Muxes := 1     
	  13 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 103   
	  12 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
	   4 Input    1 Bit        Muxes := 13    
	  13 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP alu/modulomod/out0, operation Mode is: C-A*B.
DSP Report: operator alu/modulomod/out0 is absorbed into DSP alu/modulomod/out0.
DSP Report: operator alu/modulomod/out1 is absorbed into DSP alu/modulomod/out0.
DSP Report: Generating DSP alu/multipliermod/out0, operation Mode is: A*B.
DSP Report: operator alu/multipliermod/out0 is absorbed into DSP alu/multipliermod/out0.
DSP Report: Generating DSP init/aluunitM/aluunit/modulomod/out0, operation Mode is: C'-A2*B.
DSP Report: register init/aluunitM/M_regB_q_reg is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: register init/aluunitM/M_regA_q_reg is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: operator init/aluunitM/aluunit/modulomod/out0 is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: operator init/aluunitM/aluunit/modulomod/out1 is absorbed into DSP init/aluunitM/aluunit/modulomod/out0.
DSP Report: Generating DSP init/aluunitM/aluunit/multipliermod/out0, operation Mode is: A2*B2.
DSP Report: register init/aluunitM/M_regB_q_reg is absorbed into DSP init/aluunitM/aluunit/multipliermod/out0.
DSP Report: register init/aluunitM/M_regA_q_reg is absorbed into DSP init/aluunitM/aluunit/multipliermod/out0.
DSP Report: operator init/aluunitM/aluunit/multipliermod/out0 is absorbed into DSP init/aluunitM/aluunit/multipliermod/out0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|modulo_24     | C-A*B       | 16     | 16     | 6      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modulo_24     | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modulo_24     | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|modulo_24     | C-A*B       | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier_23 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0      | C'-A2*B     | 16     | 16     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|au_top_0      | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1242.281 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1301.535 ; gain = 67.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1302.602 ; gain = 68.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   318|
|3     |DSP48E1 |     5|
|7     |LUT1    |    79|
|8     |LUT2    |   244|
|9     |LUT3    |   579|
|10    |LUT4    |    85|
|11    |LUT5    |   163|
|12    |LUT6    |   356|
|13    |FDRE    |   397|
|14    |FDSE    |     5|
|15    |IBUF    |    31|
|16    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1310.988 ; gain = 77.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1310.988 ; gain = 77.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1323.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1326.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d1bda4f2
INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1326.734 ; gain = 92.793
INFO: [Common 17-1381] The checkpoint 'D:/Documents/School/GitHub/ALU-1D/work/vivado/ALU 1D/ALU 1D.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 01:41:10 2022...
