
uart4_rx_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000288  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800044c  0800044c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800044c  0800044c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800044c  0800044c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800044c  0800044c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800044c  0800044c  0001044c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000450  08000450  00010450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000454  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000458  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000458  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000013de  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004db  00000000  00000000  00021455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001d8  00000000  00000000  00021930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000014b  00000000  00000000  00021b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f65b  00000000  00000000  00021c53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e99  00000000  00000000  000412ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2d0a  00000000  00000000  00043147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000594  00000000  00000000  00105e54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  001063e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000434 	.word	0x08000434

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000434 	.word	0x08000434

08000204 <main>:
void UART4_init(void);
void UART4_write(int c);
void delayMs(int);
char UART4_read(void);
int main (void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
	char c;
UART4_init();
 800020a:	f000 f809 	bl	8000220 <UART4_init>
while (1)
{
c = UART4_read(); UART4_write(c);
 800020e:	f000 f85f 	bl	80002d0 <UART4_read>
 8000212:	4603      	mov	r3, r0
 8000214:	71fb      	strb	r3, [r7, #7]
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	4618      	mov	r0, r3
 800021a:	f000 f845 	bl	80002a8 <UART4_write>
 800021e:	e7f6      	b.n	800020e <main+0xa>

08000220 <UART4_init>:
}
}
/* initialize UART4 to transmit at 9600 Baud */
void UART4_init(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
RCC->AHB1ENR |= 1; /* Enable GPIOA clock */
 8000224:	4b1d      	ldr	r3, [pc, #116]	; (800029c <UART4_init+0x7c>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a1c      	ldr	r2, [pc, #112]	; (800029c <UART4_init+0x7c>)
 800022a:	f043 0301 	orr.w	r3, r3, #1
 800022e:	6313      	str	r3, [r2, #48]	; 0x30
RCC->APB1ENR |= 0x80000; /* Enable UART4 clock */
 8000230:	4b1a      	ldr	r3, [pc, #104]	; (800029c <UART4_init+0x7c>)
 8000232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000234:	4a19      	ldr	r2, [pc, #100]	; (800029c <UART4_init+0x7c>)
 8000236:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800023a:	6413      	str	r3, [r2, #64]	; 0x40
/* Configure PA0, PA1 for UART4 TX, RX */
GPIOA->AFR[0] &= ~0x00FF;
 800023c:	4b18      	ldr	r3, [pc, #96]	; (80002a0 <UART4_init+0x80>)
 800023e:	6a1b      	ldr	r3, [r3, #32]
 8000240:	4a17      	ldr	r2, [pc, #92]	; (80002a0 <UART4_init+0x80>)
 8000242:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000246:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] |= 0x0088; /* alt8 for UART4 */
 8000248:	4b15      	ldr	r3, [pc, #84]	; (80002a0 <UART4_init+0x80>)
 800024a:	6a1b      	ldr	r3, [r3, #32]
 800024c:	4a14      	ldr	r2, [pc, #80]	; (80002a0 <UART4_init+0x80>)
 800024e:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 8000252:	6213      	str	r3, [r2, #32]
GPIOA->MODER &= ~0x000F;
 8000254:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <UART4_init+0x80>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a11      	ldr	r2, [pc, #68]	; (80002a0 <UART4_init+0x80>)
 800025a:	f023 030f 	bic.w	r3, r3, #15
 800025e:	6013      	str	r3, [r2, #0]
GPIOA->MODER |= 0x000A; /* enable alternate function for PA0, PA1 */
 8000260:	4b0f      	ldr	r3, [pc, #60]	; (80002a0 <UART4_init+0x80>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a0e      	ldr	r2, [pc, #56]	; (80002a0 <UART4_init+0x80>)
 8000266:	f043 030a 	orr.w	r3, r3, #10
 800026a:	6013      	str	r3, [r2, #0]
UART4->BRR = 0x0683; /* 9600 baud @ 16 MHz */
 800026c:	4b0d      	ldr	r3, [pc, #52]	; (80002a4 <UART4_init+0x84>)
 800026e:	f240 6283 	movw	r2, #1667	; 0x683
 8000272:	609a      	str	r2, [r3, #8]
UART4->CR1 = 0x000C;
 8000274:	4b0b      	ldr	r3, [pc, #44]	; (80002a4 <UART4_init+0x84>)
 8000276:	220c      	movs	r2, #12
 8000278:	60da      	str	r2, [r3, #12]
/* enable Tx, Rx, 8-bit data */
UART4->CR2 = 0x0000; /* 1 stop bit
 800027a:	4b0a      	ldr	r3, [pc, #40]	; (80002a4 <UART4_init+0x84>)
 800027c:	2200      	movs	r2, #0
 800027e:	611a      	str	r2, [r3, #16]
*/
UART4->CR3 = 0x0000; /* no flow control */
 8000280:	4b08      	ldr	r3, [pc, #32]	; (80002a4 <UART4_init+0x84>)
 8000282:	2200      	movs	r2, #0
 8000284:	615a      	str	r2, [r3, #20]
UART4->CR1 |= 0x2000; /*
 8000286:	4b07      	ldr	r3, [pc, #28]	; (80002a4 <UART4_init+0x84>)
 8000288:	68db      	ldr	r3, [r3, #12]
 800028a:	4a06      	ldr	r2, [pc, #24]	; (80002a4 <UART4_init+0x84>)
 800028c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000290:	60d3      	str	r3, [r2, #12]
enable UART4 */
}
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr
 800029c:	40023800 	.word	0x40023800
 80002a0:	40020000 	.word	0x40020000
 80002a4:	40004c00 	.word	0x40004c00

080002a8 <UART4_write>:
/* Write a character to UART4 */
void UART4_write (int ch) {
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
while (!(UART4->SR & 0x0080)) {} // wait until Tx buffer emptyUART4->DR = (ch & 0xFF);
 80002b0:	bf00      	nop
 80002b2:	4b06      	ldr	r3, [pc, #24]	; (80002cc <UART4_write+0x24>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d0f9      	beq.n	80002b2 <UART4_write+0xa>
}
 80002be:	bf00      	nop
 80002c0:	bf00      	nop
 80002c2:	370c      	adds	r7, #12
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	40004c00 	.word	0x40004c00

080002d0 <UART4_read>:
/* Read a character from UART4 */
char UART4_read(void) {
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
while (!(UART4->SR & 0x0020)) {} // wait until char arrives
 80002d4:	bf00      	nop
 80002d6:	4b07      	ldr	r3, [pc, #28]	; (80002f4 <UART4_read+0x24>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	f003 0320 	and.w	r3, r3, #32
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d0f9      	beq.n	80002d6 <UART4_read+0x6>
return UART4->DR;
 80002e2:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <UART4_read+0x24>)
 80002e4:	685b      	ldr	r3, [r3, #4]
 80002e6:	b2db      	uxtb	r3, r3
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	40004c00 	.word	0x40004c00

080002f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002fc:	e7fe      	b.n	80002fc <NMI_Handler+0x4>

080002fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002fe:	b480      	push	{r7}
 8000300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000302:	e7fe      	b.n	8000302 <HardFault_Handler+0x4>

08000304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000308:	e7fe      	b.n	8000308 <MemManage_Handler+0x4>

0800030a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800030a:	b480      	push	{r7}
 800030c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800030e:	e7fe      	b.n	800030e <BusFault_Handler+0x4>

08000310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000314:	e7fe      	b.n	8000314 <UsageFault_Handler+0x4>

08000316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000316:	b480      	push	{r7}
 8000318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800031a:	bf00      	nop
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr

08000324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000328:	bf00      	nop
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr

08000332 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000336:	bf00      	nop
 8000338:	46bd      	mov	sp, r7
 800033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033e:	4770      	bx	lr

08000340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000344:	f000 f83e 	bl	80003c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000348:	bf00      	nop
 800034a:	bd80      	pop	{r7, pc}

0800034c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <SystemInit+0x20>)
 8000352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000356:	4a05      	ldr	r2, [pc, #20]	; (800036c <SystemInit+0x20>)
 8000358:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800035c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	e000ed00 	.word	0xe000ed00

08000370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000370:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000374:	480d      	ldr	r0, [pc, #52]	; (80003ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000376:	490e      	ldr	r1, [pc, #56]	; (80003b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000378:	4a0e      	ldr	r2, [pc, #56]	; (80003b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800037c:	e002      	b.n	8000384 <LoopCopyDataInit>

0800037e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800037e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000382:	3304      	adds	r3, #4

08000384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000388:	d3f9      	bcc.n	800037e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038a:	4a0b      	ldr	r2, [pc, #44]	; (80003b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800038c:	4c0b      	ldr	r4, [pc, #44]	; (80003bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000390:	e001      	b.n	8000396 <LoopFillZerobss>

08000392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000394:	3204      	adds	r2, #4

08000396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000398:	d3fb      	bcc.n	8000392 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800039a:	f7ff ffd7 	bl	800034c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800039e:	f000 f825 	bl	80003ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003a2:	f7ff ff2f 	bl	8000204 <main>
  bx  lr    
 80003a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80003a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003b4:	08000454 	.word	0x08000454
  ldr r2, =_sbss
 80003b8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003bc:	20000024 	.word	0x20000024

080003c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003c0:	e7fe      	b.n	80003c0 <ADC_IRQHandler>
	...

080003c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003c8:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <HAL_IncTick+0x20>)
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	461a      	mov	r2, r3
 80003ce:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <HAL_IncTick+0x24>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4413      	add	r3, r2
 80003d4:	4a04      	ldr	r2, [pc, #16]	; (80003e8 <HAL_IncTick+0x24>)
 80003d6:	6013      	str	r3, [r2, #0]
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop
 80003e4:	20000000 	.word	0x20000000
 80003e8:	20000020 	.word	0x20000020

080003ec <__libc_init_array>:
 80003ec:	b570      	push	{r4, r5, r6, lr}
 80003ee:	4d0d      	ldr	r5, [pc, #52]	; (8000424 <__libc_init_array+0x38>)
 80003f0:	4c0d      	ldr	r4, [pc, #52]	; (8000428 <__libc_init_array+0x3c>)
 80003f2:	1b64      	subs	r4, r4, r5
 80003f4:	10a4      	asrs	r4, r4, #2
 80003f6:	2600      	movs	r6, #0
 80003f8:	42a6      	cmp	r6, r4
 80003fa:	d109      	bne.n	8000410 <__libc_init_array+0x24>
 80003fc:	4d0b      	ldr	r5, [pc, #44]	; (800042c <__libc_init_array+0x40>)
 80003fe:	4c0c      	ldr	r4, [pc, #48]	; (8000430 <__libc_init_array+0x44>)
 8000400:	f000 f818 	bl	8000434 <_init>
 8000404:	1b64      	subs	r4, r4, r5
 8000406:	10a4      	asrs	r4, r4, #2
 8000408:	2600      	movs	r6, #0
 800040a:	42a6      	cmp	r6, r4
 800040c:	d105      	bne.n	800041a <__libc_init_array+0x2e>
 800040e:	bd70      	pop	{r4, r5, r6, pc}
 8000410:	f855 3b04 	ldr.w	r3, [r5], #4
 8000414:	4798      	blx	r3
 8000416:	3601      	adds	r6, #1
 8000418:	e7ee      	b.n	80003f8 <__libc_init_array+0xc>
 800041a:	f855 3b04 	ldr.w	r3, [r5], #4
 800041e:	4798      	blx	r3
 8000420:	3601      	adds	r6, #1
 8000422:	e7f2      	b.n	800040a <__libc_init_array+0x1e>
 8000424:	0800044c 	.word	0x0800044c
 8000428:	0800044c 	.word	0x0800044c
 800042c:	0800044c 	.word	0x0800044c
 8000430:	08000450 	.word	0x08000450

08000434 <_init>:
 8000434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000436:	bf00      	nop
 8000438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043a:	bc08      	pop	{r3}
 800043c:	469e      	mov	lr, r3
 800043e:	4770      	bx	lr

08000440 <_fini>:
 8000440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000442:	bf00      	nop
 8000444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000446:	bc08      	pop	{r3}
 8000448:	469e      	mov	lr, r3
 800044a:	4770      	bx	lr
