

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Sun Apr 26 19:39:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136| 1.360 us | 1.360 us |  136|  136|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      134|      134|        36|          1|          1|   100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 38 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %x) nounwind, !map !84"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %w) nounwind, !map !90"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %bias) nounwind, !map !94"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %res) nounwind, !map !100"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @calcPerceptron_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%bias_read = call float @_ssdm_op_Read.s_axilite.float(float %bias) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 44 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:5]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %bias, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:6]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([100 x float]* %x, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:7]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([100 x float]* %w, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:8]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([100 x float]* %res, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:9]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [simple_perceptron/core.cpp:12]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%idx_0 = phi i7 [ 0, %0 ], [ %idx, %2 ]"   --->   Operation 51 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str40) nounwind"   --->   Operation 52 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%icmp_ln12 = icmp eq i7 %idx_0, -28" [simple_perceptron/core.cpp:12]   --->   Operation 53 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%idx = add i7 %idx_0, 1" [simple_perceptron/core.cpp:12]   --->   Operation 55 'add' 'idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %3, label %2" [simple_perceptron/core.cpp:12]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %idx_0 to i64" [simple_perceptron/core.cpp:14]   --->   Operation 57 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [100 x float]* %x, i64 0, i64 %zext_ln14" [simple_perceptron/core.cpp:14]   --->   Operation 58 'getelementptr' 'x_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:14]   --->   Operation 59 'load' 'x_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%w_addr = getelementptr [100 x float]* %w, i64 0, i64 %zext_ln14" [simple_perceptron/core.cpp:14]   --->   Operation 60 'getelementptr' 'w_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:14]   --->   Operation 61 'load' 'w_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:14]   --->   Operation 62 'load' 'x_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:14]   --->   Operation 63 'load' 'w_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 64 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:14]   --->   Operation 64 'fmul' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 65 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:14]   --->   Operation 65 'fmul' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 66 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:14]   --->   Operation 66 'fmul' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 67 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:14]   --->   Operation 67 'fmul' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 68 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_1, %bias_read" [simple_perceptron/core.cpp:14]   --->   Operation 68 'fadd' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 69 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_1, %bias_read" [simple_perceptron/core.cpp:14]   --->   Operation 69 'fadd' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 70 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_1, %bias_read" [simple_perceptron/core.cpp:14]   --->   Operation 70 'fadd' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 71 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_1, %bias_read" [simple_perceptron/core.cpp:14]   --->   Operation 71 'fadd' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 72 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_1, %bias_read" [simple_perceptron/core.cpp:14]   --->   Operation 72 'fadd' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.67>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast float %tmp_2 to i32" [simple_perceptron/core.cpp:14]   --->   Operation 73 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i32 %bitcast_ln14, -2147483648" [simple_perceptron/core.cpp:14]   --->   Operation 74 'xor' 'xor_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %xor_ln14 to float" [simple_perceptron/core.cpp:14]   --->   Operation 75 'bitcast' 'bitcast_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_13 : Operation 76 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 76 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 77 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 77 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.68>
ST_15 : Operation 78 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 78 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.68>
ST_16 : Operation 79 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 79 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.68>
ST_17 : Operation 80 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 80 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.68>
ST_18 : Operation 81 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 81 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.68>
ST_19 : Operation 82 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 82 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.68>
ST_20 : Operation 83 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 83 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.68>
ST_21 : Operation 84 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln14_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:14]   --->   Operation 84 'fexp' 'tmp_i_i' <Predicate = (!icmp_ln12)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 85 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:14]   --->   Operation 85 'fadd' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 86 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:14]   --->   Operation 86 'fadd' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 87 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:14]   --->   Operation 87 'fadd' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 88 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:14]   --->   Operation 88 'fadd' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 89 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:14]   --->   Operation 89 'fadd' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.98>
ST_27 : Operation 90 [10/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 90 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.98>
ST_28 : Operation 91 [9/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 91 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.98>
ST_29 : Operation 92 [8/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 92 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.98>
ST_30 : Operation 93 [7/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 93 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.98>
ST_31 : Operation 94 [6/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 94 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.98>
ST_32 : Operation 95 [5/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 95 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.98>
ST_33 : Operation 96 [4/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 96 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.98>
ST_34 : Operation 97 [3/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 97 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.98>
ST_35 : Operation 98 [2/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 98 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.98>
ST_36 : Operation 99 [1/10] (7.98ns)   --->   "%tmp = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:14]   --->   Operation 99 'frecip' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 100 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [100 x float]* %res, i64 0, i64 %zext_ln14" [simple_perceptron/core.cpp:14]   --->   Operation 100 'getelementptr' 'res_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_37 : Operation 101 [1/1] (3.25ns)   --->   "store float %tmp, float* %res_addr, align 4" [simple_perceptron/core.cpp:14]   --->   Operation 101 'store' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_37 : Operation 102 [1/1] (0.00ns)   --->   "br label %1" [simple_perceptron/core.cpp:12]   --->   Operation 102 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 38 <SV = 2> <Delay = 0.00>
ST_38 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [simple_perceptron/core.cpp:17]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000]
bias_read         (read             ) [ 001111111111111111111111111111111111110]
specinterface_ln5 (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln6 (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln7 (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln8 (specinterface    ) [ 000000000000000000000000000000000000000]
specinterface_ln9 (specinterface    ) [ 000000000000000000000000000000000000000]
br_ln12           (br               ) [ 011111111111111111111111111111111111110]
idx_0             (phi              ) [ 001000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000]
icmp_ln12         (icmp             ) [ 001111111111111111111111111111111111110]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000]
idx               (add              ) [ 011111111111111111111111111111111111110]
br_ln12           (br               ) [ 000000000000000000000000000000000000000]
zext_ln14         (zext             ) [ 001111111111111111111111111111111111110]
x_addr            (getelementptr    ) [ 001100000000000000000000000000000000000]
w_addr            (getelementptr    ) [ 001100000000000000000000000000000000000]
x_load            (load             ) [ 001011110000000000000000000000000000000]
w_load            (load             ) [ 001011110000000000000000000000000000000]
tmp_1             (fmul             ) [ 001000001111100000000000000000000000000]
tmp_2             (fadd             ) [ 001000000000010000000000000000000000000]
bitcast_ln14      (bitcast          ) [ 000000000000000000000000000000000000000]
xor_ln14          (xor              ) [ 000000000000000000000000000000000000000]
bitcast_ln14_1    (bitcast          ) [ 001000000000001111111100000000000000000]
tmp_i_i           (fexp             ) [ 001000000000000000000011111000000000000]
tmp_5             (fadd             ) [ 001000000000000000000000000111111111100]
tmp               (frecip           ) [ 001000000000000000000000000000000000010]
res_addr          (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln14        (store            ) [ 000000000000000000000000000000000000000]
br_ln12           (br               ) [ 011111111111111111111111111111111111110]
ret_ln17          (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcPerceptron_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FRecip.f32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="bias_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="w_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="res_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="35"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/37 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln14_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/37 "/>
</bind>
</comp>

<comp id="101" class="1005" name="idx_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="idx_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="32" slack="7"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="frecip(505) " fcode="frecip"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln12_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="idx_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln14_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bitcast_ln14_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/13 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln14_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bitcast_ln14_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/13 "/>
</bind>
</comp>

<comp id="167" class="1005" name="bias_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="7"/>
<pin id="169" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="icmp_ln12_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="176" class="1005" name="idx_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="181" class="1005" name="zext_ln14_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="35"/>
<pin id="183" dir="1" index="1" bw="64" slack="35"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="w_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="x_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="201" class="1005" name="w_load_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="bitcast_ln14_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_i_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_5_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="105" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="105" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="105" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="175"><net_src comp="135" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="141" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="184"><net_src comp="147" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="189"><net_src comp="62" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="194"><net_src comp="75" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="199"><net_src comp="69" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="204"><net_src comp="82" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="209"><net_src comp="121" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="214"><net_src comp="112" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="219"><net_src comp="162" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="224"><net_src comp="130" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="229"><net_src comp="116" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="234"><net_src comp="125" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="95" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {37 }
 - Input state : 
	Port: calcPerceptron : x | {2 3 }
	Port: calcPerceptron : w | {2 3 }
	Port: calcPerceptron : bias | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln12 : 1
		idx : 1
		br_ln12 : 2
		zext_ln14 : 1
		x_addr : 2
		x_load : 3
		w_addr : 2
		w_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		xor_ln14 : 1
		bitcast_ln14_1 : 1
		tmp_i_i : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		store_ln14 : 1
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fexp   |      grp_fu_130      |    7    |   277   |   924   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_112      |    2    |   205   |   390   |
|          |      grp_fu_116      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_121      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|  frecip  |      grp_fu_125      |    8    |   235   |   217   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln14_fu_156   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    add   |      idx_fu_141      |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln12_fu_135   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   read   | bias_read_read_fu_56 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln14_fu_147   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    22   |   1065  |   2300  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   bias_read_reg_167  |   32   |
|bitcast_ln14_1_reg_216|   32   |
|   icmp_ln12_reg_172  |    1   |
|     idx_0_reg_101    |    7   |
|      idx_reg_176     |    7   |
|     tmp_1_reg_206    |   32   |
|     tmp_2_reg_211    |   32   |
|     tmp_5_reg_226    |   32   |
|    tmp_i_i_reg_221   |   32   |
|      tmp_reg_231     |   32   |
|    w_addr_reg_191    |    7   |
|    w_load_reg_201    |   32   |
|    x_addr_reg_186    |    7   |
|    x_load_reg_196    |   32   |
|   zext_ln14_reg_181  |   64   |
+----------------------+--------+
|         Total        |   381  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_82 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_130    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1065  |  2300  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   381  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    5   |  1446  |  2327  |
+-----------+--------+--------+--------+--------+
