// Seed: 2344242786
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input tri1 id_14
);
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input logic id_2,
    output logic id_3,
    output wand id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_1,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.type_9 = 0;
  initial id_3 <= id_2;
endmodule
