/// Auto-generated register definitions for FMC
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::fmc {

// ============================================================================
// FMC - Flexible memory controller
// Base Address: 0xA0000000
// ============================================================================

/// FMC Register Structure
struct FMC_Registers {

    /// SRAM/NOR-Flash chip-select control register 1
    /// Offset: 0x0000
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR1;

    /// SRAM/NOR-Flash chip-select timing register 1
    /// Offset: 0x0004
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR1;

    /// SRAM/NOR-Flash chip-select control register 2
    /// Offset: 0x0008
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR2;

    /// SRAM/NOR-Flash chip-select timing register 2
    /// Offset: 0x000C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR2;

    /// SRAM/NOR-Flash chip-select control register 3
    /// Offset: 0x0010
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR3;

    /// SRAM/NOR-Flash chip-select timing register 3
    /// Offset: 0x0014
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR3;

    /// SRAM/NOR-Flash chip-select control register 4
    /// Offset: 0x0018
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR4;

    /// SRAM/NOR-Flash chip-select timing register 4
    /// Offset: 0x001C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR4;
    uint8_t RESERVED_0020[96]; ///< Reserved

    /// PC Card/NAND Flash control register
    /// Offset: 0x0080
    /// Reset value: 0x00000018
    /// Access: read-write
    volatile uint32_t PCR;

    /// FIFO status and interrupt register
    /// Offset: 0x0084
    /// Reset value: 0x00000040
    volatile uint32_t SR;

    /// Common memory space timing register
    /// Offset: 0x0088
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PMEM;

    /// Attribute memory space timing register
    /// Offset: 0x008C
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PATT;
    uint8_t RESERVED_0090[4]; ///< Reserved

    /// ECC result register
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECCR;
    uint8_t RESERVED_0098[108]; ///< Reserved

    /// SRAM/NOR-Flash write timing registers 1
    /// Offset: 0x0104
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR1;
    uint8_t RESERVED_0108[4]; ///< Reserved

    /// SRAM/NOR-Flash write timing registers 2
    /// Offset: 0x010C
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR2;
    uint8_t RESERVED_0110[4]; ///< Reserved

    /// SRAM/NOR-Flash write timing registers 3
    /// Offset: 0x0114
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR3;
    uint8_t RESERVED_0118[4]; ///< Reserved

    /// SRAM/NOR-Flash write timing registers 4
    /// Offset: 0x011C
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR4;
    uint8_t RESERVED_0120[32]; ///< Reserved

    /// SDRAM Control Register 1
    /// Offset: 0x0140
    /// Reset value: 0x000002D0
    /// Access: read-write
    volatile uint32_t SDCR1;

    /// SDRAM Control Register 2
    /// Offset: 0x0144
    /// Reset value: 0x000002D0
    /// Access: read-write
    volatile uint32_t SDCR2;

    /// SDRAM Timing register 1
    /// Offset: 0x0148
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t SDTR1;

    /// SDRAM Timing register 2
    /// Offset: 0x014C
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t SDTR2;

    /// SDRAM Command Mode register
    /// Offset: 0x0150
    /// Reset value: 0x00000000
    volatile uint32_t SDCMR;

    /// SDRAM Refresh Timer register
    /// Offset: 0x0154
    /// Reset value: 0x00000000
    volatile uint32_t SDRTR;

    /// SDRAM Status register
    /// Offset: 0x0158
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SDSR;
};

static_assert(sizeof(FMC_Registers) >= 348, "FMC_Registers size mismatch");

/// FMC peripheral instance
inline FMC_Registers* FMC() {
    return reinterpret_cast<FMC_Registers*>(0xA0000000);
}

}  // namespace alloy::hal::st::stm32f7::fmc
