module cyclic_lamp_tb();
reg clock;
wire [0:2] light;
cyclic_lamp DUT(clock,light);
initial
begin
clock=1'b0;
#20 $finish;
end
always #1 clock=!clock;
initial
begin
$dumpfile("cyclic_lamp.vcd");
$dumpvars(0,cyclic_lamp_tb);
$monitor($time," RGY=%b",light);
end
endmodule