{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710273676533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710273676534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 21:01:16 2024 " "Processing started: Tue Mar 12 21:01:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710273676534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710273676534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spirit_level_cyc1000 -c spirit_level_cyc1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off spirit_level_cyc1000 -c spirit_level_cyc1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710273676534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710273677257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710273677257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spirit_level_cyc1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spirit_level_cyc1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIRIT_LEVEL_CYC1000-RTL " "Found design unit 1: SPIRIT_LEVEL_CYC1000-RTL" {  } { { "spirit_level_cyc1000.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spirit_level_cyc1000.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710273688256 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIRIT_LEVEL_CYC1000 " "Found entity 1: SPIRIT_LEVEL_CYC1000" {  } { { "spirit_level_cyc1000.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spirit_level_cyc1000.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710273688256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710273688256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rst_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_SYNC-RTL " "Found design unit 1: RST_SYNC-RTL" {  } { { "rst_sync.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/rst_sync.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710273688259 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_SYNC " "Found entity 1: RST_SYNC" {  } { { "rst_sync.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/rst_sync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710273688259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710273688259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER-RTL " "Found design unit 1: SPI_MASTER-RTL" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710273688263 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER " "Found entity 1: SPI_MASTER" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710273688263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710273688263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spirit_level_cyc1000 " "Elaborating entity \"spirit_level_cyc1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710273688316 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(33) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(33): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710273688554 "|spirit_level_cyc1000"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spirit_level_cyc1000.vhd(73) " "VHDL warning at spirit_level_cyc1000.vhd(73): ignored assignment of value to null range" {  } { { "spirit_level_cyc1000.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spirit_level_cyc1000.vhd" 73 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1710273688555 "|spirit_level_cyc1000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_SYNC RST_SYNC:rst_sync_i " "Elaborating entity \"RST_SYNC\" for hierarchy \"RST_SYNC:rst_sync_i\"" {  } { { "spirit_level_cyc1000.vhd" "rst_sync_i" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spirit_level_cyc1000.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710273688593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER SPI_MASTER:spi_master_i " "Elaborating entity \"SPI_MASTER\" for hierarchy \"SPI_MASTER:spi_master_i\"" {  } { { "spirit_level_cyc1000.vhd" "spi_master_i" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spirit_level_cyc1000.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710273688595 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(33) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(33): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710273688595 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_master.vhd(52) " "VHDL Subtype or Type Declaration warning at spi_master.vhd(52): subtype or type has null range" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 52 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710273688598 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg spi_master.vhd(52) " "Verilog HDL or VHDL warning at spi_master.vhd(52): object \"addr_reg\" assigned a value but never read" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710273688598 "|spirit_level_cyc1000|SPI_MASTER:spi_master_i"}
{ "Error" "EVRFX_VHDL_ASSERT_ALWAYS_OCCURS_ERROR" "\"condition: SCLK_FREQ <= CLK_FREQ/10\" spi_master.vhd(73) " "VHDL Assertion Statement at spi_master.vhd(73): assertion is false - report \"condition: SCLK_FREQ <= CLK_FREQ/10\" (FAILURE or ERROR)" {  } { { "spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spi_master.vhd" 73 0 0 } }  } 0 10652 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (FAILURE or ERROR)" 0 0 "Analysis & Synthesis" 0 -1 1710273688603 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SPI_MASTER:spi_master_i " "Can't elaborate user hierarchy \"SPI_MASTER:spi_master_i\"" {  } { { "spirit_level_cyc1000.vhd" "spi_master_i" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/spirit_level/spirit_level_cyc1000.vhd" 58 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710273688613 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710273688748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 12 21:01:28 2024 " "Processing ended: Tue Mar 12 21:01:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710273688748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710273688748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710273688748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710273688748 ""}
