
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.89

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: almost_empty_reg$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     2    0.10    0.27    0.24    0.44 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net3 (net)
                  0.27    0.00    0.44 ^ almost_empty_reg$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ almost_empty_reg$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.03    0.03   library removal time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: mem[5][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[5][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[5][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.08    0.34    0.34 ^ mem[5][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[5][1] (net)
                  0.08    0.00    0.34 ^ _492_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    0.50 ^ _492_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _095_ (net)
                  0.06    0.00    0.50 ^ mem[5][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[5][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     2    0.10    0.27    0.24    0.44 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net3 (net)
                  0.27    0.00    0.44 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    20    0.28    0.28    0.25    0.69 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.28    0.00    0.69 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  9.37   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.46    0.46 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_addr[1] (net)
                  0.13    0.00    0.46 ^ _349_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    0.71 ^ _349_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _158_ (net)
                  0.30    0.00    0.71 ^ _350_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    0.95 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _159_ (net)
                  0.18    0.00    0.95 ^ _351_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.13    1.08 v _351_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _317_ (net)
                  0.15    0.00    1.08 v _671_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.43    1.51 ^ _671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _322_ (net)
                  0.20    0.00    1.51 ^ _341_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.20    0.30    1.81 ^ _341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _153_ (net)
                  0.20    0.00    1.81 ^ _345_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.11    0.20    0.15    1.96 v _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _156_ (net)
                  0.20    0.00    1.96 v _415_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.17    0.34    2.30 v _415_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _192_ (net)
                  0.17    0.00    2.30 v _443_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.20    2.50 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _196_ (net)
                  0.09    0.00    2.50 v _444_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.17    0.16    0.20    2.70 v _444_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _197_ (net)
                  0.16    0.00    2.70 v _661_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.28    2.97 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _151_ (net)
                  0.06    0.00    2.97 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.97   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     2    0.10    0.27    0.24    0.44 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net3 (net)
                  0.27    0.00    0.44 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    20    0.28    0.28    0.25    0.69 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.28    0.00    0.69 ^ rd_ptr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.69   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  9.37   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.46    0.46 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_addr[1] (net)
                  0.13    0.00    0.46 ^ _349_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.15    0.30    0.25    0.71 ^ _349_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _158_ (net)
                  0.30    0.00    0.71 ^ _350_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    0.95 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _159_ (net)
                  0.18    0.00    0.95 ^ _351_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.15    0.13    1.08 v _351_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _317_ (net)
                  0.15    0.00    1.08 v _671_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.43    1.51 ^ _671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _322_ (net)
                  0.20    0.00    1.51 ^ _341_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.20    0.30    1.81 ^ _341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _153_ (net)
                  0.20    0.00    1.81 ^ _345_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.11    0.20    0.15    1.96 v _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _156_ (net)
                  0.20    0.00    1.96 v _415_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.17    0.34    2.30 v _415_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _192_ (net)
                  0.17    0.00    2.30 v _443_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.20    2.50 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _196_ (net)
                  0.09    0.00    2.50 v _444_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.17    0.16    0.20    2.70 v _444_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _197_ (net)
                  0.16    0.00    2.70 v _661_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.28    2.97 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _151_ (net)
                  0.06    0.00    2.97 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.97   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.430511474609375

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8680

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.28004276752471924

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9594

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    0.71 ^ _349_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    0.95 ^ _350_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.13    1.08 v _351_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.43    1.51 ^ _671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.30    1.81 ^ _341_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.15    1.96 v _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.34    2.30 v _415_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.20    2.50 v _443_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.20    2.70 v _444_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.28    2.97 ^ _661_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    2.97 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.97   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.97   data arrival time
---------------------------------------------------------
           6.89   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[5][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[5][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[5][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ mem[5][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _492_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ mem[5][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[5][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.9744

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.8920

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
231.710597

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.67e-02   4.39e-03   8.80e-08   3.11e-02  39.5%
Combinational          3.20e-02   1.55e-02   1.01e-07   4.75e-02  60.5%
Clock                  0.00e+00   0.00e+00   3.50e-07   3.50e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.87e-02   1.99e-02   5.39e-07   7.86e-02 100.0%
                          74.7%      25.3%       0.0%
