// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CCLabel_firstPass (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Image_r_Addr_A,
        Image_r_EN_A,
        Image_r_WEN_A,
        Image_r_Din_A,
        Image_r_Dout_A,
        lbImage_address0,
        lbImage_ce0,
        lbImage_we0,
        lbImage_d0,
        lbImage_q0,
        lbImage_address1,
        lbImage_ce1,
        lbImage_we1,
        lbImage_d1,
        lbImage_q1,
        starData_status_address0,
        starData_status_ce0,
        starData_status_we0,
        starData_status_d0,
        starData_totalIntensity_address0,
        starData_totalIntensity_ce0,
        starData_totalIntensity_we0,
        starData_totalIntensity_d0,
        starData_totalIntensity_q0,
        starData_x_address0,
        starData_x_ce0,
        starData_x_we0,
        starData_x_d0,
        starData_x_q0,
        starData_y_address0,
        starData_y_ce0,
        starData_y_we0,
        starData_y_d0,
        starData_y_q0,
        set_address0,
        set_ce0,
        set_we0,
        set_d0,
        set_q0,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 15'b1;
parameter    ap_ST_st2_fsm_1 = 15'b10;
parameter    ap_ST_st3_fsm_2 = 15'b100;
parameter    ap_ST_st4_fsm_3 = 15'b1000;
parameter    ap_ST_st5_fsm_4 = 15'b10000;
parameter    ap_ST_st6_fsm_5 = 15'b100000;
parameter    ap_ST_st7_fsm_6 = 15'b1000000;
parameter    ap_ST_st8_fsm_7 = 15'b10000000;
parameter    ap_ST_st9_fsm_8 = 15'b100000000;
parameter    ap_ST_st10_fsm_9 = 15'b1000000000;
parameter    ap_ST_st11_fsm_10 = 15'b10000000000;
parameter    ap_ST_st12_fsm_11 = 15'b100000000000;
parameter    ap_ST_st13_fsm_12 = 15'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 15'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 15'b100000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_3E7 = 32'b1111100111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] Image_r_Addr_A;
output   Image_r_EN_A;
output  [3:0] Image_r_WEN_A;
output  [31:0] Image_r_Din_A;
input  [31:0] Image_r_Dout_A;
output  [5:0] lbImage_address0;
output   lbImage_ce0;
output   lbImage_we0;
output  [31:0] lbImage_d0;
input  [31:0] lbImage_q0;
output  [5:0] lbImage_address1;
output   lbImage_ce1;
output   lbImage_we1;
output  [31:0] lbImage_d1;
input  [31:0] lbImage_q1;
output  [4:0] starData_status_address0;
output   starData_status_ce0;
output   starData_status_we0;
output  [0:0] starData_status_d0;
output  [4:0] starData_totalIntensity_address0;
output   starData_totalIntensity_ce0;
output   starData_totalIntensity_we0;
output  [31:0] starData_totalIntensity_d0;
input  [31:0] starData_totalIntensity_q0;
output  [4:0] starData_x_address0;
output   starData_x_ce0;
output   starData_x_we0;
output  [31:0] starData_x_d0;
input  [31:0] starData_x_q0;
output  [4:0] starData_y_address0;
output   starData_y_ce0;
output   starData_y_we0;
output  [31:0] starData_y_d0;
input  [31:0] starData_y_q0;
output  [4:0] set_address0;
output   set_ce0;
output   set_we0;
output  [31:0] set_d0;
input  [31:0] set_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Image_r_EN_A;
reg[5:0] lbImage_address0;
reg lbImage_ce0;
reg lbImage_we0;
reg[5:0] lbImage_address1;
reg lbImage_ce1;
reg lbImage_we1;
reg starData_status_ce0;
reg starData_status_we0;
reg[4:0] starData_totalIntensity_address0;
reg starData_totalIntensity_ce0;
reg starData_totalIntensity_we0;
reg[31:0] starData_totalIntensity_d0;
reg[4:0] starData_x_address0;
reg starData_x_ce0;
reg starData_x_we0;
reg[31:0] starData_x_d0;
reg[4:0] starData_y_address0;
reg starData_y_ce0;
reg starData_y_we0;
reg[31:0] starData_y_d0;
reg[4:0] set_address0;
reg set_ce0;
reg set_we0;
reg[31:0] set_d0;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm = 15'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_33;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_105;
reg   [0:0] tmp_15_reg_767;
reg  signed [31:0] reg_321;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_120;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_127;
wire   [6:0] indvar_flatten_next_fu_344_p2;
reg   [6:0] indvar_flatten_next_reg_659;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_137;
wire   [3:0] j_mid2_fu_356_p3;
reg   [3:0] j_mid2_reg_664;
wire   [0:0] exitcond_flatten_fu_338_p2;
wire   [3:0] i_mid2_fu_370_p3;
reg   [3:0] i_mid2_reg_672;
wire   [7:0] j_cast4_cast_fu_378_p1;
reg   [7:0] j_cast4_cast_reg_680;
wire   [6:0] tmp_fu_382_p3;
reg   [6:0] tmp_reg_685;
wire   [63:0] tmp_5_fu_400_p1;
reg   [63:0] tmp_5_reg_690;
reg   [5:0] lbImage_addr_reg_696;
wire   [31:0] i_cast5_fu_405_p1;
reg   [31:0] i_cast5_reg_702;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_161;
wire   [0:0] tmp_6_fu_408_p2;
reg   [0:0] tmp_6_reg_707;
wire   [31:0] j_cast4_fu_418_p1;
reg   [31:0] j_cast4_reg_712;
wire   [0:0] grp_fu_297_p2;
reg   [0:0] tmp_1_reg_717;
wire   [31:0] prevAbove_fu_471_p3;
reg   [31:0] prevAbove_reg_731;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_182;
wire   [31:0] prevLeft_fu_496_p3;
reg   [31:0] prevLeft_reg_740;
wire   [0:0] or_cond_fu_514_p2;
reg   [0:0] or_cond_reg_749;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_193;
wire   [31:0] temp_4_fu_524_p3;
reg   [31:0] temp_4_reg_753;
wire   [31:0] max_fu_534_p3;
reg   [31:0] max_reg_762;
wire   [0:0] tmp_15_fu_540_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_213;
wire   [31:0] Image_addr_1_gep_fu_143_p3;
wire   [0:0] tmp_1_i_fu_551_p2;
wire   [0:0] tmp_1_i1_fu_561_p2;
reg   [4:0] starData_totalIntensity_addr_3_reg_792;
reg   [4:0] starData_x_addr_reg_797;
reg   [4:0] starData_y_addr_3_reg_802;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_240;
wire  signed [31:0] grp_fu_303_p2;
reg  signed [31:0] tmp_21_reg_812;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_249;
wire  signed [31:0] grp_fu_309_p2;
reg  signed [31:0] tmp_23_reg_817;
wire   [3:0] j_1_fu_601_p2;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_260;
reg   [6:0] indvar_flatten_reg_238;
reg   [3:0] i_reg_249;
reg   [3:0] j_reg_260;
reg   [31:0] temp_i_reg_271;
reg   [31:0] temp_i1_reg_282;
wire  signed [63:0] tmp_16_fu_441_p1;
wire  signed [63:0] tmp_25_fu_461_p1;
wire   [63:0] tmp_i_fu_546_p1;
wire   [63:0] tmp_18_fu_557_p1;
wire   [63:0] tmp_17_fu_567_p1;
wire   [63:0] tmp_19_fu_571_p1;
wire   [63:0] tmp_i1_fu_577_p1;
wire   [63:0] tmp_12_fu_617_p1;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_305;
reg   [31:0] setCount_1_fu_64;
wire   [31:0] setCount_fu_626_p2;
reg   [31:0] label_1_fu_68;
wire   [31:0] label_fu_609_p2;
reg   [31:0] Image_r_Addr_A_orig;
wire  signed [31:0] tmp_20_fu_582_p2;
wire  signed [31:0] tmp_22_fu_589_p2;
wire  signed [31:0] tmp_24_fu_595_p2;
wire  signed [31:0] grp_fu_303_p0;
wire   [3:0] grp_fu_303_p1;
wire  signed [31:0] grp_fu_309_p0;
wire   [3:0] grp_fu_309_p1;
wire   [0:0] exitcond_fu_350_p2;
wire   [3:0] i_s_fu_364_p2;
wire   [7:0] p_addr_cast_fu_390_p1;
wire   [7:0] p_addr1_fu_394_p2;
wire   [3:0] tmp_7_fu_413_p2;
wire   [6:0] tmp_8_fu_424_p3;
wire  signed [7:0] p_addr2_cast_fu_432_p1;
wire  signed [7:0] p_addr3_fu_436_p2;
wire   [3:0] tmp_4_fu_446_p2;
wire   [8:0] p_addr_cast1_fu_421_p1;
wire  signed [8:0] tmp_4_cast_cast_fu_451_p1;
wire  signed [8:0] p_addr8_fu_455_p2;
wire   [0:0] sel_tmp_fu_466_p2;
wire   [0:0] tmp_3_fu_479_p2;
wire   [0:0] tmp_9_fu_484_p2;
wire   [0:0] sel_tmp2_fu_490_p2;
wire   [0:0] tmp_10_fu_504_p2;
wire   [0:0] tmp_11_fu_509_p2;
wire   [0:0] tmp_13_fu_520_p2;
wire   [0:0] tmp_14_fu_530_p2;
wire  signed [31:0] tmp_20_fu_582_p1;
wire    grp_fu_303_ce;
wire    grp_fu_309_ce;
reg   [14:0] ap_NS_fsm;


CCLabel_mul_32s_4ns_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
CCLabel_mul_32s_4ns_32_3_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_303_p0 ),
    .din1( grp_fu_303_p1 ),
    .ce( grp_fu_303_ce ),
    .dout( grp_fu_303_p2 )
);

CCLabel_mul_32s_4ns_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
CCLabel_mul_32s_4ns_32_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_309_p0 ),
    .din1( grp_fu_309_p1 ),
    .ce( grp_fu_309_ce ),
    .dout( grp_fu_309_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        i_reg_249 <= i_mid2_reg_672;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_249 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        indvar_flatten_reg_238 <= indvar_flatten_next_reg_659;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_238 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        j_reg_260 <= j_1_fu_601_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        j_reg_260 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        label_1_fu_68 <= label_fu_609_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        label_1_fu_68 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        setCount_1_fu_64 <= setCount_fu_626_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        setCount_1_fu_64 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == or_cond_fu_514_p2) & ~(ap_const_lv1_0 == tmp_15_fu_540_p2))) begin
        temp_i1_reg_282 <= temp_4_fu_524_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_15_reg_767 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_i1_fu_561_p2))) begin
        temp_i1_reg_282 <= set_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == or_cond_fu_514_p2) & (ap_const_lv1_0 == tmp_15_fu_540_p2))) begin
        temp_i_reg_271 <= temp_4_fu_524_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_15_reg_767 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_i_fu_551_p2))) begin
        temp_i_reg_271 <= set_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_cast5_reg_702[0] <= i_cast5_fu_405_p1[0];
i_cast5_reg_702[1] <= i_cast5_fu_405_p1[1];
i_cast5_reg_702[2] <= i_cast5_fu_405_p1[2];
i_cast5_reg_702[3] <= i_cast5_fu_405_p1[3];
        j_cast4_reg_712[0] <= j_cast4_fu_418_p1[0];
j_cast4_reg_712[1] <= j_cast4_fu_418_p1[1];
j_cast4_reg_712[2] <= j_cast4_fu_418_p1[2];
j_cast4_reg_712[3] <= j_cast4_fu_418_p1[3];
        tmp_1_reg_717 <= grp_fu_297_p2;
        tmp_6_reg_707 <= tmp_6_fu_408_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_flatten_fu_338_p2))) begin
        i_mid2_reg_672 <= i_mid2_fu_370_p3;
        j_cast4_cast_reg_680[0] <= j_cast4_cast_fu_378_p1[0];
j_cast4_cast_reg_680[1] <= j_cast4_cast_fu_378_p1[1];
j_cast4_cast_reg_680[2] <= j_cast4_cast_fu_378_p1[2];
j_cast4_cast_reg_680[3] <= j_cast4_cast_fu_378_p1[3];
        j_mid2_reg_664 <= j_mid2_fu_356_p3;
        lbImage_addr_reg_696 <= tmp_5_fu_400_p1;
        tmp_5_reg_690[0] <= tmp_5_fu_400_p1[0];
tmp_5_reg_690[1] <= tmp_5_fu_400_p1[1];
tmp_5_reg_690[2] <= tmp_5_fu_400_p1[2];
tmp_5_reg_690[3] <= tmp_5_fu_400_p1[3];
tmp_5_reg_690[4] <= tmp_5_fu_400_p1[4];
tmp_5_reg_690[5] <= tmp_5_fu_400_p1[5];
tmp_5_reg_690[6] <= tmp_5_fu_400_p1[6];
tmp_5_reg_690[7] <= tmp_5_fu_400_p1[7];
        tmp_reg_685[3] <= tmp_fu_382_p3[3];
tmp_reg_685[4] <= tmp_fu_382_p3[4];
tmp_reg_685[5] <= tmp_fu_382_p3[5];
tmp_reg_685[6] <= tmp_fu_382_p3[6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        indvar_flatten_next_reg_659 <= indvar_flatten_next_fu_344_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == or_cond_fu_514_p2))) begin
        max_reg_762 <= max_fu_534_p3;
        temp_4_reg_753 <= temp_4_fu_524_p3;
        tmp_15_reg_767 <= tmp_15_fu_540_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        or_cond_reg_749 <= or_cond_fu_514_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        prevAbove_reg_731 <= prevAbove_fu_471_p3;
        prevLeft_reg_740 <= prevLeft_fu_496_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        reg_321 <= Image_r_Dout_A;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (((tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2)) | (~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2))))) begin
        starData_totalIntensity_addr_3_reg_792 <= tmp_19_fu_571_p1;
        starData_x_addr_reg_797 <= tmp_19_fu_571_p1;
        starData_y_addr_3_reg_802 <= tmp_19_fu_571_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        tmp_21_reg_812 <= grp_fu_303_p2;
        tmp_23_reg_817 <= grp_fu_309_p2;
    end
end

/// Image_r_Addr_A_orig assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_5_reg_690 or ap_sig_cseq_ST_st5_fsm_4 or Image_addr_1_gep_fu_143_p3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        Image_r_Addr_A_orig = Image_addr_1_gep_fu_143_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Image_r_Addr_A_orig = tmp_5_reg_690;
    end else begin
        Image_r_Addr_A_orig = 'bx;
    end
end

/// Image_r_EN_A assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        Image_r_EN_A = ap_const_logic_1;
    end else begin
        Image_r_EN_A = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or exitcond_flatten_fu_338_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_flatten_fu_338_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond_flatten_fu_338_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_flatten_fu_338_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_249)
begin
    if (ap_sig_bdd_249) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_260)
begin
    if (ap_sig_bdd_260) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_127)
begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_305)
begin
    if (ap_sig_bdd_305) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_33)
begin
    if (ap_sig_bdd_33) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_137)
begin
    if (ap_sig_bdd_137) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_161)
begin
    if (ap_sig_bdd_161) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_182)
begin
    if (ap_sig_bdd_182) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_193)
begin
    if (ap_sig_bdd_193) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_213)
begin
    if (ap_sig_bdd_213) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_105)
begin
    if (ap_sig_bdd_105) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_240)
begin
    if (ap_sig_bdd_240) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_120)
begin
    if (ap_sig_bdd_120) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// lbImage_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_5_fu_400_p1 or lbImage_addr_reg_696 or ap_sig_cseq_ST_st3_fsm_2 or tmp_16_fu_441_p1 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        lbImage_address0 = lbImage_addr_reg_696;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        lbImage_address0 = tmp_16_fu_441_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        lbImage_address0 = tmp_5_fu_400_p1;
    end else begin
        lbImage_address0 = 'bx;
    end
end

/// lbImage_address1 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or lbImage_addr_reg_696 or ap_sig_cseq_ST_st3_fsm_2 or tmp_25_fu_461_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        lbImage_address1 = lbImage_addr_reg_696;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        lbImage_address1 = tmp_25_fu_461_p1;
    end else begin
        lbImage_address1 = 'bx;
    end
end

/// lbImage_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        lbImage_ce0 = ap_const_logic_1;
    end else begin
        lbImage_ce0 = ap_const_logic_0;
    end
end

/// lbImage_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st3_fsm_2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        lbImage_ce1 = ap_const_logic_1;
    end else begin
        lbImage_ce1 = ap_const_logic_0;
    end
end

/// lbImage_we0 assign process. ///
always @ (ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        lbImage_we0 = ap_const_logic_1;
    end else begin
        lbImage_we0 = ap_const_logic_0;
    end
end

/// lbImage_we1 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_15_reg_767 or tmp_1_i_fu_551_p2 or tmp_1_i1_fu_561_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (((tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2)) | (~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2))))) begin
        lbImage_we1 = ap_const_logic_1;
    end else begin
        lbImage_we1 = ap_const_logic_0;
    end
end

/// set_address0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_15_reg_767 or ap_sig_cseq_ST_st6_fsm_5 or tmp_1_i_fu_551_p2 or tmp_1_i1_fu_561_p2 or ap_sig_cseq_ST_st8_fsm_7 or tmp_i_fu_546_p1 or tmp_18_fu_557_p1 or tmp_17_fu_567_p1 or tmp_i1_fu_577_p1 or tmp_12_fu_617_p1 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        set_address0 = tmp_12_fu_617_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2))) begin
        set_address0 = tmp_17_fu_567_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2))) begin
        set_address0 = tmp_18_fu_557_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        set_address0 = tmp_i1_fu_577_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        set_address0 = tmp_i_fu_546_p1;
    end else begin
        set_address0 = 'bx;
    end
end

/// set_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_15_reg_767 or ap_sig_cseq_ST_st6_fsm_5 or tmp_1_i_fu_551_p2 or tmp_1_i1_fu_561_p2 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        set_ce0 = ap_const_logic_1;
    end else begin
        set_ce0 = ap_const_logic_0;
    end
end

/// set_d0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_15_reg_767 or tmp_1_i_fu_551_p2 or tmp_1_i1_fu_561_p2 or temp_i_reg_271 or temp_i1_reg_282 or ap_sig_cseq_ST_st15_fsm_14 or label_fu_609_p2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        set_d0 = label_fu_609_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2))) begin
        set_d0 = temp_i1_reg_282;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2))) begin
        set_d0 = temp_i_reg_271;
    end else begin
        set_d0 = 'bx;
    end
end

/// set_we0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or tmp_15_reg_767 or tmp_1_i_fu_551_p2 or tmp_1_i1_fu_561_p2 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        set_we0 = ap_const_logic_1;
    end else begin
        set_we0 = ap_const_logic_0;
    end
end

/// starData_status_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_status_ce0 = ap_const_logic_1;
    end else begin
        starData_status_ce0 = ap_const_logic_0;
    end
end

/// starData_status_we0 assign process. ///
always @ (ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_status_we0 = ap_const_logic_1;
    end else begin
        starData_status_we0 = ap_const_logic_0;
    end
end

/// starData_totalIntensity_address0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st9_fsm_8 or starData_totalIntensity_addr_3_reg_792 or tmp_19_fu_571_p1 or tmp_12_fu_617_p1 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_totalIntensity_address0 = tmp_12_fu_617_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        starData_totalIntensity_address0 = starData_totalIntensity_addr_3_reg_792;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        starData_totalIntensity_address0 = tmp_19_fu_571_p1;
    end else begin
        starData_totalIntensity_address0 = 'bx;
    end
end

/// starData_totalIntensity_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        starData_totalIntensity_ce0 = ap_const_logic_1;
    end else begin
        starData_totalIntensity_ce0 = ap_const_logic_0;
    end
end

/// starData_totalIntensity_d0 assign process. ///
always @ (reg_321 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st15_fsm_14 or tmp_20_fu_582_p2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_totalIntensity_d0 = reg_321;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        starData_totalIntensity_d0 = tmp_20_fu_582_p2;
    end else begin
        starData_totalIntensity_d0 = 'bx;
    end
end

/// starData_totalIntensity_we0 assign process. ///
always @ (ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        starData_totalIntensity_we0 = ap_const_logic_1;
    end else begin
        starData_totalIntensity_we0 = ap_const_logic_0;
    end
end

/// starData_x_address0 assign process. ///
always @ (starData_x_addr_reg_797 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or tmp_12_fu_617_p1 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_x_address0 = tmp_12_fu_617_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        starData_x_address0 = starData_x_addr_reg_797;
    end else begin
        starData_x_address0 = 'bx;
    end
end

/// starData_x_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        starData_x_ce0 = ap_const_logic_1;
    end else begin
        starData_x_ce0 = ap_const_logic_0;
    end
end

/// starData_x_d0 assign process. ///
always @ (grp_fu_303_p2 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st15_fsm_14 or tmp_22_fu_589_p2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_x_d0 = grp_fu_303_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        starData_x_d0 = tmp_22_fu_589_p2;
    end else begin
        starData_x_d0 = 'bx;
    end
end

/// starData_x_we0 assign process. ///
always @ (tmp_1_reg_717 or or_cond_reg_749 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_reg_717) & (ap_const_lv1_0 == or_cond_reg_749)))) begin
        starData_x_we0 = ap_const_logic_1;
    end else begin
        starData_x_we0 = ap_const_logic_0;
    end
end

/// starData_y_address0 assign process. ///
always @ (starData_y_addr_3_reg_802 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or tmp_12_fu_617_p1 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_y_address0 = tmp_12_fu_617_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        starData_y_address0 = starData_y_addr_3_reg_802;
    end else begin
        starData_y_address0 = 'bx;
    end
end

/// starData_y_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        starData_y_ce0 = ap_const_logic_1;
    end else begin
        starData_y_ce0 = ap_const_logic_0;
    end
end

/// starData_y_d0 assign process. ///
always @ (grp_fu_309_p2 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st15_fsm_14 or tmp_24_fu_595_p2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        starData_y_d0 = grp_fu_309_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        starData_y_d0 = tmp_24_fu_595_p2;
    end else begin
        starData_y_d0 = 'bx;
    end
end

/// starData_y_we0 assign process. ///
always @ (tmp_1_reg_717 or or_cond_reg_749 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_1_reg_717) & (ap_const_lv1_0 == or_cond_reg_749)))) begin
        starData_y_we0 = ap_const_logic_1;
    end else begin
        starData_y_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_15_reg_767 or exitcond_flatten_fu_338_p2 or grp_fu_297_p2 or or_cond_fu_514_p2 or tmp_15_fu_540_p2 or tmp_1_i_fu_551_p2 or tmp_1_i1_fu_561_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_flatten_fu_338_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == grp_fu_297_p2)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (((ap_const_lv1_0 == or_cond_fu_514_p2) & ~(ap_const_lv1_0 == tmp_15_fu_540_p2))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else if (((ap_const_lv1_0 == or_cond_fu_514_p2) & (ap_const_lv1_0 == tmp_15_fu_540_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((~(tmp_15_reg_767 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_1_i1_fu_561_p2))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else if ((((tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i_fu_551_p2)) | (~(tmp_15_reg_767 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_1_i1_fu_561_p2)))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Image_addr_1_gep_fu_143_p3 = tmp_5_reg_690;
assign Image_r_Addr_A = Image_r_Addr_A_orig << ap_const_lv32_2;
assign Image_r_Din_A = ap_const_lv32_0;
assign Image_r_WEN_A = ap_const_lv4_0;
assign ap_return = setCount_1_fu_64;

/// ap_sig_bdd_105 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_105 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_120 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_120 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_127 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_137 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_137 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_161 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_161 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_182 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_182 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_193 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_193 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_213 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_213 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_240 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_240 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_249 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_249 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_260 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_260 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_305 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_305 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_33 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_33 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end
assign exitcond_flatten_fu_338_p2 = (indvar_flatten_reg_238 == ap_const_lv7_40? 1'b1: 1'b0);
assign exitcond_fu_350_p2 = (j_reg_260 == ap_const_lv4_8? 1'b1: 1'b0);
assign grp_fu_297_p2 = (lbImage_q0 == ap_const_lv32_0? 1'b1: 1'b0);
assign grp_fu_303_ce = ap_const_logic_1;
assign grp_fu_303_p0 = Image_r_Dout_A;
assign grp_fu_303_p1 = i_cast5_reg_702;
assign grp_fu_309_ce = ap_const_logic_1;
assign grp_fu_309_p0 = Image_r_Dout_A;
assign grp_fu_309_p1 = j_cast4_reg_712;
assign i_cast5_fu_405_p1 = i_mid2_reg_672;
assign i_mid2_fu_370_p3 = ((exitcond_fu_350_p2)? i_s_fu_364_p2: i_reg_249);
assign i_s_fu_364_p2 = (i_reg_249 + ap_const_lv4_1);
assign indvar_flatten_next_fu_344_p2 = (indvar_flatten_reg_238 + ap_const_lv7_1);
assign j_1_fu_601_p2 = (j_mid2_reg_664 + ap_const_lv4_1);
assign j_cast4_cast_fu_378_p1 = j_mid2_fu_356_p3;
assign j_cast4_fu_418_p1 = j_mid2_reg_664;
assign j_mid2_fu_356_p3 = ((exitcond_fu_350_p2)? ap_const_lv4_0: j_reg_260);
assign label_fu_609_p2 = (label_1_fu_68 + ap_const_lv32_1);
assign lbImage_d0 = (label_1_fu_68 + ap_const_lv32_1);
assign lbImage_d1 = temp_4_reg_753;
assign max_fu_534_p3 = ((tmp_14_fu_530_p2)? prevAbove_reg_731: prevLeft_reg_740);
assign or_cond_fu_514_p2 = (tmp_10_fu_504_p2 & tmp_11_fu_509_p2);
assign p_addr1_fu_394_p2 = (p_addr_cast_fu_390_p1 + j_cast4_cast_fu_378_p1);
assign p_addr2_cast_fu_432_p1 = $signed(tmp_8_fu_424_p3);
assign p_addr3_fu_436_p2 = ($signed(p_addr2_cast_fu_432_p1) + $signed(j_cast4_cast_reg_680));
assign p_addr8_fu_455_p2 = ($signed(p_addr_cast1_fu_421_p1) + $signed(tmp_4_cast_cast_fu_451_p1));
assign p_addr_cast1_fu_421_p1 = tmp_reg_685;
assign p_addr_cast_fu_390_p1 = tmp_fu_382_p3;
assign prevAbove_fu_471_p3 = ((sel_tmp_fu_466_p2)? ap_const_lv32_3E7: lbImage_q0);
assign prevLeft_fu_496_p3 = ((sel_tmp2_fu_490_p2)? ap_const_lv32_3E7: lbImage_q1);
assign sel_tmp2_fu_490_p2 = (tmp_3_fu_479_p2 | tmp_9_fu_484_p2);
assign sel_tmp_fu_466_p2 = (tmp_6_reg_707 | grp_fu_297_p2);
assign setCount_fu_626_p2 = (setCount_1_fu_64 + ap_const_lv32_1);
assign starData_status_address0 = tmp_12_fu_617_p1;
assign starData_status_d0 = ap_const_lv1_1;
assign temp_4_fu_524_p3 = ((tmp_13_fu_520_p2)? prevAbove_reg_731: prevLeft_reg_740);
assign tmp_10_fu_504_p2 = (prevAbove_reg_731 == ap_const_lv32_3E7? 1'b1: 1'b0);
assign tmp_11_fu_509_p2 = (prevLeft_reg_740 == ap_const_lv32_3E7? 1'b1: 1'b0);
assign tmp_12_fu_617_p1 = setCount_1_fu_64;
assign tmp_13_fu_520_p2 = (prevAbove_reg_731 < prevLeft_reg_740? 1'b1: 1'b0);
assign tmp_14_fu_530_p2 = (prevAbove_reg_731 > prevLeft_reg_740? 1'b1: 1'b0);
assign tmp_15_fu_540_p2 = (max_fu_534_p3 == ap_const_lv32_3E7? 1'b1: 1'b0);
assign tmp_16_fu_441_p1 = p_addr3_fu_436_p2;
assign tmp_17_fu_567_p1 = temp_4_reg_753;
assign tmp_18_fu_557_p1 = max_reg_762;
assign tmp_19_fu_571_p1 = temp_4_reg_753;
assign tmp_1_i1_fu_561_p2 = (temp_i1_reg_282 == set_q0? 1'b1: 1'b0);
assign tmp_1_i_fu_551_p2 = (temp_i_reg_271 == set_q0? 1'b1: 1'b0);
assign tmp_20_fu_582_p1 = Image_r_Dout_A;
assign tmp_20_fu_582_p2 = ($signed(starData_totalIntensity_q0) + $signed(tmp_20_fu_582_p1));
assign tmp_22_fu_589_p2 = ($signed(starData_x_q0) + $signed(tmp_21_reg_812));
assign tmp_24_fu_595_p2 = ($signed(starData_y_q0) + $signed(tmp_23_reg_817));
assign tmp_25_fu_461_p1 = p_addr8_fu_455_p2;
assign tmp_3_fu_479_p2 = (j_mid2_reg_664 == ap_const_lv4_0? 1'b1: 1'b0);
assign tmp_4_cast_cast_fu_451_p1 = $signed(tmp_4_fu_446_p2);
assign tmp_4_fu_446_p2 = ($signed(j_mid2_reg_664) + $signed(ap_const_lv4_F));
assign tmp_5_fu_400_p1 = p_addr1_fu_394_p2;
assign tmp_6_fu_408_p2 = (i_mid2_reg_672 == ap_const_lv4_0? 1'b1: 1'b0);
assign tmp_7_fu_413_p2 = ($signed(i_mid2_reg_672) + $signed(ap_const_lv4_F));
assign tmp_8_fu_424_p3 = {{tmp_7_fu_413_p2}, {ap_const_lv3_0}};
assign tmp_9_fu_484_p2 = (lbImage_q1 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_fu_382_p3 = {{i_mid2_fu_370_p3}, {ap_const_lv3_0}};
assign tmp_i1_fu_577_p1 = temp_i1_reg_282;
assign tmp_i_fu_546_p1 = temp_i_reg_271;
always @ (posedge ap_clk)
begin
    j_cast4_cast_reg_680[7:4] <= 4'b0000;
    tmp_reg_685[2:0] <= 3'b000;
    tmp_5_reg_690[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    i_cast5_reg_702[31:4] <= 28'b0000000000000000000000000000;
    j_cast4_reg_712[31:4] <= 28'b0000000000000000000000000000;
end



endmodule //CCLabel_firstPass

