
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185927                       # Simulator instruction rate (inst/s)
host_op_rate                                   235419                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 238123                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376684                       # Number of bytes of host memory used
host_seconds                                 43277.70                       # Real time elapsed on the host
sim_insts                                  8046472654                       # Number of instructions simulated
sim_ops                                   10188394542                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       319360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       193152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       319616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       294912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1529344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       457472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            457472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1509                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11948                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3574                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3574                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       397460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30989494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       360199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18742744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31014335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28617152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       484405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148401791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       397460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       360199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       484405                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3452938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44391363                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44391363                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44391363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       397460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30989494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       360199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18742744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31014335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28617152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       484405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192793154                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983300                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577710     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107411                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991509                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262509     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106296                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824635                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745304                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528241     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745304                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892744                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2213018                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1842671                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202778                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       847987                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          809541                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          237908                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19256389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12138832                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2213018                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1047449                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2530582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         565402                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        958587                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1197248                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       193769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23106340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20575758     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          154765      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          196609      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          310878      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          130164      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          168301      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          195374      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           89639      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1284852      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23106340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089548                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491187                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19142314                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1083846                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2518455                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        360485                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       336497                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14838514                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        360485                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19162323                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          62378                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       966599                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2499650                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        54901                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14746315                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          7829                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        38176                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20594299                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68574301                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68574301                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17209444                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3384830                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           193657                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1383120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       721725                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       164700                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14396387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13802037                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        13362                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1764380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3605463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23106340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319162                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17256327     74.68%     74.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2669158     11.55%     86.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1090645      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       612071      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       827169      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       255355      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       250158      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       134679      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        10778      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23106340                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94668     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12907     10.76%     89.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11627115     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188692      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1265373      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       719150      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13802037                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558487                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119926                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50843701                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16164417                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13441463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13921963                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        10105                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       264404                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        360485                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          47587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6122                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14399953                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1383120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       721725                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233694                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13560751                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1244325                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       241285                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1963355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1917430                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            719030                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548724                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13441553                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13441463                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8055070                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21636701                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543897                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372287                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10012449                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12337674                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2062321                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204288                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22745855                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361962                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17521476     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2648398     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       961909      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       478589      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       437959      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       183829      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182102      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86646      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244947      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22745855                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10012449                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12337674                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1829804                       # Number of memory references committed
system.switch_cpus1.commit.loads              1118716                       # Number of loads committed
system.switch_cpus1.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1788179                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11108043                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254774                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244947                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36900825                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29160508                       # The number of ROB writes
system.switch_cpus1.timesIdled                 294325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1606918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10012449                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12337674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10012449                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.468253                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.468253                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405145                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405145                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61015852                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18783181                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13721581                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1849485                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1668178                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        98651                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       706848                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          658510                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          101864                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4349                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19600517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11636024                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1849485                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       760374                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2299966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         310731                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1174343                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1126531                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        99014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23284474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.586329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.906283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20984508     90.12%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           81910      0.35%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          167914      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           70363      0.30%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          381235      1.64%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          339898      1.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           66098      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137870      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1054678      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23284474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074838                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.470841                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19469726                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1306546                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2291514                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7271                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        209412                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       162848                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13643889                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1443                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        209412                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19491758                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1134921                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       100659                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2278251                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        69468                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13635689                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         30543                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        24606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1214                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16018429                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64220589                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64220589                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14176290                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1842116                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           170845                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3214059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1625029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14835                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79624                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13606813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13072879                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7523                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1065584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2560926                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23284474                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.561442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.356800                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18623022     79.98%     79.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1403123      6.03%     86.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1149824      4.94%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       496268      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       626248      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       600452      2.58%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       341682      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        26880      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        16975      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23284474                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          33059     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        255030     86.31%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7394      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8204023     62.76%     62.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       114361      0.87%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          782      0.01%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3132773     23.96%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1620940     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13072879                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528982                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             295483                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022603                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49733235                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14674342                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12960648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13368362                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        23805                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       126870                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10932                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1153                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        209412                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1092417                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        18913                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13608417                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3214059                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1625029                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        56771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        58653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       115424                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12981130                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3122328                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        91746                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4743092                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1700137                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1620764                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525270                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12961082                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12960648                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7001711                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         13807738                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524441                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507086                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10520769                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12363499                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1246333                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       100595                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23075062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535795                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357958                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18585010     80.54%     80.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1642900      7.12%     87.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       769502      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       759959      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       207035      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       877451      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        65556      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        48205      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       119444      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23075062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10520769                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12363499                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4701286                       # Number of memory references committed
system.switch_cpus2.commit.loads              3087189                       # Number of loads committed
system.switch_cpus2.commit.membars                786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1632201                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10994531                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       119712                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       119444                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36565424                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27429114                       # The number of ROB writes
system.switch_cpus2.timesIdled                 427607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1428784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10520769                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12363499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10520769                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.348997                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.348997                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.425714                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.425714                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64170382                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15057884                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16239456                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2009314                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1644023                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198454                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       820950                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          788840                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207165                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8942                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19351259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11238881                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2009314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       996005                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2344103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         542976                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        509388                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1185705                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22547005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.954323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20202902     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108773      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172813      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          234755      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          241248      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          204345      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          114696      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          170928      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1096545      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22547005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081305                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454771                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19154656                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       708280                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2339650                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        341701                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       330562                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13789292                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        341701                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19207030                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         135061                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       452546                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2290589                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       120075                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13783746                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16959                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19233150                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64120674                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64120674                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16640284                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2592815                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3385                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           360954                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1290952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       698581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8126                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241976                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13766784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13065348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1989                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1541728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3689766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22547005                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579472                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.266989                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16961567     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2342944     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1173347      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       845712      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       670617      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       275819      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174249      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90483      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12267      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22547005                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2498     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8005     36.66%     48.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11331     51.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10988436     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194910      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1184145      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       696222      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13065348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528678                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21834                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48701523                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15311966                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12866562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13087182                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25962                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       209590                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10679                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        341701                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         106724                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11693                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13770207                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1290952                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       698581                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1750                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226846                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12882939                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1113653                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       182408                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1809816                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1829971                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            696163                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521297                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12866683                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12866562                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7386837                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19908662                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520634                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9700626                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11937089                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1833091                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22205304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537578                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376978                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17258644     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2475535     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       912618      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437077      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       397842      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       213056      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       165772      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84273      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       260487      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22205304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9700626                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11937089                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1769254                       # Number of memory references committed
system.switch_cpus3.commit.loads              1081355                       # Number of loads committed
system.switch_cpus3.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1721508                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10755130                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       245891                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       260487                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35714919                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27882122                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2166253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9700626                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11937089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9700626                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.547594                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.547594                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392527                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392527                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        57981098                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17922500                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12782556                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                24712669                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1804834                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1617228                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       144818                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1211316                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1195930                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          104414                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4276                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19176435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10271250                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1804834                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1300344                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2288757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         479544                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        448526                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1161276                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       141726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22247673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.515209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.751240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19958916     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          354383      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          171287      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          350560      1.58%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          106710      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          326532      1.47%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           49695      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           80833      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          848757      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22247673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073033                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.415627                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19012492                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       617193                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2284067                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1807                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        332110                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       164496                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1845                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      11441211                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4434                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        332110                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19031878                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         398645                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       158560                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2264419                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        62057                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      11423625                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8856                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        46502                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     14916370                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     51701600                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     51701600                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12038150                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2878093                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1477                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          750                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           146010                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2107388                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       323622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2098                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        73592                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          11363464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         10621643                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         6855                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2096239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4313722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22247673                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.477427                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.088675                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17595335     79.09%     79.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1434071      6.45%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1590140      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       910912      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       460189      2.07%     98.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       116890      0.53%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       134285      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3168      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2683      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22247673                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          17141     57.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7125     23.69%     80.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         5806     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8298697     78.13%     78.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        80152      0.75%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          728      0.01%     78.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1921620     18.09%     96.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       320446      3.02%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      10621643                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.429806                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              30072                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002831                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     43527886                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13461214                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10348856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10651715                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8643                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       436408                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9128                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        332110                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         331129                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         7544                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     11364953                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          446                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2107388                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       323622                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          749                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        97499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        55766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       153265                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     10490394                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1895129                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       131249                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2215552                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1597479                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            320423                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.424495                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              10351688                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             10348856                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6271498                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         13488715                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.418767                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.464944                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8253767                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9252814                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2112456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1467                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       143722                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21915563                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.422203                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.293327                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18492176     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1329546      6.07%     90.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       869010      3.97%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       271849      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       458655      2.09%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        86724      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        54819      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        49725      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       303059      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21915563                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8253767                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9252814                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1985442                       # Number of memory references committed
system.switch_cpus4.commit.loads              1670948                       # Number of loads committed
system.switch_cpus4.commit.membars                732                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1423233                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8074448                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       111987                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       303059                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            32977748                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           23063017                       # The number of ROB writes
system.switch_cpus4.timesIdled                 434671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2464996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8253767                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9252814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8253767                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.994108                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.994108                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.333989                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.333989                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        48832530                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       13439808                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12221993                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1466                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1849407                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1668048                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        98633                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       712536                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          658443                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          101929                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4329                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19603544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11634259                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1849407                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       760372                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2299368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         309796                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1189381                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1126675                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        99005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23301035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.905535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21001667     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           81646      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          167775      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           70699      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          380903      1.63%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340170      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           65573      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          138075      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1054527      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23301035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074835                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.470770                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19472743                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1321603                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2290940                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7236                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        208508                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       162880                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13641489                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1432                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        208508                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19494778                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1149565                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       100826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2277684                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        69669                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13633430                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         30244                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        24789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1457                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16015741                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     64208140                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     64208140                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14182840                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1832857                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           170422                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3213753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1625033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15087                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78528                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13605087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13073475                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7589                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1061582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2550157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23301035                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.561068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.356407                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18639732     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1402290      6.02%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1150061      4.94%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       497026      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       625933      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       600531      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       341607      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        26884      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        16971      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23301035                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          32972     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        255000     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7400      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8204494     62.76%     62.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       114364      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          782      0.01%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3132877     23.96%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1620958     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13073475                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.529007                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             295372                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022593                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49750946                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14668614                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12961344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13368847                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24059                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       126098                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10667                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1151                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        208508                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1106338                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        18973                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13606691                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3213753                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1625033                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        56714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       115306                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12981951                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3122461                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        91524                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4743254                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1700733                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1620793                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525303                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12961795                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12961344                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7002074                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13807602                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524469                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507117                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10524698                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12368288                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1239754                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       100572                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23092527                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535597                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.357821                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18601392     80.55%     80.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1642798      7.11%     87.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       769616      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       760301      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       207507      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       877619      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        65502      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        48116      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       119676      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23092527                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10524698                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12368288                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4702016                       # Number of memory references committed
system.switch_cpus5.commit.loads              3087650                       # Number of loads committed
system.switch_cpus5.commit.membars                786                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1632906                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10998840                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119814                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       119676                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36580867                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           27424652                       # The number of ROB writes
system.switch_cpus5.timesIdled                 427504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1412223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10524698                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12368288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10524698                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.348120                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.348120                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.425873                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.425873                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        64171857                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15059481                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16237663                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1572                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus6.numCycles                24712871                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1907201                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1559666                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       189058                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       811797                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          752069                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          195713                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8456                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18522913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10817765                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1907201                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       947782                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2266949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         547897                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        539985                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1141019                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       190147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     21684626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19417677     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          123181      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          193612      0.89%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          306662      1.41%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          128847      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          145145      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          152716      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          100204      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1116582      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     21684626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077174                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437738                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18354540                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       710120                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2259736                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         5741                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        354487                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       312632                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13211026                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        354487                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18381733                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         195479                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       435245                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2238615                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        79065                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13201913                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2131                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         22483                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        29140                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         4725                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     18324807                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     61408943                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     61408943                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15619745                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2704857                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3350                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1840                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           237696                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1261651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       676651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20297                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       153732                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13182248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12469132                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16315                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1682911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3761898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     21684626                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575022                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267562                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16425619     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2111994      9.74%     85.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1152840      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       788821      3.64%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       734476      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       211929      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       163869      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        56392      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        38686      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     21684626                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2943     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8882     38.34%     51.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11341     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10445461     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       196799      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1510      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1153469      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       671893      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12469132                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.504560                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              23166                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001858                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46662371                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14868678                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12266575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12492298                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        36461                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       230855                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        21235                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          801                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        354487                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         132892                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11600                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13185625                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1261651                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       676651                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1840                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       109292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       108172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       217464                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12290339                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1084424                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       178793                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1755967                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1729107                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            671543                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.497325                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12266784                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12266575                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7172785                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18733870                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.496364                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382878                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9174672                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11245761                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1939700                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       192762                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21330139                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527224                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379426                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16762021     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2212574     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       861960      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       464392      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       347195      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       193952      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       119881      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       107047      0.50%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       261117      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21330139                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9174672                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11245761                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1686189                       # Number of memory references committed
system.switch_cpus6.commit.loads              1030778                       # Number of loads committed
system.switch_cpus6.commit.membars               1518                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1614128                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10133461                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       228494                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       261117                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            34254431                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26725638                       # The number of ROB writes
system.switch_cpus6.timesIdled                 301057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3028245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9174672                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11245761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9174672                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.693597                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.693597                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.371251                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.371251                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        55422279                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17005936                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12319606                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3038                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2010832                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1645180                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       198460                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       821606                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          789643                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          207406                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9006                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19361701                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11246615                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2010832                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       997049                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2345900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         543121                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        502910                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          262                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1186359                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       198516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22552881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20206981     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          108725      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          172902      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          235145      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          241646      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          204549      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          114676      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          170912      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1097345      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22552881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081367                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.455084                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19165357                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       701521                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2341428                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2739                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        341835                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       330911                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13799458                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1530                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        341835                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19217712                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         134619                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       446280                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2292398                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       120034                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13793688                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         17001                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        51936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19245681                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     64166964                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     64166964                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16651608                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2594047                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3392                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1751                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           361057                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1292040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       698985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8166                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       243162                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13776582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13074508                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1987                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1542900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3693612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22552881                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579727                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.267150                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16962967     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2345323     10.40%     85.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1174205      5.21%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       845950      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       671438      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       275802      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       174431      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        90543      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12222      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22552881                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2510     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8023     36.71%     48.19% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11324     51.81%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10996553     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       194996      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1637      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1184663      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       696659      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13074508                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529048                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              21857                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48725741                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15322946                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12875191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13096365                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        25968                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       209978                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10613                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        341835                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         106374                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11704                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13780011                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1292040                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       698985                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1755                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       115069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       111758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       226827                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12891526                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1114040                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       182982                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1810633                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1831354                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            696593                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521644                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12875306                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12875191                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7391595                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19924075                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520983                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370988                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9707231                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11945150                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1834878                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       200721                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22211046                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.537802                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377068                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17260218     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2478048     11.16%     88.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       913119      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       437435      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       398451      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       213177      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       165817      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        84280      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       260501      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22211046                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9707231                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11945150                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1770434                       # Number of memory references committed
system.switch_cpus7.commit.loads              1082062                       # Number of loads committed
system.switch_cpus7.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1722653                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10762398                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       246051                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       260501                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35730495                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27901915                       # The number of ROB writes
system.switch_cpus7.timesIdled                 295523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2160377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9707231                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11945150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9707231                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545861                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545861                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392794                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392794                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        58018893                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17933962                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12791002                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3300                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155147                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949292                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303227869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353901975                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303227869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353901975                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303227869                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353901975                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467944.242284                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516645.218978                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467944.242284                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516645.218978                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467944.242284                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516645.218978                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256681427                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304698686                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256681427                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304698686                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256681427                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304698686                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396113.313272                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444815.600000                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396113.313272                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444815.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396113.313272                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444815.600000                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           684                       # number of replacements
system.l21.tagsinuse                      4095.482176                       # Cycle average of tags in use
system.l21.total_refs                          252837                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.905838                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          122.482176                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    32.075978                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   313.316288                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3627.607733                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007831                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.076493                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.885646                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2982                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2984                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l21.Writeback_hits::total                  940                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           14                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2996                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2998                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2996                       # number of overall hits
system.l21.overall_hits::total                   2998                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          649                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          649                       # number of demand (read+write) misses
system.l21.demand_misses::total                   684                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          649                       # number of overall misses
system.l21.overall_misses::total                  684                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     48751587                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    290993896                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      339745483                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     48751587                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    290993896                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       339745483                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     48751587                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    290993896                       # number of overall miss cycles
system.l21.overall_miss_latency::total      339745483                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3631                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3668                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           14                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3645                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3682                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3645                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3682                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178739                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.186478                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178052                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.185769                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178052                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.185769                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1392902.485714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 448372.721109                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 496703.922515                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1392902.485714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 448372.721109                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 496703.922515                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1392902.485714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 448372.721109                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 496703.922515                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 399                       # number of writebacks
system.l21.writebacks::total                      399                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          649                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          649                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          649                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     46228226                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    244107890                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    290336116                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     46228226                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    244107890                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    290336116                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     46228226                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    244107890                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    290336116                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178739                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.186478                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178052                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.185769                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178052                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.185769                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1320806.457143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 376129.260401                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 424468.005848                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1320806.457143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 376129.260401                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 424468.005848                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1320806.457143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 376129.260401                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 424468.005848                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2527                       # number of replacements
system.l22.tagsinuse                      4095.907800                       # Cycle average of tags in use
system.l22.total_refs                          324539                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6623                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.001812                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           12.539033                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    22.293465                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1187.274781                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          2873.800521                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.003061                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005443                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.289862                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.701611                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5013                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5014                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2144                       # number of Writeback hits
system.l22.Writeback_hits::total                 2144                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5019                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5020                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5019                       # number of overall hits
system.l22.overall_hits::total                   5020                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2495                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2527                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2495                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2527                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2495                       # number of overall misses
system.l22.overall_misses::total                 2527                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30613191                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1267317253                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1297930444                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30613191                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1267317253                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1297930444                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30613191                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1267317253                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1297930444                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           33                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7508                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7541                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2144                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2144                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7514                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7547                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7514                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7547                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.332312                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.335101                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.332047                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.334835                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.332047                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.334835                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 956662.218750                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 507942.786774                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513625.027305                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 956662.218750                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 507942.786774                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513625.027305                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 956662.218750                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 507942.786774                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513625.027305                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 582                       # number of writebacks
system.l22.writebacks::total                      582                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2495                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2527                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2495                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2527                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2495                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2527                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28315591                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1088176253                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1116491844                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28315591                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1088176253                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1116491844                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28315591                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1088176253                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1116491844                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332312                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.335101                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.332047                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.334835                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.332047                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.334835                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 884862.218750                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 436142.786774                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441825.027305                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 884862.218750                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 436142.786774                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441825.027305                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 884862.218750                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 436142.786774                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441825.027305                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           824                       # number of replacements
system.l23.tagsinuse                      4095.371345                       # Cycle average of tags in use
system.l23.total_refs                          265091                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l23.avg_refs                         53.913158                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.339502                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.802878                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   392.252077                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3589.976888                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008497                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.095765                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.876459                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3080                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3082                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             957                       # number of Writeback hits
system.l23.Writeback_hits::total                  957                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3098                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3100                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3098                       # number of overall hits
system.l23.overall_hits::total                   3100                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          784                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          784                       # number of demand (read+write) misses
system.l23.demand_misses::total                   824                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          784                       # number of overall misses
system.l23.overall_misses::total                  824                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     39731764                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    360219092                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      399950856                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     39731764                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    360219092                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       399950856                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     39731764                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    360219092                       # number of overall miss cycles
system.l23.overall_miss_latency::total      399950856                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3864                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3906                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          957                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              957                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3882                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3924                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3882                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3924                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.202899                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.210958                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201958                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.209990                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201958                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.209990                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 993294.100000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 459463.127551                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 485377.252427                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 993294.100000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 459463.127551                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 485377.252427                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 993294.100000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 459463.127551                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 485377.252427                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 447                       # number of writebacks
system.l23.writebacks::total                      447                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          784                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          784                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          784                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     36858071                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    303879057                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    340737128                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     36858071                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    303879057                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    340737128                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     36858071                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    303879057                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    340737128                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.202899                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.210958                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201958                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.209990                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201958                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.209990                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 921451.775000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 387600.838010                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 413515.932039                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 921451.775000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 387600.838010                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 413515.932039                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 921451.775000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 387600.838010                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 413515.932039                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1538                       # number of replacements
system.l24.tagsinuse                      4095.852447                       # Cycle average of tags in use
system.l24.total_refs                          179386                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5634                       # Sample count of references to valid blocks.
system.l24.avg_refs                         31.839901                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.632936                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    23.511825                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   823.497620                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3195.210066                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.013094                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005740                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.201049                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.780081                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3833                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3834                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             652                       # number of Writeback hits
system.l24.Writeback_hits::total                  652                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3839                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3840                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3839                       # number of overall hits
system.l24.overall_hits::total                   3840                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1510                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1539                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1510                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1539                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1510                       # number of overall misses
system.l24.overall_misses::total                 1539                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     19323415                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    644261965                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      663585380                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     19323415                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    644261965                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       663585380                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     19323415                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    644261965                       # number of overall miss cycles
system.l24.overall_miss_latency::total      663585380                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5343                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5373                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          652                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              652                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5349                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5379                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5349                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5379                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.282613                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.286432                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.282296                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.286113                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.282296                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.286113                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 666324.655172                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 426663.552980                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 431179.584146                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 666324.655172                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 426663.552980                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 431179.584146                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 666324.655172                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 426663.552980                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 431179.584146                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 223                       # number of writebacks
system.l24.writebacks::total                      223                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1510                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1539                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1510                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1539                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1510                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1539                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     17241215                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    535873664                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    553114879                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     17241215                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    535873664                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    553114879                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     17241215                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    535873664                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    553114879                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.282613                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.286432                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.282296                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.286113                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.282296                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.286113                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 594524.655172                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 354883.221192                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 359398.881741                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 594524.655172                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 354883.221192                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 359398.881741                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 594524.655172                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 354883.221192                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 359398.881741                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2530                       # number of replacements
system.l25.tagsinuse                      4095.908285                       # Cycle average of tags in use
system.l25.total_refs                          324545                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6626                       # Sample count of references to valid blocks.
system.l25.avg_refs                         48.980531                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           12.629540                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.331744                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1190.625841                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2870.321160                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003083                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005452                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.290680                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.700762                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5018                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5019                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2145                       # number of Writeback hits
system.l25.Writeback_hits::total                 2145                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5024                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5025                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5024                       # number of overall hits
system.l25.overall_hits::total                   5025                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2497                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2530                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2497                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2530                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2497                       # number of overall misses
system.l25.overall_misses::total                 2530                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     32112544                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1271837576                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1303950120                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     32112544                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1271837576                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1303950120                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     32112544                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1271837576                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1303950120                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7515                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7549                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2145                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2145                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7521                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7555                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7521                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7555                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332269                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.335144                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332004                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.334878                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332004                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.334878                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 509346.245895                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515395.304348                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 509346.245895                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515395.304348                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 973107.393939                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 509346.245895                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515395.304348                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 583                       # number of writebacks
system.l25.writebacks::total                      583                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2497                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2530                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2497                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2530                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2497                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2530                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1092530835                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1122273068                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1092530835                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1122273068                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     29742233                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1092530835                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1122273068                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332269                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.335144                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.334878                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332004                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.334878                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 437537.378855                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443586.192885                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 437537.378855                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443586.192885                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 901279.787879                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 437537.378855                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443586.192885                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2338                       # number of replacements
system.l26.tagsinuse                      4095.599430                       # Cycle average of tags in use
system.l26.total_refs                          324661                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6434                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.460211                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.381737                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    23.582332                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   880.062332                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3154.573030                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009126                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005757                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.214859                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.770159                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999902                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4369                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4370                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1396                       # number of Writeback hits
system.l26.Writeback_hits::total                 1396                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4381                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4382                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4381                       # number of overall hits
system.l26.overall_hits::total                   4382                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2306                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2339                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2306                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2339                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2306                       # number of overall misses
system.l26.overall_misses::total                 2339                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     23263048                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1198894316                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1222157364                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     23263048                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1198894316                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1222157364                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     23263048                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1198894316                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1222157364                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         6675                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               6709                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1396                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1396                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         6687                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                6721                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         6687                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               6721                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.345468                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.348636                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.344848                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.348014                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.344848                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.348014                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 704940.848485                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 519902.131830                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 522512.767850                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 704940.848485                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 519902.131830                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 522512.767850                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 704940.848485                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 519902.131830                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 522512.767850                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 495                       # number of writebacks
system.l26.writebacks::total                      495                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2306                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2339                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2306                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2339                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2306                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2339                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     20891806                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1033355575                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1054247381                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     20891806                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1033355575                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1054247381                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     20891806                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1033355575                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1054247381                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.345468                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.348636                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.344848                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.348014                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.344848                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.348014                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 633085.030303                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 448116.034258                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 450725.686618                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 633085.030303                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 448116.034258                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 450725.686618                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 633085.030303                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 448116.034258                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 450725.686618                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           823                       # number of replacements
system.l27.tagsinuse                      4095.370225                       # Cycle average of tags in use
system.l27.total_refs                          265095                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4916                       # Sample count of references to valid blocks.
system.l27.avg_refs                         53.924939                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.338482                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    34.411772                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   392.479565                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3590.140406                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008401                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.095820                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.876499                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3083                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3084                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             959                       # number of Writeback hits
system.l27.Writeback_hits::total                  959                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3101                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3102                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3101                       # number of overall hits
system.l27.overall_hits::total                   3102                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          784                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  823                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          784                       # number of demand (read+write) misses
system.l27.demand_misses::total                   823                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          784                       # number of overall misses
system.l27.overall_misses::total                  823                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35982576                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    351102535                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      387085111                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35982576                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    351102535                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       387085111                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35982576                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    351102535                       # number of overall miss cycles
system.l27.overall_miss_latency::total      387085111                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3867                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3907                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          959                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              959                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3885                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3925                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3885                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3925                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.202741                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.210648                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201802                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.209682                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201802                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.209682                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 922630.153846                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447834.866071                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 470334.278250                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 922630.153846                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447834.866071                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 470334.278250                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 922630.153846                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447834.866071                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 470334.278250                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 447                       # number of writebacks
system.l27.writebacks::total                      447                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          784                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             823                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          784                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              823                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          784                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             823                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     33181011                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    294781802                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    327962813                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     33181011                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    294781802                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    327962813                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     33181011                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    294781802                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    327962813                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.202741                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.210648                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201802                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.209682                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201802                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.209682                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 850795.153846                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375997.196429                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 398496.735115                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 850795.153846                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375997.196429                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 398496.735115                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 850795.153846                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375997.196429                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 398496.735115                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1290986781                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1290986781                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297111195                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297111195                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297111195                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297111195                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139974.713325                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139974.713325                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139504.322973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139504.322973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139504.322973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139504.322973                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501812272                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501812272                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502951067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502951067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502951067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502951067                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139044.686063                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139044.686063                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138745.121931                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138745.121931                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138745.121931                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138745.121931                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.019866                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001205293                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034970.107724                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.019866                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054519                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.783686                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1197193                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1197193                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1197193                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1197193                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1197193                       # number of overall hits
system.cpu1.icache.overall_hits::total        1197193                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     75779342                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     75779342                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     75779342                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     75779342                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     75779342                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     75779342                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1197248                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1197248                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1197248                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1197248                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1197248                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1197248                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1377806.218182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1377806.218182                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1377806.218182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1377806.218182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1377806.218182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1377806.218182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       194183                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       194183                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49174731                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49174731                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49174731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49174731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49174731                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49174731                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1329046.783784                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1329046.783784                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1329046.783784                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1329046.783784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1329046.783784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1329046.783784                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3645                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148430582                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3901                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              38049.367342                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.296984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.703016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.860535                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.139465                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       953106                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         953106                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707552                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707552                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1806                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1723                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1660658                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1660658                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1660658                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1660658                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9288                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           52                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9340                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9340                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9340                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9340                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1274174814                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1274174814                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4316538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4316538                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1278491352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1278491352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1278491352                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1278491352                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       962394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       962394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       707604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       707604                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1669998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1669998                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1669998                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1669998                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009651                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000073                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005593                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005593                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137185.057494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137185.057494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83010.346154                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83010.346154                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136883.442398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136883.442398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136883.442398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136883.442398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu1.dcache.writebacks::total              940                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5657                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5695                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3645                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3645                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3645                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3645                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    490922598                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    490922598                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       935808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       935808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    491858406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    491858406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    491858406                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    491858406                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135203.139080                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 135203.139080                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66843.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66843.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 134940.577778                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 134940.577778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 134940.577778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 134940.577778                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               565.863270                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1028841803                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1786183.685764                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.492850                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.370421                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037649                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.869183                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.906832                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1126482                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1126482                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1126482                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1126482                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1126482                       # number of overall hits
system.cpu2.icache.overall_hits::total        1126482                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     40797317                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     40797317                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     40797317                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     40797317                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     40797317                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     40797317                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1126531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1126531                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1126531                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1126531                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1126531                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1126531                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 832598.306122                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 832598.306122                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 832598.306122                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 832598.306122                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 832598.306122                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 832598.306122                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30945581                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30945581                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30945581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30945581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30945581                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30945581                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 937744.878788                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 937744.878788                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 937744.878788                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7514                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               405295494                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7770                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              52161.582239                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.053404                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.946596                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433802                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566198                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2946245                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2946245                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1612484                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1612484                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          789                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          789                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          786                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4558729                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4558729                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4558729                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4558729                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26883                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26883                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           20                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        26903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        26903                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26903                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6328700928                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6328700928                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1683504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1683504                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6330384432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6330384432                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6330384432                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6330384432                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2973128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2973128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1612504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1612504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4585632                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4585632                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4585632                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4585632                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009042                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009042                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005867                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005867                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005867                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005867                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235416.468698                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235416.468698                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84175.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84175.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235304.034197                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235304.034197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235304.034197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235304.034197                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2144                       # number of writebacks
system.cpu2.dcache.writebacks::total             2144                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        19375                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19375                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        19389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        19389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        19389                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        19389                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7508                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7508                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7514                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7514                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1632008322                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1632008322                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       407075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       407075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1632415397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1632415397                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1632415397                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1632415397                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001639                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001639                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217369.249068                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217369.249068                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67845.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67845.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 217249.853207                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.984721                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998098119                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930557.290135                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.984721                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057668                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818886                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1185648                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1185648                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1185648                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1185648                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1185648                       # number of overall hits
system.cpu3.icache.overall_hits::total        1185648                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     45463110                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     45463110                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     45463110                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     45463110                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     45463110                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     45463110                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1185704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1185704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1185704                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1185704                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1185704                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1185704                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 811841.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 811841.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 811841.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 811841.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 811841.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 811841.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       127200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       127200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     40203655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     40203655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     40203655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     40203655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     40203655                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     40203655                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 957229.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 957229.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 957229.880952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3882                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152129125                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4138                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36763.925810                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.009944                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.990056                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871133                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128867                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       815535                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         815535                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       684621                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        684621                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1723                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1648                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1500156                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1500156                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1500156                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1500156                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12478                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12478                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          104                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12582                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12582                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12582                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12582                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2271645983                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2271645983                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8621928                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8621928                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2280267911                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2280267911                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2280267911                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2280267911                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       828013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       828013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       684725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       684725                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1512738                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1512738                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1512738                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1512738                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015070                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015070                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008317                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008317                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008317                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008317                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 182052.090319                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 182052.090319                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82903.153846                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82903.153846                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181232.547369                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181232.547369                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181232.547369                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181232.547369                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          957                       # number of writebacks
system.cpu3.dcache.writebacks::total              957                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8614                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8700                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8700                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8700                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8700                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3864                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3864                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3882                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3882                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3882                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    567253359                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    567253359                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1187373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1187373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    568440732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    568440732                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    568440732                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    568440732                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002566                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002566                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146804.699534                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146804.699534                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65965.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65965.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 146429.863988                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146429.863988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 146429.863988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 146429.863988                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               550.614609                       # Cycle average of tags in use
system.cpu4.icache.total_refs               917888684                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1647915.052065                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.430056                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.184554                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.039151                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843244                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882395                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1161239                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1161239                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1161239                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1161239                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1161239                       # number of overall hits
system.cpu4.icache.overall_hits::total        1161239                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     21612994                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     21612994                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     21612994                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     21612994                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     21612994                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     21612994                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1161276                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1161276                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1161276                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1161276                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1161276                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1161276                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 584134.972973                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 584134.972973                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 584134.972973                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 584134.972973                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 584134.972973                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 584134.972973                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     19663570                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     19663570                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     19663570                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     19663570                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     19663570                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     19663570                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 655452.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 655452.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 655452.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 655452.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 655452.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 655452.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5348                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204730272                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5604                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36532.882227                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   189.885243                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    66.114757                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.741739                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.258261                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1737469                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1737469                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       312984                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        312984                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          739                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          739                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          733                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          733                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2050453                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2050453                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2050453                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2050453                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18507                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18507                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18537                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18537                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18537                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18537                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4261895353                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4261895353                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2589242                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2589242                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4264484595                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4264484595                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4264484595                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4264484595                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1755976                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1755976                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       313014                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       313014                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          733                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          733                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2068990                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2068990                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2068990                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2068990                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010539                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010539                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000096                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008959                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008959                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008959                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008959                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230285.586697                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230285.586697                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86308.066667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86308.066667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 230052.575659                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 230052.575659                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 230052.575659                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 230052.575659                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          652                       # number of writebacks
system.cpu4.dcache.writebacks::total              652                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13164                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13164                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13188                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13188                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13188                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13188                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5343                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5343                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5349                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5349                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5349                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5349                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    907913981                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    907913981                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       399777                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       399777                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    908313758                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    908313758                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    908313758                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    908313758                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002585                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002585                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002585                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002585                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 169925.880779                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 169925.880779                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66629.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66629.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 169810.012713                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 169810.012713                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 169810.012713                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 169810.012713                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               566.106528                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028841940                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1783088.284229                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.737431                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.369098                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038041                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.869181                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.907222                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1126619                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1126619                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1126619                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1126619                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1126619                       # number of overall hits
system.cpu5.icache.overall_hits::total        1126619                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     45102384                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     45102384                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     45102384                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     45102384                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1126675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1126675                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1126675                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1126675                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1126675                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1126675                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000050                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 805399.714286                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 805399.714286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 805399.714286                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           22                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           22                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     32481957                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     32481957                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     32481957                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 955351.676471                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 955351.676471                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7521                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405295435                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7777                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              52114.624534                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.052053                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.947947                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433797                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566203                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      2945918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2945918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1612753                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1612753                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          788                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          788                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          786                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4558671                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4558671                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4558671                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4558671                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        27011                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        27011                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           20                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        27031                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         27031                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        27031                       # number of overall misses
system.cpu5.dcache.overall_misses::total        27031                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   6371682341                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6371682341                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1608012                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   6373290353                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6373290353                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   6373290353                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6373290353                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2972929                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1612773                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4585702                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4585702                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009086                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005895                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005895                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 235892.130650                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 235892.130650                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80400.600000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 235777.083830                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 235777.083830                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 235777.083830                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 235777.083830                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2145                       # number of writebacks
system.cpu5.dcache.writebacks::total             2145                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19496                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19510                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19510                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19510                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7521                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7521                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1636920346                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1636920346                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       396461                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1637316807                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1637316807                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1637316807                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1637316807                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217820.405323                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217820.405323                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66076.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217699.349422                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217699.349422                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217699.349422                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217699.349422                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.721785                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003808646                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   524                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1915665.354962                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.721785                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042823                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828080                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1140965                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1140965                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1140965                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1140965                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1140965                       # number of overall hits
system.cpu6.icache.overall_hits::total        1140965                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     30534484                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     30534484                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     30534484                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     30534484                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     30534484                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     30534484                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1141019                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1141019                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1141019                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1141019                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1141019                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1141019                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 565453.407407                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 565453.407407                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 565453.407407                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 565453.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 565453.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 565453.407407                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           20                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           20                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     23614537                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     23614537                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     23614537                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     23614537                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     23614537                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     23614537                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 694545.205882                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 694545.205882                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 694545.205882                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 694545.205882                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 694545.205882                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 694545.205882                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6685                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166831009                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6941                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              24035.586947                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.966442                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.033558                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.886588                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.113412                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       790019                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         790019                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       652277                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        652277                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1786                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1786                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1519                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1519                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1442296                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1442296                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1442296                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1442296                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17350                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17350                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           69                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        17419                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         17419                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        17419                       # number of overall misses
system.cpu6.dcache.overall_misses::total        17419                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4121449180                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4121449180                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      5712560                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      5712560                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4127161740                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4127161740                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4127161740                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4127161740                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       807369                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       807369                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       652346                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       652346                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1519                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1519                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1459715                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1459715                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1459715                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1459715                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021490                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021490                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000106                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011933                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011933                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011933                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011933                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 237547.503170                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 237547.503170                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82790.724638                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82790.724638                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 236934.481888                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 236934.481888                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 236934.481888                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 236934.481888                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1396                       # number of writebacks
system.cpu6.dcache.writebacks::total             1396                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10675                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10675                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           57                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10732                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10732                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10732                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10732                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6675                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6675                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6687                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6687                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6687                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6687                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1505347665                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1505347665                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       773356                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       773356                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1506121021                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1506121021                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1506121021                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1506121021                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008268                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008268                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004581                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004581                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004581                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004581                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 225520.249438                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 225520.249438                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64446.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64446.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 225231.197996                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 225231.197996                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 225231.197996                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 225231.197996                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.392922                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998098776                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1938055.875728                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.392922                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056719                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817937                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1186305                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1186305                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1186305                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1186305                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1186305                       # number of overall hits
system.cpu7.icache.overall_hits::total        1186305                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41598620                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41598620                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41598620                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41598620                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41598620                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41598620                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1186358                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1186358                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1186358                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1186358                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1186358                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1186358                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 784879.622642                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 784879.622642                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 784879.622642                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 784879.622642                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 784879.622642                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 784879.622642                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       119348                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       119348                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     36375966                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36375966                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     36375966                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36375966                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     36375966                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36375966                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 909399.150000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 909399.150000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 909399.150000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 909399.150000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 909399.150000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 909399.150000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3885                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152129839                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4141                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36737.464139                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.041052                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.958948                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.871254                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.128746                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       815774                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         815774                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       685092                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        685092                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1725                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1650                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1500866                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1500866                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1500866                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1500866                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12467                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12467                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          104                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12571                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12571                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12571                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12571                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2273354127                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2273354127                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8570642                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8570642                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2281924769                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2281924769                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2281924769                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2281924769                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       828241                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       828241                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       685196                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       685196                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1513437                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1513437                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1513437                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1513437                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015052                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015052                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000152                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008306                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008306                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008306                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008306                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 182349.733456                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 182349.733456                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82410.019231                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82410.019231                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 181522.931270                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 181522.931270                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 181522.931270                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 181522.931270                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu7.dcache.writebacks::total              959                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8600                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8600                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8686                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8686                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8686                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8686                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3867                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3867                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3885                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3885                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3885                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3885                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    558351928                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    558351928                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1178249                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1178249                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    559530177                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    559530177                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    559530177                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    559530177                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004669                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004669                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002567                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002567                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002567                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002567                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 144388.913370                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 144388.913370                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65458.277778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65458.277778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 144023.211583                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 144023.211583                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 144023.211583                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 144023.211583                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
