Analysis & Synthesis report for rc4
Fri Jun 13 21:09:39 2025
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 17. Source assignments for d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|altsyncram_dsp2:altsyncram1
 18. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|altsyncram_p4v2:altsyncram1
 19. Source assignments for sld_signaltap:DecrpytLoopC
 20. Source assignments for sld_signaltap:DecryptLoopB
 21. Source assignments for sld_signaltap:auto_signaltap_3
 22. Parameter Settings for User Entity Instance: s_memory:s_memory_inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: d_memory:d_memory_inst|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl
 26. Parameter Settings for User Entity Instance: DecryptLoopB:u_DecryptLoopB|counter:u_increment_i
 27. Parameter Settings for User Entity Instance: DecryptLoopC:U_DecryptLoopC|counter:u_increment_i
 28. Parameter Settings for User Entity Instance: DecryptLoopC:U_DecryptLoopC|counter:u_increment_k
 29. Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_1
 30. Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_2
 31. Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_3
 32. Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_4
 33. Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_1
 34. Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_2
 35. Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_3
 36. Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_4
 37. Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_1
 38. Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_2
 39. Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_3
 40. Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_4
 41. Parameter Settings for User Entity Instance: main_controller:U_main_controller
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:DecrpytLoopC
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:DecryptLoopB
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_3
 45. Parameter Settings for Inferred Entity Instance: DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_4"
 48. Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_3"
 49. Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_2"
 50. Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_1"
 51. Port Connectivity Checks: "DecryptLoopC:U_DecryptLoopC|counter:u_increment_k"
 52. Port Connectivity Checks: "DecryptLoopC:U_DecryptLoopC|counter:u_increment_i"
 53. Port Connectivity Checks: "DecryptLoopB:u_DecryptLoopB|counter:u_increment_i"
 54. Port Connectivity Checks: "DecryptLoopB:u_DecryptLoopB"
 55. Port Connectivity Checks: "DecryptLoopA:u_DecryptLoopA"
 56. SignalTap II Logic Analyzer Settings
 57. In-System Memory Content Editor Settings
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Post-Synthesis Netlist Statistics for Partition sld_signaltap:DecrpytLoopC
 60. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 61. Elapsed Time Per Partition
 62. Connections to In-System Debugging Instance "DecrpytLoopC"
 63. Connections to In-System Debugging Instance "auto_signaltap_3"
 64. Connections to In-System Debugging Instance "DecryptLoopB"
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 13 21:09:39 2025       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3242                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 27,264                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; mem_reg.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/mem_reg.sv                                                         ;             ;
; shuffle_mem_fsm.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/shuffle_mem_fsm.sv                                                 ;             ;
; main_controller.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/main_controller.sv                                                 ;             ;
; edge_detector.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/edge_detector.sv                                                   ;             ;
; DecryptLoopB.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopB.sv                                                    ;             ;
; DecryptLoopA.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopA.sv                                                    ;             ;
; counter.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/counter.sv                                                         ;             ;
; SecretKeyController.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/SecretKeyController.sv                                             ;             ;
; ksa.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd                                                            ;             ;
; s_memory.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/s_memory.vhd                                                       ;             ;
; d_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/d_memory.v                                                         ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/rom.v                                                              ;             ;
; DecryptLoopC.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopC.sv                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                             ;             ;
; db/altsyncram_m5b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_m5b4.tdf                                             ;             ;
; db/altsyncram_kq83.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_kq83.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                           ;             ;
; db/altsyncram_jc32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_jc32.tdf                                             ;             ;
; db/altsyncram_dsp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_dsp2.tdf                                             ;             ;
; db/altsyncram_idt1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_idt1.tdf                                             ;             ;
; db/altsyncram_p4v2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_p4v2.tdf                                             ;             ;
; ../message.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/message.mif                                                        ;             ;
; comp_mem_fsm.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/comp_mem_fsm.sv                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                   ;             ;
; db/altsyncram_trh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_trh4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                  ;             ;
; db/cntr_kai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_kai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_99c.tdf                                                    ;             ;
; db/altsyncram_voh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_voh4.tdf                                             ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_e9c.tdf                                                    ;             ;
; db/altsyncram_roh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_roh4.tdf                                             ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_d9c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                              ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                         ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                           ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                                          ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                      ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/alt_u_div_ose.tdf                                               ;             ;
; db/altsyncram_toh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_toh4.tdf                                             ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_29i.tdf                                                    ;             ;
; db/altsyncram_7ph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_7ph4.tdf                                             ;             ;
; db/mux_glc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/mux_glc.tdf                                                     ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_59i.tdf                                                    ;             ;
; db/cntr_7vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_7vi.tdf                                                    ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_39i.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1803           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1337           ;
;     -- 7 input functions                    ; 22             ;
;     -- 6 input functions                    ; 285            ;
;     -- 5 input functions                    ; 318            ;
;     -- 4 input functions                    ; 160            ;
;     -- <=3 input functions                  ; 552            ;
;                                             ;                ;
; Dedicated logic registers                   ; 3242           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 27264          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1939           ;
; Total fan-out                               ; 19483          ;
; Average fan-out                             ; 3.97           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 1337 (4)            ; 3242 (0)                  ; 27264             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; ksa                               ; work         ;
;    |DecryptLoopA:u_DecryptLoopA|                                                                                                        ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopA:u_DecryptLoopA                                                                                                                                                                                                                                                                                                                ; DecryptLoopA                      ; work         ;
;    |DecryptLoopB:u_DecryptLoopB|                                                                                                        ; 71 (10)             ; 40 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB                                                                                                                                                                                                                                                                                                                ; DecryptLoopB                      ; work         ;
;       |SecretKeyController:u_secret_key_ctrl|                                                                                           ; 42 (2)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl                                                                                                                                                                                                                                                                          ; SecretKeyController               ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                            ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                          ; alt_u_div_ose                     ; work         ;
;       |counter:u_increment_i|                                                                                                           ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|counter:u_increment_i                                                                                                                                                                                                                                                                                          ; counter                           ; work         ;
;       |mem_reg:u_mem_reg|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|mem_reg:u_mem_reg                                                                                                                                                                                                                                                                                              ; mem_reg                           ; work         ;
;       |shuffle_mem_fsm:u_shuffle_mem_fsm|                                                                                               ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm                                                                                                                                                                                                                                                                              ; shuffle_mem_fsm                   ; work         ;
;    |DecryptLoopC:U_DecryptLoopC|                                                                                                        ; 80 (41)             ; 58 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopC:U_DecryptLoopC                                                                                                                                                                                                                                                                                                                ; DecryptLoopC                      ; work         ;
;       |comp_mem_fsm:u_comp_mem_fsm|                                                                                                     ; 26 (26)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm                                                                                                                                                                                                                                                                                    ; comp_mem_fsm                      ; work         ;
;       |counter:u_increment_i|                                                                                                           ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopC:U_DecryptLoopC|counter:u_increment_i                                                                                                                                                                                                                                                                                          ; counter                           ; work         ;
;       |counter:u_increment_k|                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopC:U_DecryptLoopC|counter:u_increment_k                                                                                                                                                                                                                                                                                          ; counter                           ; work         ;
;       |mem_reg:u_mem_reg|                                                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg                                                                                                                                                                                                                                                                                              ; mem_reg                           ; work         ;
;    |d_memory:d_memory_inst|                                                                                                             ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|d_memory:d_memory_inst                                                                                                                                                                                                                                                                                                                     ; d_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_jc32:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_jc32                   ; work         ;
;             |altsyncram_dsp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                                                          ; altsyncram_dsp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |edge_detector:finished_a_edge|                                                                                                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_a_edge                                                                                                                                                                                                                                                                                                              ; edge_detector                     ; work         ;
;       |mydff:fdc_1|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_a_edge|mydff:fdc_1                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_2|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_a_edge|mydff:fdc_2                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_3|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_a_edge|mydff:fdc_3                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_4|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_a_edge|mydff:fdc_4                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;    |edge_detector:finished_b_edge|                                                                                                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_b_edge                                                                                                                                                                                                                                                                                                              ; edge_detector                     ; work         ;
;       |mydff:fdc_1|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_b_edge|mydff:fdc_1                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_2|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_b_edge|mydff:fdc_2                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_3|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_b_edge|mydff:fdc_3                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_4|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_b_edge|mydff:fdc_4                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;    |edge_detector:finished_c_edge|                                                                                                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_c_edge                                                                                                                                                                                                                                                                                                              ; edge_detector                     ; work         ;
;       |mydff:fdc_1|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_c_edge|mydff:fdc_1                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_2|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_c_edge|mydff:fdc_2                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_3|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_c_edge|mydff:fdc_3                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;       |mydff:fdc_4|                                                                                                                     ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|edge_detector:finished_c_edge|mydff:fdc_4                                                                                                                                                                                                                                                                                                  ; mydff                             ; work         ;
;    |main_controller:U_main_controller|                                                                                                  ; 66 (66)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|main_controller:U_main_controller                                                                                                                                                                                                                                                                                                          ; main_controller                   ; work         ;
;    |rom:rom_inst|                                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rom:rom_inst                                                                                                                                                                                                                                                                                                                               ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rom:rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_idt1:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_idt1                   ; work         ;
;             |altsyncram_p4v2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|altsyncram_p4v2:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_p4v2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |s_memory:s_memory_inst|                                                                                                             ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst                                                                                                                                                                                                                                                                                                                     ; s_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_m5b4:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_m5b4                   ; work         ;
;             |altsyncram_kq83:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                          ; altsyncram_kq83                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 156 (1)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 155 (0)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 155 (0)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 155 (1)             ; 199 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 154 (0)             ; 189 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 154 (116)           ; 189 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:DecrpytLoopC|                                                                                                         ; 337 (2)             ; 1546 (212)                ; 13568             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 335 (0)             ; 1334 (0)                  ; 13568             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 335 (67)            ; 1334 (498)                ; 13568             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                    ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                     ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                 ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                       ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 13568             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_trh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 13568             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_trh4:auto_generated                                                                                                                                                     ; altsyncram_trh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                            ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                         ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 130 (1)             ; 546 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                        ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 106 (0)             ; 530 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                 ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 318 (318)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                      ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 106 (0)             ; 212 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                  ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1          ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1            ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 23 (23)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                          ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                  ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 155 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                   ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_kai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kai:auto_generated                                                                 ; cntr_kai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                          ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                        ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                           ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                   ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                   ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:DecryptLoopB|                                                                                                         ; 251 (2)             ; 693 (70)                  ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 249 (0)             ; 623 (0)                   ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 249 (67)            ; 623 (214)                 ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                    ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                     ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                 ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                       ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_voh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4480              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated                                                                                                                                                     ; altsyncram_voh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                            ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                         ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 44 (1)              ; 191 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                        ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 35 (0)              ; 175 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                 ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                      ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 35 (0)              ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                  ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1           ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1            ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1            ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                          ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                  ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                   ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                                 ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                          ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                        ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                           ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                   ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                   ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:auto_signaltap_3|                                                                                                     ; 237 (2)             ; 560 (48)                  ; 3072              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 235 (0)             ; 512 (0)                   ; 3072              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 235 (67)            ; 512 (170)                 ; 3072              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_roh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_roh4:auto_generated                                                                                                                                                 ; altsyncram_roh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (1)              ; 136 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                                                          ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None           ;
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|altsyncram_p4v2:altsyncram1|ALTSYNCRAM                                                                                    ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; ../message.mif ;
; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                                          ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None           ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_trh4:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 128          ; 106          ; 128          ; 106          ; 13568 ; None           ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_voh4:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 128          ; 35           ; 128          ; 35           ; 4480  ; None           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_roh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|d_memory:d_memory_inst                                                                                                                                                                                                                                              ; d_memory.v      ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rom:rom_inst                                                                                                                                                                                                                                                        ; rom.v           ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|s_memory:s_memory_inst                                                                                                                                                                                                                                              ; s_memory.vhd    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; main_controller:U_main_controller|state[2]                                                                                                                                         ; Merged with main_controller:U_main_controller|state[1]                                                                                                                                         ;
; main_controller:U_main_controller|state[3]                                                                                                                                         ; Merged with main_controller:U_main_controller|state[0]                                                                                                                                         ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[6]                                                                                                             ; Merged with DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1]                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[0]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[0]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[1]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[1]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[2]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[2]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[3]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[3]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[4]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[4]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[5]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[5]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[6]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[6]                                                                                                                                             ;
; DecryptLoopA:u_DecryptLoopA|data[7]                                                                                                                                                ; Merged with DecryptLoopA:u_DecryptLoopA|address[7]                                                                                                                                             ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[9]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; main_controller:U_main_controller|state[7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; Total Number of Removed Registers = 16                                                                                                                                             ;                                                                                                                                                                                                ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                         ;
; Total Number of Removed Registers = 18                                                                                                                                             ;                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                          ; due to stuck port data_in ; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3242  ;
; Number of registers using Synchronous Clear  ; 291   ;
; Number of registers using Synchronous Load   ; 620   ;
; Number of registers using Asynchronous Clear ; 1141  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1466  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                       ; 1       ;
; sld_signaltap:DecryptLoopB|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|DecryptLoopA:u_DecryptLoopA|address[7]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 36 LEs               ; 32 LEs                 ; Yes        ; |ksa|d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                      ;
; 69:1               ; 6 bits    ; 276 LEs       ; 258 LEs              ; 18 LEs                 ; Yes        ; |ksa|main_controller:U_main_controller|state[5]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|DecryptLoopC:U_DecryptLoopC|Mux6                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ksa|main_controller:U_main_controller|Mux2                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ksa|main_controller:U_main_controller|Mux12                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:DecrpytLoopC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 60:1               ; 4 bits    ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|altsyncram_p4v2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for sld_signaltap:DecrpytLoopC ;
+-----------------+-------+------+------------------+
; Assignment      ; Value ; From ; To               ;
+-----------------+-------+------+------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                ;
+-----------------+-------+------+------------------+


+---------------------------------------------------+
; Source assignments for sld_signaltap:DecryptLoopB ;
+-----------------+-------+------+------------------+
; Assignment      ; Value ; From ; To               ;
+-----------------+-------+------+------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                ;
+-----------------+-------+------+------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_3 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:s_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_memory:d_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_jc32      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../message.mif       ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_idt1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; key_length     ; 00000011 ; Unsigned Binary                                                                    ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecryptLoopB:u_DecryptLoopB|counter:u_increment_i ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecryptLoopC:U_DecryptLoopC|counter:u_increment_i ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecryptLoopC:U_DecryptLoopC|counter:u_increment_k ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 5     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_a_edge|mydff:fdc_4 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_b_edge|mydff:fdc_4 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_3 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:finished_c_edge|mydff:fdc_4 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_controller:U_main_controller ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; IDLE           ; 00000000 ; Unsigned Binary                                    ;
; LOOP_A         ; 00110000 ; Unsigned Binary                                    ;
; LOOP_B         ; 01001001 ; Unsigned Binary                                    ;
; LOOP_C         ; 01100110 ; Unsigned Binary                                    ;
; FINISH         ; 01100000 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:DecrpytLoopC                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334532                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 106                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 106                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 339                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 106                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:DecryptLoopB                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334530                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 35                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 35                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 126                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 35                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_3                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                 ; String         ;
; sld_node_info                                   ; 805334531                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 93                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                  ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                           ;
+------------------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 3                                                      ;
; Entity Instance                           ; s_memory:s_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 0                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; d_memory:d_memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_4" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_3" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_2" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "edge_detector:finished_a_edge|mydff:fdc_1" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecryptLoopC:U_DecryptLoopC|counter:u_increment_k" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                       ;
+-------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecryptLoopC:U_DecryptLoopC|counter:u_increment_i" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                       ;
+-------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecryptLoopB:u_DecryptLoopB|counter:u_increment_i" ;
+-------+-------+----------+----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                            ;
+-------+-------+----------+----------------------------------------------------+
; reset ; Input ; Info     ; Explicitly unconnected                             ;
+-------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DecryptLoopB:u_DecryptLoopB" ;
+--------------------+-------+----------+-----------------+
; Port               ; Type  ; Severity ; Details         ;
+--------------------+-------+----------+-----------------+
; secret_key[23..10] ; Input ; Info     ; Stuck at GND    ;
; secret_key[8..7]   ; Input ; Info     ; Stuck at GND    ;
; secret_key[5..4]   ; Input ; Info     ; Stuck at GND    ;
; secret_key[2..1]   ; Input ; Info     ; Stuck at GND    ;
; secret_key[9]      ; Input ; Info     ; Stuck at VCC    ;
; secret_key[6]      ; Input ; Info     ; Stuck at VCC    ;
; secret_key[3]      ; Input ; Info     ; Stuck at VCC    ;
; secret_key[0]      ; Input ; Info     ; Stuck at VCC    ;
+--------------------+-------+----------+-----------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DecryptLoopA:u_DecryptLoopA" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; reset ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 2              ; DecryptLoopB     ; 35                  ; 35               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 3              ; auto_signaltap_3 ; 24                  ; 24               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 4              ; DecrpytLoopC     ; 106                 ; 106              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated ;
; 1              ; D           ; 8     ; 256   ; Read/Write ; d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated ;
; 2              ; E           ; 8     ; 256   ; Read/Write ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated           ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 244                         ;
;     CLR               ; 18                          ;
;     ENA               ; 107                         ;
;     ENA CLR           ; 21                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 24                          ;
;     plain             ; 42                          ;
; arriav_lcell_comb     ; 355                         ;
;     arith             ; 88                          ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 5                           ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 239                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 63                          ;
;         5 data inputs ; 56                          ;
;         6 data inputs ; 24                          ;
;     shared            ; 8                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 311                         ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 2.58                        ;
+-----------------------+-----------------------------+


+----------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:DecrpytLoopC ;
+-----------------------+----------------------------------------------------+
; Type                  ; Count                                              ;
+-----------------------+----------------------------------------------------+
; arriav_ff             ; 1546                                               ;
;     CLR               ; 6                                                  ;
;     CLR SLD           ; 134                                                ;
;     ENA               ; 59                                                 ;
;     ENA CLR           ; 353                                                ;
;     ENA CLR SCLR      ; 22                                                 ;
;     ENA SCLR          ; 27                                                 ;
;     ENA SCLR SLD      ; 33                                                 ;
;     ENA SLD           ; 28                                                 ;
;     SCLR SLD          ; 11                                                 ;
;     plain             ; 873                                                ;
; arriav_lcell_comb     ; 337                                                ;
;     arith             ; 76                                                 ;
;         0 data inputs ; 4                                                  ;
;         1 data inputs ; 71                                                 ;
;         2 data inputs ; 1                                                  ;
;     normal            ; 261                                                ;
;         0 data inputs ; 2                                                  ;
;         1 data inputs ; 8                                                  ;
;         2 data inputs ; 8                                                  ;
;         3 data inputs ; 12                                                 ;
;         4 data inputs ; 24                                                 ;
;         5 data inputs ; 129                                                ;
;         6 data inputs ; 78                                                 ;
; boundary_port         ; 614                                                ;
; stratixv_ram_block    ; 106                                                ;
;                       ;                                                    ;
; Max LUT depth         ; 4.10                                               ;
; Average LUT depth     ; 0.90                                               ;
+-----------------------+----------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 199                                      ;
;     CLR               ; 2                                        ;
;     ENA               ; 32                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 110                                      ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 156                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 154                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 23                                       ;
;         4 data inputs ; 22                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 57                                       ;
; boundary_port         ; 437                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.35                                     ;
+-----------------------+------------------------------------------+


+-------------------------------------------+
; Elapsed Time Per Partition                ;
+----------------------------+--------------+
; Partition Name             ; Elapsed Time ;
+----------------------------+--------------+
; sld_signaltap:DecrpytLoopC ; 00:00:01     ;
; Top                        ; 00:00:00     ;
; sld_hub:auto_hub           ; 00:00:00     ;
+----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "DecrpytLoopC"                                                                                                                                                                   ;
+-------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+-------------------------------------------------------------------+---------+
; Name                                                              ; Type          ; Status    ; Partition Name             ; Netlist Type Used ; Actual Connection                                                 ; Details ;
+-------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+-------------------------------------------------------------------+---------+
; CLOCK_50                                                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; CLOCK_50                                                          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[0]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[0]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[1]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[1]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[2]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[2]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[3]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[3]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[4]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[4]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_D[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[0]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[0]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[1]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[1]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[2]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[2]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[3]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[3]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[4]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|counter:u_increment_k|count[4]        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_E[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux7~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux7~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux6~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux6~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux5~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux5~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux4~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux4~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux3~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux3~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux2~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux2~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux1~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux1~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux0~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|address_S[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|Mux0~0                                ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[0]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[0]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[0]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[0]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[10] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[10] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[10] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[10] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[11] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[11] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[11] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[11] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[12] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[12] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[12] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[12] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[13] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[13] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[13] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[13] ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[1]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[1]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[1]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[1]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[2]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[2]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[2]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[2]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[3]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[3]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[3]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[3]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[4]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[4]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[4]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[4]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[5]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[5]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[5]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[5]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[6]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[6]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[6]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[6]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[7]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[7]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[7]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[7]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[8]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[8]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[8]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[8]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[9]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[9]  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[0]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[0]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[0]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[0]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[1]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[1]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[1]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[1]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[2]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[2]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[2]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[2]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[3]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[3]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[3]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[3]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[4]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[4]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[4]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[4]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[5]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[5]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[5]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[5]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[6]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[6]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[6]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[6]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[7]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[7]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_D[7]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_D[7]                             ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[0]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[0]~0                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[0]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[0]~0                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[1]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[1]~1                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[1]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[1]~1                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[2]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[2]~2                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[2]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[2]~2                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[3]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[3]~3                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[3]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[3]~3                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[4]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[4]~4                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[4]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[4]~4                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[5]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[5]~5                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[5]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[5]~5                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[6]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[6]~6                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[6]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[6]~6                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[7]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[7]~7                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_S[7]                             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|data_S[7]~7                           ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[0]~0          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[0]~0          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[1]~1          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[1]~1          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[2]~2          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[2]~2          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[3]~3          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[3]~3          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[4]~4          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[4]~4          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[5]~5          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[5]~5          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[6]~6          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[6]~6          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[7]~7          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_E[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_e[7]~7          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[0]~0          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[0]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[0]~0          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[1]~1          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[1]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[1]~1          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[2]~2          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[2]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[2]~2          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[3]~3          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[3]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[3]~3          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[4]~4          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[4]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[4]~4          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[5]~5          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[5]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[5]~5          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[6]~6          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[6]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[6]~6          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[7]~7          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|data_in_S[7]                          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|received_data_c_s[7]~7          ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[0]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[0]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[0]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[0]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[1]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[1]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[1]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[1]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[2]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[2]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[2]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[2]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[3]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[3]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[3]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[3]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[4]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[4]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[4]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[4]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[5]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[5]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[5]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[5]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[6]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[6]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[6]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[6]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[7]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[7]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|f_val[7]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|f_val[7]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|finished                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[0]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|finished                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm|state[0]  ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[0]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[0]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[0]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[0]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[1]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[1]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[1]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[1]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[2]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[2]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[2]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[2]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[3]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[3]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[3]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[3]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[4]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[4]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[4]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[4]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[5]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[5]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[5]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[5]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[6]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[6]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[6]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[6]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[7]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[7]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|j_val[7]                              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|j_val[7]                              ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[0]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[0]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[1]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[1]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[2]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[2]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[3]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[3]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[4]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[4]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[5]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[5]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[6]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[6]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[7]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|si[7]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[0]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[0]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[1]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[1]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[2]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[2]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[3]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[3]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[4]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[4]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[5]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[5]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[6]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[6]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[7]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopC:U_DecryptLoopC|mem_reg:u_mem_reg|sj[7]               ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|start                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|state[1]                        ; N/A     ;
; DecryptLoopC:U_DecryptLoopC|start                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|state[1]                        ; N/A     ;
; KEY[0]                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[0]                                                            ; N/A     ;
; KEY[0]                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[0]                                                            ; N/A     ;
; KEY[1]                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[1]                                                            ; N/A     ;
; KEY[1]                                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; KEY[1]                                                            ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~GND                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
; DecrpytLoopC|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:DecrpytLoopC ; post-synthesis    ; sld_signaltap:DecrpytLoopC|~VCC                                   ; N/A     ;
+-------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+-------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_3"                                                                                                                           ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------+---------+
; Name                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                              ; Details ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------+---------+
; CLOCK_50                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                       ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[0]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[0]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[1]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[1]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[2]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[2]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[3]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[3]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[4]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[4]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[5]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[5]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[6]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[6]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[7]         ; N/A     ;
; DecryptLoopA:u_DecryptLoopA|address[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecryptLoopA:u_DecryptLoopA|address[7]         ; N/A     ;
; main_controller:U_main_controller|finished_a ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_detector:finished_a_edge|mydff:fdc_4|q[0] ; N/A     ;
; main_controller:U_main_controller|finished_a ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_detector:finished_a_edge|mydff:fdc_4|q[0] ; N/A     ;
; main_controller:U_main_controller|finished_b ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_detector:finished_b_edge|mydff:fdc_4|q[0] ; N/A     ;
; main_controller:U_main_controller|finished_b ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_detector:finished_b_edge|mydff:fdc_4|q[0] ; N/A     ;
; main_controller:U_main_controller|finished_c ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_detector:finished_c_edge|mydff:fdc_4|q[0] ; N/A     ;
; main_controller:U_main_controller|finished_c ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_detector:finished_c_edge|mydff:fdc_4|q[0] ; N/A     ;
; main_controller:U_main_controller|reset      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]~_wirecell                               ; N/A     ;
; main_controller:U_main_controller|reset      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]~_wirecell                               ; N/A     ;
; main_controller:U_main_controller|start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                               ; N/A     ;
; main_controller:U_main_controller|start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                               ; N/A     ;
; main_controller:U_main_controller|start_a    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[4]     ; N/A     ;
; main_controller:U_main_controller|start_a    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[4]     ; N/A     ;
; main_controller:U_main_controller|start_b    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[0]     ; N/A     ;
; main_controller:U_main_controller|start_b    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[0]     ; N/A     ;
; main_controller:U_main_controller|start_c    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[1]     ; N/A     ;
; main_controller:U_main_controller|start_c    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[1]     ; N/A     ;
; main_controller:U_main_controller|state[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[0]     ; N/A     ;
; main_controller:U_main_controller|state[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[0]     ; N/A     ;
; main_controller:U_main_controller|state[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[1]     ; N/A     ;
; main_controller:U_main_controller|state[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[1]     ; N/A     ;
; main_controller:U_main_controller|state[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[1]     ; N/A     ;
; main_controller:U_main_controller|state[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[1]     ; N/A     ;
; main_controller:U_main_controller|state[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[0]     ; N/A     ;
; main_controller:U_main_controller|state[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[0]     ; N/A     ;
; main_controller:U_main_controller|state[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[4]     ; N/A     ;
; main_controller:U_main_controller|state[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[4]     ; N/A     ;
; main_controller:U_main_controller|state[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[5]     ; N/A     ;
; main_controller:U_main_controller|state[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[5]     ; N/A     ;
; main_controller:U_main_controller|state[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[6]     ; N/A     ;
; main_controller:U_main_controller|state[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; main_controller:U_main_controller|state[6]     ; N/A     ;
; main_controller:U_main_controller|state[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                            ; N/A     ;
; main_controller:U_main_controller|state[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~GND            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
; auto_signaltap_3|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_3 ; post-synthesis    ; sld_signaltap:auto_signaltap_3|~VCC            ; N/A     ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "DecryptLoopB"                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name             ; Netlist Type Used ; Actual Connection                                                                                                        ; Details ;
+------------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; CLOCK_50                                                                                                                 ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|start    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|state[0]                                                                               ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|start    ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|state[0]                                                                               ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[0] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[0]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[0] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[0]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[2] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[2]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[2] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[2]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[3] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[3]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[3] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[3]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[4] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[4]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[4] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[4]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[5] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[5]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[5] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[5]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[6] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[6] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[1]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[7] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[7]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[7] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[7]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[8] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[8]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[8] ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[8]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|wren     ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[7]                                                   ; N/A     ;
; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|wren     ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm|state[7]                                                   ; N/A     ;
; s_memory:s_memory_inst|address[0]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux15~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[0]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux15~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[1]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux14~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[1]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux14~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[2]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux13~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[2]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux13~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[3]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux12~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[3]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux12~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[4]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux11~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[4]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux11~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[5]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux10~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[5]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux10~0                                                                                ; N/A     ;
; s_memory:s_memory_inst|address[6]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux9~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|address[6]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux9~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|address[7]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux8~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|address[7]                                      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux8~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[0]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux7~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[0]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux7~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[1]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux6~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[1]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux6~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[2]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux5~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[2]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux5~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[3]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux4~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[3]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux4~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[4]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux3~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[4]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux3~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[5]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux2~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[5]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux2~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[6]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux1~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[6]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux1~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[7]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux0~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|data[7]                                         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; main_controller:U_main_controller|Mux0~0                                                                                 ; N/A     ;
; s_memory:s_memory_inst|q[0]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; s_memory:s_memory_inst|q[0]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; s_memory:s_memory_inst|q[1]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; s_memory:s_memory_inst|q[1]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; s_memory:s_memory_inst|q[2]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; s_memory:s_memory_inst|q[2]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; s_memory:s_memory_inst|q[3]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; s_memory:s_memory_inst|q[3]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; s_memory:s_memory_inst|q[4]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; s_memory:s_memory_inst|q[4]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; s_memory:s_memory_inst|q[5]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; s_memory:s_memory_inst|q[5]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; s_memory:s_memory_inst|q[6]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; s_memory:s_memory_inst|q[6]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; s_memory:s_memory_inst|q[7]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; s_memory:s_memory_inst|q[7]                                            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~GND                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
; DecryptLoopB|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:DecryptLoopB ; post-synthesis    ; sld_signaltap:DecryptLoopB|~VCC                                                                                          ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+----------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 13 21:09:07 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12019): Can't analyze file -- file rom_bb.v is missing
Warning (12019): Can't analyze file -- file d_memory_bb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mem_reg.sv
    Info (12023): Found entity 1: mem_reg File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/mem_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shuffle_mem_fsm.sv
    Info (12023): Found entity 1: shuffle_mem_fsm File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/shuffle_mem_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/SevenSegmentDisplayDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_controller.sv
    Info (12023): Found entity 1: main_controller File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/main_controller.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file edge_detector.sv
    Info (12023): Found entity 1: edge_detector File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/edge_detector.sv Line: 1
    Info (12023): Found entity 2: mydff File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/edge_detector.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file decryptloopb.sv
    Info (12023): Found entity 1: DecryptLoopB File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decryptloopa.sv
    Info (12023): Found entity 1: DecryptLoopA File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file secretkeycontroller.sv
    Info (12023): Found entity 1: SecretKeyController File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/SecretKeyController.sv Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file ksa.vhd
    Info (12022): Found design unit 1: ksa-rtl File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 19
    Info (12023): Found entity 1: ksa File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file s_memory.vhd
    Info (12022): Found design unit 1: s_memory-SYN File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/s_memory.vhd Line: 55
    Info (12023): Found entity 1: s_memory File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/s_memory.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file d_memory.v
    Info (12023): Found entity 1: d_memory File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/d_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decryptloopc.sv
    Info (12023): Found entity 1: DecryptLoopC File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopC.sv Line: 2
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(10): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(11): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(12): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(13): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(14): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(15): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at ksa.vhd(16): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:s_memory_inst" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 231
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/s_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "s_memory:s_memory_inst|altsyncram:altsyncram_component" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/s_memory.vhd Line: 62
Info (12133): Instantiated megafunction "s_memory:s_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/s_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf
    Info (12023): Found entity 1: altsyncram_m5b4 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_m5b4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m5b4" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf
    Info (12023): Found entity 1: altsyncram_kq83 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_kq83.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kq83" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_m5b4.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12133): Instantiated megafunction "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_m5b4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "d_memory" for hierarchy "d_memory:d_memory_inst" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "d_memory:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/d_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "d_memory:d_memory_inst|altsyncram:altsyncram_component" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/d_memory.v Line: 86
Info (12133): Instantiated megafunction "d_memory:d_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/d_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jc32.tdf
    Info (12023): Found entity 1: altsyncram_jc32 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_jc32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jc32" for hierarchy "d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_dsp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|altsyncram_dsp2:altsyncram1" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_jc32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_jc32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_jc32.tdf Line: 38
Info (12133): Instantiated megafunction "d_memory:d_memory_inst|altsyncram:altsyncram_component|altsyncram_jc32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_jc32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/rom.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_idt1.tdf
    Info (12023): Found entity 1: altsyncram_idt1 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_idt1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_idt1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4v2.tdf
    Info (12023): Found entity 1: altsyncram_p4v2 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_p4v2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p4v2" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|altsyncram_p4v2:altsyncram1" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_idt1.tdf Line: 35
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/message.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/rom.v Line: 82
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_idt1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_idt1.tdf Line: 36
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_idt1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_idt1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1157627904"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "DecryptLoopA" for hierarchy "DecryptLoopA:u_DecryptLoopA" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 256
Info (12128): Elaborating entity "DecryptLoopB" for hierarchy "DecryptLoopB:u_DecryptLoopB" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 267
Info (12128): Elaborating entity "SecretKeyController" for hierarchy "DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopB.sv Line: 32
Info (12128): Elaborating entity "counter" for hierarchy "DecryptLoopB:u_DecryptLoopB|counter:u_increment_i" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopB.sv Line: 40
Warning (10230): Verilog HDL assignment warning at counter.sv(14): truncated value with size 32 to match size of target (8) File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/counter.sv Line: 14
Info (12128): Elaborating entity "shuffle_mem_fsm" for hierarchy "DecryptLoopB:u_DecryptLoopB|shuffle_mem_fsm:u_shuffle_mem_fsm" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopB.sv Line: 55
Info (12128): Elaborating entity "mem_reg" for hierarchy "DecryptLoopB:u_DecryptLoopB|mem_reg:u_mem_reg" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopB.sv Line: 80
Info (12128): Elaborating entity "DecryptLoopC" for hierarchy "DecryptLoopC:U_DecryptLoopC" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 279
Info (12128): Elaborating entity "counter" for hierarchy "DecryptLoopC:U_DecryptLoopC|counter:u_increment_k" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopC.sv Line: 84
Warning (10230): Verilog HDL assignment warning at counter.sv(14): truncated value with size 32 to match size of target (5) File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/counter.sv Line: 14
Warning (12125): Using design file comp_mem_fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: comp_mem_fsm File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/comp_mem_fsm.sv Line: 1
Info (12128): Elaborating entity "comp_mem_fsm" for hierarchy "DecryptLoopC:U_DecryptLoopC|comp_mem_fsm:u_comp_mem_fsm" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/DecryptLoopC.sv Line: 103
Info (12128): Elaborating entity "edge_detector" for hierarchy "edge_detector:finished_a_edge" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 296
Info (12128): Elaborating entity "mydff" for hierarchy "edge_detector:finished_a_edge|mydff:fdc_1" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/edge_detector.sv Line: 7
Info (12128): Elaborating entity "main_controller" for hierarchy "main_controller:U_main_controller" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 344
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trh4.tdf
    Info (12023): Found entity 1: altsyncram_trh4 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_trh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf
    Info (12023): Found entity 1: cntr_kai File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_kai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voh4.tdf
    Info (12023): Found entity 1: altsyncram_voh4 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_voh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_roh4.tdf
    Info (12023): Found entity 1: altsyncram_roh4 File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/altsyncram_roh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/cmpr_d9c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "DecrpytLoopC"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "DecryptLoopB"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_3"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.13.21:09:25 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|Mod0" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/SecretKeyController.sv Line: 22
Info (12130): Elaborated megafunction instantiation "DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/SecretKeyController.sv Line: 22
Info (12133): Instantiated megafunction "DecryptLoopB:u_DecryptLoopB|SecretKeyController:u_secret_key_ctrl|lpm_divide:Mod0" with the following parameter: File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/SecretKeyController.sv Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/db/alt_u_div_ose.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 10
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 11
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 12
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 13
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 14
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 15
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:DecrpytLoopC"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "DecrpytLoopC" to all 245 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_3" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "DecryptLoopB" to all 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/ksa.vhd Line: 9
Info (21057): Implemented 4150 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3889 logic cells
    Info (21064): Implemented 189 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 5037 megabytes
    Info: Processing ended: Fri Jun 13 21:09:39 2025
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dari3/OneDrive - UBC/CPEN311/Projects/labs/Lab4_template_de1soc/rtl/output_files/rc4.map.smsg.


