# 55. GPIO Programming Structure 



## GPIO Controlled by these Configuration Registers

![01](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/15.%20GPIO%20Programming%20Structure%20and%20Register/55.%20GPIO%20Programming%20Structure.assets/01.jpg)

These Registers are connected to system bus to CPU, influencing the outputs of  I/O ports.

![02](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/15.%20GPIO%20Programming%20Structure%20and%20Register/55.%20GPIO%20Programming%20Structure.assets/02.jpg)

![03](https://github.com/knightsummon/Mastering-Microcontroller-and-Embedded-Driver-Development/blob/main/15.%20GPIO%20Programming%20Structure%20and%20Register/55.%20GPIO%20Programming%20Structure.assets/03.jpg)

AHB1 bus operates at max 168Mhz of clock speed and all the GPIO ports are connected to it!
