# Reading D:/SDKs/modelsim_ase/tcl/vsim/pref.tcl
# do HALF_ADDER_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SDKs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/HALF_ADDER {D:/Projects/ROBOTICS-COMP/HALF_ADDER/HALF_ADDER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:46 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/HALF_ADDER" D:/Projects/ROBOTICS-COMP/HALF_ADDER/HALF_ADDER.v 
# -- Compiling module HALF_ADDER
# 
# Top level modules:
# 	HALF_ADDER
# End time: 10:26:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/HALF_ADDER {D:/Projects/ROBOTICS-COMP/HALF_ADDER/HALF_ADDER_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:46 on Sep 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/HALF_ADDER" D:/Projects/ROBOTICS-COMP/HALF_ADDER/HALF_ADDER_tb.v 
# -- Compiling module HALF_ADDER_tb
# 
# Top level modules:
# 	HALF_ADDER_tb
# End time: 10:26:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  HALF_ADDER_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" HALF_ADDER_tb 
# Start time: 10:26:46 on Sep 19,2022
# Loading work.HALF_ADDER_tb
# ** Error: (vsim-3033) D:/Projects/ROBOTICS-COMP/HALF_ADDER/HALF_ADDER_tb.v(6): Instantiation of 'HALF_ADDDER' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HALF_ADDER_tb File: D:/Projects/ROBOTICS-COMP/HALF_ADDER/HALF_ADDER_tb.v
#         Searched libraries:
#             D:/SDKs/modelsim_ase/altera/verilog/altera
#             D:/SDKs/modelsim_ase/altera/verilog/220model
#             D:/SDKs/modelsim_ase/altera/verilog/sgate
#             D:/SDKs/modelsim_ase/altera/verilog/altera_mf
#             D:/SDKs/modelsim_ase/altera/verilog/altera_lnsim
#             D:/SDKs/modelsim_ase/altera/verilog/cycloneive
#             D:/Projects/ROBOTICS-COMP/HALF_ADDER/simulation/modelsim/rtl_work
#             D:/Projects/ROBOTICS-COMP/HALF_ADDER/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./HALF_ADDER_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 10:34:44 on Sep 19,2022, Elapsed time: 0:07:58
# Errors: 1, Warnings: 0
