TimeQuest Timing Analyzer report for dynamic
Sat Oct 05 21:02:01 2019
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Clk'
 12. Slow 1200mV 85C Model Hold: 'Clk'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1200mV 85C Model Metastability Report
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Clk'
 24. Slow 1200mV 0C Model Hold: 'Clk'
 25. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 0C Model Metastability Report
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'Clk'
 35. Fast 1200mV 0C Model Hold: 'Clk'
 36. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast 1200mV 0C Model Metastability Report
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Board Trace Model Assignments
 44. Input Transition Times
 45. Slow Corner Signal Integrity Metrics
 46. Fast Corner Signal Integrity Metrics
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; dynamic                                                         ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 31.97 MHz ; 31.97 MHz       ; Clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; Clk   ; -30.281 ; -10978.763        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 0.344 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clk   ; -3.000 ; -509.566                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                       ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.281 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.072     ; 31.204     ;
; -30.281 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.072     ; 31.204     ;
; -30.252 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 31.182     ;
; -30.252 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 31.182     ;
; -30.234 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 31.165     ;
; -30.234 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 31.165     ;
; -30.215 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.066     ; 31.144     ;
; -30.201 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.074     ; 31.122     ;
; -30.183 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.073     ; 31.105     ;
; -30.168 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 31.099     ;
; -30.168 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 31.099     ;
; -30.142 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 31.093     ;
; -30.142 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 31.093     ;
; -30.117 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.073     ; 31.039     ;
; -30.091 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.053     ; 31.033     ;
; -30.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.086     ; 30.975     ;
; -30.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.086     ; 30.975     ;
; -30.044 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.071     ; 30.968     ;
; -30.044 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.071     ; 30.968     ;
; -30.044 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.071     ; 30.968     ;
; -30.044 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.071     ; 30.968     ;
; -30.044 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.071     ; 30.968     ;
; -30.037 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.079     ; 30.953     ;
; -30.037 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.079     ; 30.953     ;
; -30.019 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.078     ; 30.936     ;
; -30.019 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.078     ; 30.936     ;
; -30.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 30.946     ;
; -30.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 30.946     ;
; -30.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 30.946     ;
; -30.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 30.946     ;
; -30.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 30.946     ;
; -29.997 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.929     ;
; -29.997 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.929     ;
; -29.997 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.929     ;
; -29.997 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.929     ;
; -29.997 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.929     ;
; -29.995 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.916     ;
; -29.995 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.916     ;
; -29.995 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.632     ;
; -29.995 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.632     ;
; -29.993 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.914     ;
; -29.993 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.914     ;
; -29.993 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.914     ;
; -29.987 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.624     ;
; -29.987 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.624     ;
; -29.986 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[2]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.623     ;
; -29.986 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[2]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.623     ;
; -29.979 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.907     ;
; -29.979 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.907     ;
; -29.979 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.907     ;
; -29.979 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.907     ;
; -29.979 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.907     ;
; -29.966 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.894     ;
; -29.966 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.894     ;
; -29.965 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.075     ; 30.885     ;
; -29.965 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.075     ; 30.885     ;
; -29.965 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.075     ; 30.885     ;
; -29.965 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.075     ; 30.885     ;
; -29.965 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.075     ; 30.885     ;
; -29.964 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.892     ;
; -29.964 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.892     ;
; -29.964 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 30.892     ;
; -29.953 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.078     ; 30.870     ;
; -29.953 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.078     ; 30.870     ;
; -29.949 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.881     ;
; -29.949 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.881     ;
; -29.948 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.877     ;
; -29.948 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.877     ;
; -29.947 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.868     ;
; -29.947 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.868     ;
; -29.947 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.868     ;
; -29.947 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.868     ;
; -29.947 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.074     ; 30.868     ;
; -29.946 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.875     ;
; -29.946 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.875     ;
; -29.946 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.875     ;
; -29.941 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][7]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 30.875     ;
; -29.941 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][7]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.061     ; 30.875     ;
; -29.941 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][5]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.062     ; 30.874     ;
; -29.941 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][5]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.062     ; 30.874     ;
; -29.938 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6] ; Clk          ; Clk         ; 1.000        ; -0.073     ; 30.860     ;
; -29.938 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3] ; Clk          ; Clk         ; 1.000        ; -0.073     ; 30.860     ;
; -29.938 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5] ; Clk          ; Clk         ; 1.000        ; -0.073     ; 30.860     ;
; -29.931 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.863     ;
; -29.931 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.863     ;
; -29.931 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.863     ;
; -29.931 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.863     ;
; -29.931 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 30.863     ;
; -29.927 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.058     ; 30.864     ;
; -29.927 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.058     ; 30.864     ;
; -29.914 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.337     ; 30.572     ;
; -29.913 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[0]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.550     ;
; -29.913 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[0]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.358     ; 30.550     ;
; -29.909 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.838     ;
; -29.909 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.838     ;
; -29.909 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5] ; Clk          ; Clk         ; 1.000        ; -0.066     ; 30.838     ;
; -29.906 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.337     ; 30.564     ;
; -29.905 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 30.835     ;
; -29.905 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 30.835     ;
; -29.905 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.043     ; 30.857     ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d   ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]          ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]          ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]        ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]        ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]          ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]          ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]          ; Clk          ; Clk         ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]          ; Clk          ; Clk         ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]          ; Clk          ; Clk         ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]          ; Clk          ; Clk         ; 0.000        ; 0.075      ; 0.577      ;
; 0.358 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d  ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d  ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; Clk          ; Clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.580      ;
; 0.380 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.597      ;
; 0.382 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.599      ;
; 0.385 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.603      ;
; 0.385 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.603      ;
; 0.394 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.612      ;
; 0.427 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.645      ;
; 0.448 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.666      ;
; 0.448 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.666      ;
; 0.499 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.717      ;
; 0.502 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.720      ;
; 0.502 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.720      ;
; 0.502 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.720      ;
; 0.525 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]    ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.743      ;
; 0.566 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.784      ;
; 0.567 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.785      ;
; 0.567 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.785      ;
; 0.568 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.786      ;
; 0.570 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.787      ;
; 0.575 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.794      ;
; 0.581 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.798      ;
; 0.582 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.799      ;
; 0.583 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.801      ;
; 0.586 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.804      ;
; 0.595 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.813      ;
; 0.596 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.814      ;
; 0.602 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]              ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.820      ;
; 0.616 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.833      ;
; 0.621 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.839      ;
; 0.621 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.839      ;
; 0.622 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.840      ;
; 0.622 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.840      ;
; 0.625 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.843      ;
; 0.628 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.845      ;
; 0.629 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.847      ;
; 0.632 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]    ; Clk          ; Clk         ; 0.000        ; 0.060      ; 0.849      ;
; 0.689 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.907      ;
; 0.701 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[7]                 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[7]                 ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.919      ;
; 0.701 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.919      ;
; 0.702 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.920      ;
; 0.704 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_trans                       ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_trans                       ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.922      ;
; 0.704 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                  ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.922      ;
; 0.737 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.061      ; 0.955      ;
; 0.773 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1] ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.006      ;
; 0.777 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[6][1]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[6][1]  ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.010      ;
; 0.784 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]         ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.017      ;
; 0.784 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][3]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][3]  ; Clk          ; Clk         ; 0.000        ; 0.075      ; 1.016      ;
; 0.785 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][4]  ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.018      ;
; 0.788 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[4][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[4][4]  ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.021      ;
; 0.788 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4] ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.021      ;
; 0.788 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7] ; Clk          ; Clk         ; 0.000        ; 0.076      ; 1.021      ;
; 0.793 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]  ; Clk          ; Clk         ; 0.000        ; 0.075      ; 1.025      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                                                     ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Clk   ; Rise       ; Clk                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][7]             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 8.492 ; 8.338 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 7.685 ; 7.541 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 7.607 ; 7.511 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 8.016 ; 7.986 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 8.100 ; 7.948 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 8.235 ; 8.073 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 8.471 ; 8.338 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 8.013 ; 7.926 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 8.492 ; 8.283 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 8.735 ; 8.601 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 7.714 ; 7.566 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 7.623 ; 7.452 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 7.792 ; 7.572 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 7.630 ; 7.428 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 8.498 ; 8.314 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 8.735 ; 8.601 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 8.049 ; 7.961 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 8.260 ; 8.060 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 8.780 ; 8.634 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 8.226 ; 8.097 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 8.244 ; 8.188 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 7.991 ; 7.981 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 8.311 ; 8.194 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 8.487 ; 8.305 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 8.780 ; 8.634 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 8.657 ; 8.541 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 8.645 ; 8.430 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 9.017 ; 8.891 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 8.397 ; 8.222 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 8.538 ; 8.352 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 8.295 ; 8.081 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 8.178 ; 8.015 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 8.920 ; 8.718 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 9.017 ; 8.891 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 8.610 ; 8.334 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 8.882 ; 8.658 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 7.051 ; 6.875 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 7.054 ; 6.875 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 7.051 ; 7.157 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 7.479 ; 7.332 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 7.513 ; 7.582 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 7.627 ; 7.472 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 7.360 ; 7.455 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 7.608 ; 7.457 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 7.659 ; 7.745 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 7.055 ; 6.927 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 7.083 ; 6.927 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 7.055 ; 7.155 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 7.236 ; 7.079 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 7.060 ; 7.116 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 7.916 ; 7.745 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 7.760 ; 7.495 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 7.679 ; 7.490 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 7.588 ; 7.328 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 7.443 ; 7.282 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 7.574 ; 7.418 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 7.775 ; 7.628 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 7.443 ; 7.282 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 7.826 ; 7.634 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 7.848 ; 7.701 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 7.634 ; 7.727 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 8.204 ; 8.040 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 7.810 ; 7.894 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 7.691 ; 7.540 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 7.740 ; 7.560 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 8.069 ; 7.886 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 7.697 ; 7.540 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 7.691 ; 7.542 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 8.339 ; 8.102 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 7.992 ; 7.735 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 8.223 ; 8.000 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 8.157 ; 7.872 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 35.28 MHz ; 35.28 MHz       ; Clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; Clk   ; -27.344 ; -9881.868        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.299 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -509.566                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.276     ;
; -27.344 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.276     ;
; -27.322 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.259     ;
; -27.322 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.259     ;
; -27.280 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 28.218     ;
; -27.280 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 28.218     ;
; -27.269 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.059     ; 28.205     ;
; -27.268 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 28.206     ;
; -27.268 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 28.206     ;
; -27.260 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.067     ; 28.188     ;
; -27.218 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.066     ; 28.147     ;
; -27.206 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.066     ; 28.135     ;
; -27.150 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.079     ; 28.066     ;
; -27.150 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.079     ; 28.066     ;
; -27.149 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 28.107     ;
; -27.149 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 28.107     ;
; -27.128 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.074     ; 28.049     ;
; -27.128 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.074     ; 28.049     ;
; -27.111 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.043     ;
; -27.111 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.043     ;
; -27.111 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.043     ;
; -27.111 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.043     ;
; -27.111 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.063     ; 28.043     ;
; -27.089 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.026     ;
; -27.089 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.026     ;
; -27.089 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.026     ;
; -27.089 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.026     ;
; -27.089 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 28.026     ;
; -27.087 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.046     ; 28.036     ;
; -27.086 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.073     ; 28.008     ;
; -27.086 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.073     ; 28.008     ;
; -27.077 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 28.007     ;
; -27.077 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 28.007     ;
; -27.074 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.073     ; 27.996     ;
; -27.074 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.073     ; 27.996     ;
; -27.071 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 28.001     ;
; -27.071 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 28.001     ;
; -27.071 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.065     ; 28.001     ;
; -27.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 28.001     ;
; -27.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 28.001     ;
; -27.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 28.001     ;
; -27.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 28.001     ;
; -27.066 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 28.001     ;
; -27.064 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.316     ; 27.743     ;
; -27.064 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.316     ; 27.743     ;
; -27.058 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.316     ; 27.737     ;
; -27.058 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.316     ; 27.737     ;
; -27.057 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.068     ; 27.984     ;
; -27.057 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.068     ; 27.984     ;
; -27.057 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.068     ; 27.984     ;
; -27.057 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.068     ; 27.984     ;
; -27.057 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.068     ; 27.984     ;
; -27.055 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 27.990     ;
; -27.055 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 27.990     ;
; -27.049 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 27.984     ;
; -27.049 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 27.984     ;
; -27.049 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.060     ; 27.984     ;
; -27.047 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.985     ;
; -27.047 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.985     ;
; -27.047 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.985     ;
; -27.047 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.985     ;
; -27.047 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.985     ;
; -27.038 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[2]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.316     ; 27.717     ;
; -27.038 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[2]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.316     ; 27.717     ;
; -27.035 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.973     ;
; -27.035 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.973     ;
; -27.035 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.973     ;
; -27.035 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.973     ;
; -27.035 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.057     ; 27.973     ;
; -27.029 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 27.960     ;
; -27.029 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 27.960     ;
; -27.029 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5] ; Clk          ; Clk         ; 1.000        ; -0.064     ; 27.960     ;
; -27.021 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.056     ; 27.960     ;
; -27.021 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.056     ; 27.960     ;
; -27.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.943     ;
; -27.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.943     ;
; -27.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.943     ;
; -27.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.943     ;
; -27.015 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.943     ;
; -27.013 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.949     ;
; -27.013 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.949     ;
; -27.007 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.943     ;
; -27.007 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.943     ;
; -27.007 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.943     ;
; -27.007 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.943     ;
; -27.007 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.943     ;
; -27.007 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.943     ;
; -27.003 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.931     ;
; -27.003 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.931     ;
; -27.003 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.931     ;
; -27.003 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.931     ;
; -27.003 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 27.931     ;
; -27.001 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.937     ;
; -27.001 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.937     ;
; -26.995 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.931     ;
; -26.995 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.931     ;
; -26.995 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.059     ; 27.931     ;
; -26.977 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 27.914     ;
; -26.977 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][2]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.058     ; 27.914     ;
; -26.976 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.299     ; 27.672     ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]          ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]          ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]         ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d   ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]          ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]          ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]          ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]        ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]        ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]          ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]          ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]          ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]         ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]         ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]         ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]         ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]         ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d   ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.337 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.535      ;
; 0.341 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.346 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.544      ;
; 0.356 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.555      ;
; 0.381 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.579      ;
; 0.401 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.599      ;
; 0.401 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.599      ;
; 0.449 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.648      ;
; 0.451 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.650      ;
; 0.452 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.651      ;
; 0.472 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]    ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.670      ;
; 0.507 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.706      ;
; 0.507 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.706      ;
; 0.510 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.708      ;
; 0.510 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.708      ;
; 0.512 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.710      ;
; 0.514 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.716      ;
; 0.521 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.723      ;
; 0.534 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]              ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.733      ;
; 0.539 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]              ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.738      ;
; 0.548 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.746      ;
; 0.552 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.751      ;
; 0.552 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.751      ;
; 0.552 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.751      ;
; 0.554 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.752      ;
; 0.555 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.753      ;
; 0.555 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.754      ;
; 0.562 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.760      ;
; 0.578 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]    ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.775      ;
; 0.623 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.821      ;
; 0.627 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.825      ;
; 0.636 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.835      ;
; 0.637 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 0.836      ;
; 0.638 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_trans                       ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_trans                       ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.836      ;
; 0.638 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[7]                 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[7]                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.836      ;
; 0.679 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.054      ; 0.877      ;
; 0.702 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]         ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.914      ;
; 0.702 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1] ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.913      ;
; 0.704 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[6][1]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[6][1]  ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.916      ;
; 0.708 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][3]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][3]  ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.920      ;
; 0.713 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[4][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[4][4]  ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.924      ;
; 0.713 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7] ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.925      ;
; 0.713 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][4]  ; Clk          ; Clk         ; 0.000        ; 0.067      ; 0.924      ;
; 0.715 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4] ; Clk          ; Clk         ; 0.000        ; 0.069      ; 0.928      ;
; 0.716 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]  ; Clk          ; Clk         ; 0.000        ; 0.068      ; 0.928      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Clk   ; Rise       ; Clk                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; Clk   ; Rise       ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][7]             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 7.938 ; 7.802 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 7.157 ; 7.061 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 7.101 ; 6.996 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 7.495 ; 7.380 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 7.553 ; 7.390 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 7.654 ; 7.559 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 7.938 ; 7.802 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 7.491 ; 7.350 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 7.898 ; 7.755 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 8.182 ; 8.033 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 7.190 ; 7.101 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 7.116 ; 7.010 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 7.249 ; 7.086 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 7.120 ; 6.993 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 7.908 ; 7.788 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 8.182 ; 8.033 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 7.511 ; 7.381 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 7.678 ; 7.552 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 8.224 ; 8.084 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 7.658 ; 7.556 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 7.693 ; 7.589 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 7.468 ; 7.395 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 7.750 ; 7.576 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 7.891 ; 7.784 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 8.224 ; 8.084 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 8.086 ; 7.881 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 8.041 ; 7.887 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 8.439 ; 8.292 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 7.823 ; 7.669 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 7.963 ; 7.789 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 7.718 ; 7.534 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 7.630 ; 7.490 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 8.294 ; 8.146 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 8.439 ; 8.292 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 8.038 ; 7.802 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 8.257 ; 8.094 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 6.618 ; 6.476 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 6.618 ; 6.476 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 6.629 ; 6.669 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 7.000 ; 6.866 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 7.056 ; 7.070 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 7.153 ; 7.013 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 6.937 ; 6.918 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 7.146 ; 7.001 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 7.214 ; 7.179 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 6.633 ; 6.513 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 6.651 ; 6.513 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 6.633 ; 6.691 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 6.772 ; 6.655 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 6.638 ; 6.688 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 7.422 ; 7.264 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 7.222 ; 7.029 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 7.179 ; 7.032 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 7.059 ; 6.881 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 6.967 ; 6.841 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 7.095 ; 6.943 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 7.277 ; 7.123 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 6.967 ; 6.841 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 7.324 ; 7.118 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 7.384 ; 7.237 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 7.194 ; 7.177 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 7.715 ; 7.523 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 7.357 ; 7.316 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 7.200 ; 7.032 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 7.260 ; 7.058 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 7.550 ; 7.322 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 7.205 ; 7.063 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 7.200 ; 7.032 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 7.786 ; 7.585 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 7.433 ; 7.243 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 7.677 ; 7.493 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 7.591 ; 7.377 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; Clk   ; -16.877 ; -6058.893        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.180 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -532.631                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.877 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.825     ;
; -16.857 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.043     ; 17.801     ;
; -16.857 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.043     ; 17.801     ;
; -16.831 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.774     ;
; -16.809 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.752     ;
; -16.801 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.750     ;
; -16.801 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.750     ;
; -16.779 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.728     ;
; -16.779 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.728     ;
; -16.762 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.054     ; 17.695     ;
; -16.762 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.054     ; 17.695     ;
; -16.731 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.674     ;
; -16.716 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.042     ; 17.661     ;
; -16.716 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.042     ; 17.661     ;
; -16.716 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.042     ; 17.661     ;
; -16.716 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.042     ; 17.661     ;
; -16.716 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.042     ; 17.661     ;
; -16.706 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.049     ; 17.644     ;
; -16.706 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.049     ; 17.644     ;
; -16.701 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.650     ;
; -16.701 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.650     ;
; -16.699 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.046     ; 17.640     ;
; -16.699 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.046     ; 17.640     ;
; -16.699 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.046     ; 17.640     ;
; -16.694 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.027     ; 17.654     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.632     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.632     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.632     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.632     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.632     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.049     ; 17.622     ;
; -16.684 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.049     ; 17.622     ;
; -16.677 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.620     ;
; -16.677 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.620     ;
; -16.664 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.021     ; 17.630     ;
; -16.664 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.021     ; 17.630     ;
; -16.660 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.610     ;
; -16.660 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.610     ;
; -16.660 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.610     ;
; -16.660 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.610     ;
; -16.660 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.610     ;
; -16.643 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[3]    ; Clk          ; Clk         ; 1.000        ; -0.043     ; 17.587     ;
; -16.643 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.041     ; 17.589     ;
; -16.643 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.041     ; 17.589     ;
; -16.643 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.041     ; 17.589     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.588     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.588     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.588     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.588     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.588     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.581     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.581     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.581     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.581     ;
; -16.638 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.581     ;
; -16.637 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.042     ; 17.582     ;
; -16.625 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6] ; Clk          ; Clk         ; 1.000        ; -0.043     ; 17.569     ;
; -16.625 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3] ; Clk          ; Clk         ; 1.000        ; -0.043     ; 17.569     ;
; -16.625 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5] ; Clk          ; Clk         ; 1.000        ; -0.043     ; 17.569     ;
; -16.621 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.569     ;
; -16.621 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.569     ;
; -16.621 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4] ; Clk          ; Clk         ; 1.000        ; -0.041     ; 17.567     ;
; -16.621 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6] ; Clk          ; Clk         ; 1.000        ; -0.041     ; 17.567     ;
; -16.621 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7] ; Clk          ; Clk         ; 1.000        ; -0.041     ; 17.567     ;
; -16.616 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.559     ;
; -16.616 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.559     ;
; -16.616 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.559     ;
; -16.616 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.559     ;
; -16.616 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6] ; Clk          ; Clk         ; 1.000        ; -0.044     ; 17.559     ;
; -16.615 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[6]    ; Clk          ; Clk         ; 1.000        ; 0.136      ; 17.738     ;
; -16.607 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 17.558     ;
; -16.607 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.036     ; 17.558     ;
; -16.606 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.049     ; 17.544     ;
; -16.606 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.049     ; 17.544     ;
; -16.599 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.547     ;
; -16.599 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5] ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.547     ;
; -16.587 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[4]    ; Clk          ; Clk         ; 1.000        ; 0.140      ; 17.714     ;
; -16.587 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[3]    ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.536     ;
; -16.585 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.039     ; 17.533     ;
; -16.584 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.193     ; 17.378     ;
; -16.580 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[0] ; Clk          ; Clk         ; 1.000        ; -0.040     ; 17.527     ;
; -16.574 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][3] ; Clk          ; Clk         ; 1.000        ; -0.207     ; 17.354     ;
; -16.574 ; my_rom:rom|altsyncram:altsyncram_component|altsyncram_9h91:auto_generated|q_a[5]            ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][2] ; Clk          ; Clk         ; 1.000        ; -0.207     ; 17.354     ;
; -16.571 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][6] ; Clk          ; Clk         ; 1.000        ; -0.045     ; 17.513     ;
; -16.571 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][0] ; Clk          ; Clk         ; 1.000        ; -0.045     ; 17.513     ;
; -16.571 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][1] ; Clk          ; Clk         ; 1.000        ; -0.045     ; 17.513     ;
; -16.571 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][7] ; Clk          ; Clk         ; 1.000        ; -0.045     ; 17.513     ;
; -16.569 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.518     ;
; -16.569 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.518     ;
; -16.569 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5] ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.518     ;
; -16.569 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[0]    ; Clk          ; Clk         ; 1.000        ; -0.032     ; 17.524     ;
; -16.569 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[2]    ; Clk          ; Clk         ; 1.000        ; -0.032     ; 17.524     ;
; -16.568 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][5]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon[3]    ; Clk          ; Clk         ; 1.000        ; -0.032     ; 17.523     ;
; -16.565 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[3]    ; Clk          ; Clk         ; 1.000        ; -0.038     ; 17.514     ;
; -16.560 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.510     ;
; -16.560 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.510     ;
; -16.560 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.510     ;
; -16.560 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.510     ;
; -16.560 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5] ; Clk          ; Clk         ; 1.000        ; -0.037     ; 17.510     ;
; -16.559 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon[0][0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel[6]    ; Clk          ; Clk         ; 1.000        ; 0.141      ; 17.687     ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d   ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]        ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]          ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2     ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh     ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                         ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d  ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d  ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]         ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.317      ;
; 0.202 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                  ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.229 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.348      ;
; 0.242 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.361      ;
; 0.242 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.361      ;
; 0.264 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                  ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                  ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.390      ;
; 0.273 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]    ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]    ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.392      ;
; 0.303 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.307 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                  ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                  ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                  ; Clk          ; Clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.319 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.438      ;
; 0.322 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]              ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.442      ;
; 0.331 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.450      ;
; 0.332 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_done                   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]    ; Clk          ; Clk         ; 0.000        ; 0.034      ; 0.450      ;
; 0.335 ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]       ; mc8051_core:processor|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.454      ;
; 0.335 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[2]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.454      ;
; 0.336 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.455      ;
; 0.338 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.457      ;
; 0.338 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.457      ;
; 0.340 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.459      ;
; 0.341 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH   ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.460      ;
; 0.360 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.479      ;
; 0.366 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[7]                 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_buf[7]                 ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.485      ;
; 0.368 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                  ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[7]                  ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.487      ;
; 0.369 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_trans                       ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_trans                       ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.488      ;
; 0.369 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]              ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                   ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.488      ;
; 0.374 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.493      ;
; 0.390 ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]               ; mc8051_core:processor|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]               ; Clk          ; Clk         ; 0.000        ; 0.035      ; 0.509      ;
; 0.407 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1] ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.534      ;
; 0.411 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[6][1]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[6][1]  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.538      ;
; 0.413 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][3]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][3]  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.540      ;
; 0.415 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][4]  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.542      ;
; 0.416 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7] ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.543      ;
; 0.418 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[4][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[4][4]  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.545      ;
; 0.418 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4] ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4] ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.545      ;
; 0.421 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]         ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1[0]         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.548      ;
; 0.422 ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]  ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.549      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                           ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Clk   ; Rise       ; Clk                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[10][7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[12][7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[13][7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[14][7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[15][7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[1][7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clk   ; Rise       ; mc8051_core:processor|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[2][0]   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 5.097 ; 4.974 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 4.584 ; 4.551 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 4.543 ; 4.514 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 4.768 ; 4.808 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 4.814 ; 4.795 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 4.908 ; 4.801 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 5.097 ; 4.911 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 4.783 ; 4.785 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 5.058 ; 4.974 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 5.236 ; 5.060 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 4.616 ; 4.541 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 4.558 ; 4.443 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 4.626 ; 4.557 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 4.574 ; 4.454 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 5.061 ; 4.975 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 5.236 ; 5.060 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 4.806 ; 4.814 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 4.942 ; 4.820 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 5.289 ; 5.158 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 4.888 ; 4.868 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 4.926 ; 4.953 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 4.756 ; 4.822 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 4.937 ; 4.937 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 5.062 ; 4.940 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 5.289 ; 5.115 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 5.134 ; 5.158 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 5.158 ; 5.014 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 5.404 ; 5.241 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 4.993 ; 4.930 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 5.054 ; 4.965 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 4.930 ; 4.859 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 4.886 ; 4.807 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 5.268 ; 5.133 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 5.404 ; 5.241 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 5.102 ; 4.984 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 5.270 ; 5.152 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 4.153 ; 4.117 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 4.213 ; 4.117 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 4.153 ; 4.264 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 4.410 ; 4.397 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 4.403 ; 4.524 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 4.491 ; 4.429 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 4.344 ; 4.505 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 4.477 ; 4.418 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 4.503 ; 4.686 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 4.170 ; 4.146 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 4.245 ; 4.146 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 4.170 ; 4.265 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 4.273 ; 4.236 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 4.172 ; 4.254 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 4.641 ; 4.613 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 4.586 ; 4.478 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 4.505 ; 4.443 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 4.506 ; 4.391 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 4.460 ; 4.379 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 4.501 ; 4.437 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 4.625 ; 4.578 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 4.460 ; 4.379 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 4.621 ; 4.569 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 4.627 ; 4.590 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 4.520 ; 4.671 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 4.811 ; 4.791 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 4.610 ; 4.765 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 4.577 ; 4.516 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 4.605 ; 4.538 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 4.773 ; 4.725 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 4.616 ; 4.546 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 4.577 ; 4.516 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 4.938 ; 4.827 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 4.747 ; 4.623 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 4.877 ; 4.762 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 4.830 ; 4.727 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -30.281    ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  Clk             ; -30.281    ; 0.180 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -10978.763 ; 0.0   ; 0.0      ; 0.0     ; -532.631            ;
;  Clk             ; -10978.763 ; 0.000 ; N/A      ; N/A     ; -532.631            ;
+------------------+------------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 8.492 ; 8.338 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 7.685 ; 7.541 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 7.607 ; 7.511 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 8.016 ; 7.986 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 8.100 ; 7.948 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 8.235 ; 8.073 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 8.471 ; 8.338 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 8.013 ; 7.926 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 8.492 ; 8.283 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 8.735 ; 8.601 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 7.714 ; 7.566 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 7.623 ; 7.452 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 7.792 ; 7.572 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 7.630 ; 7.428 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 8.498 ; 8.314 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 8.735 ; 8.601 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 8.049 ; 7.961 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 8.260 ; 8.060 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 8.780 ; 8.634 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 8.226 ; 8.097 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 8.244 ; 8.188 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 7.991 ; 7.981 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 8.311 ; 8.194 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 8.487 ; 8.305 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 8.780 ; 8.634 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 8.657 ; 8.541 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 8.645 ; 8.430 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 9.017 ; 8.891 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 8.397 ; 8.222 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 8.538 ; 8.352 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 8.295 ; 8.081 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 8.178 ; 8.015 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 8.920 ; 8.718 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 9.017 ; 8.891 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 8.610 ; 8.334 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 8.882 ; 8.658 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; seg0_out[*]  ; Clk        ; 4.153 ; 4.117 ; Rise       ; Clk             ;
;  seg0_out[0] ; Clk        ; 4.213 ; 4.117 ; Rise       ; Clk             ;
;  seg0_out[1] ; Clk        ; 4.153 ; 4.264 ; Rise       ; Clk             ;
;  seg0_out[2] ; Clk        ; 4.410 ; 4.397 ; Rise       ; Clk             ;
;  seg0_out[3] ; Clk        ; 4.403 ; 4.524 ; Rise       ; Clk             ;
;  seg0_out[4] ; Clk        ; 4.491 ; 4.429 ; Rise       ; Clk             ;
;  seg0_out[5] ; Clk        ; 4.344 ; 4.505 ; Rise       ; Clk             ;
;  seg0_out[6] ; Clk        ; 4.477 ; 4.418 ; Rise       ; Clk             ;
;  seg0_out[7] ; Clk        ; 4.503 ; 4.686 ; Rise       ; Clk             ;
; seg1_out[*]  ; Clk        ; 4.170 ; 4.146 ; Rise       ; Clk             ;
;  seg1_out[0] ; Clk        ; 4.245 ; 4.146 ; Rise       ; Clk             ;
;  seg1_out[1] ; Clk        ; 4.170 ; 4.265 ; Rise       ; Clk             ;
;  seg1_out[2] ; Clk        ; 4.273 ; 4.236 ; Rise       ; Clk             ;
;  seg1_out[3] ; Clk        ; 4.172 ; 4.254 ; Rise       ; Clk             ;
;  seg1_out[4] ; Clk        ; 4.641 ; 4.613 ; Rise       ; Clk             ;
;  seg1_out[5] ; Clk        ; 4.586 ; 4.478 ; Rise       ; Clk             ;
;  seg1_out[6] ; Clk        ; 4.505 ; 4.443 ; Rise       ; Clk             ;
;  seg1_out[7] ; Clk        ; 4.506 ; 4.391 ; Rise       ; Clk             ;
; seg2_out[*]  ; Clk        ; 4.460 ; 4.379 ; Rise       ; Clk             ;
;  seg2_out[0] ; Clk        ; 4.501 ; 4.437 ; Rise       ; Clk             ;
;  seg2_out[1] ; Clk        ; 4.625 ; 4.578 ; Rise       ; Clk             ;
;  seg2_out[2] ; Clk        ; 4.460 ; 4.379 ; Rise       ; Clk             ;
;  seg2_out[3] ; Clk        ; 4.621 ; 4.569 ; Rise       ; Clk             ;
;  seg2_out[4] ; Clk        ; 4.627 ; 4.590 ; Rise       ; Clk             ;
;  seg2_out[5] ; Clk        ; 4.520 ; 4.671 ; Rise       ; Clk             ;
;  seg2_out[6] ; Clk        ; 4.811 ; 4.791 ; Rise       ; Clk             ;
;  seg2_out[7] ; Clk        ; 4.610 ; 4.765 ; Rise       ; Clk             ;
; seg3_out[*]  ; Clk        ; 4.577 ; 4.516 ; Rise       ; Clk             ;
;  seg3_out[0] ; Clk        ; 4.605 ; 4.538 ; Rise       ; Clk             ;
;  seg3_out[1] ; Clk        ; 4.773 ; 4.725 ; Rise       ; Clk             ;
;  seg3_out[2] ; Clk        ; 4.616 ; 4.546 ; Rise       ; Clk             ;
;  seg3_out[3] ; Clk        ; 4.577 ; 4.516 ; Rise       ; Clk             ;
;  seg3_out[4] ; Clk        ; 4.938 ; 4.827 ; Rise       ; Clk             ;
;  seg3_out[5] ; Clk        ; 4.747 ; 4.623 ; Rise       ; Clk             ;
;  seg3_out[6] ; Clk        ; 4.877 ; 4.762 ; Rise       ; Clk             ;
;  seg3_out[7] ; Clk        ; 4.830 ; 4.727 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg0_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg0_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg0_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg0_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg1_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg2_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; seg3_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; Clk        ; Clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; Clk        ; Clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 487   ; 487  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 05 21:01:54 2019
Info: Command: quartus_sta dynamic -c dynamic
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dynamic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -30.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -30.281    -10978.763 Clk 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.344         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -509.566 Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -27.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.344     -9881.868 Clk 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.299         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -509.566 Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.877
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.877     -6058.893 Clk 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -532.631 Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 476 megabytes
    Info: Processing ended: Sat Oct 05 21:02:01 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


