TimeQuest Timing Analyzer report for M2FS-Data-Formatter
Wed Oct 17 11:29:23 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Vsync'
 12. Slow 1200mV 85C Model Setup: 'CAM_FLD'
 13. Slow 1200mV 85C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'CAM_FLD'
 17. Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'Vsync'
 19. Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'Vsync'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_FLD'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'Vsync'
 45. Slow 1200mV 0C Model Setup: 'CAM_FLD'
 46. Slow 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 49. Slow 1200mV 0C Model Hold: 'CAM_FLD'
 50. Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'Vsync'
 52. Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 53. Slow 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'Vsync'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Report
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'Vsync'
 77. Fast 1200mV 0C Model Setup: 'CAM_FLD'
 78. Fast 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 80. Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 81. Fast 1200mV 0C Model Hold: 'CAM_FLD'
 82. Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'Vsync'
 84. Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 85. Fast 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'Vsync'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Propagation Delay
 97. Minimum Propagation Delay
 98. Output Enable Times
 99. Minimum Output Enable Times
100. Output Disable Times
101. Minimum Output Disable Times
102. Fast 1200mV 0C Model Metastability Report
103. Multicorner Timing Analysis Summary
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Progagation Delay
109. Minimum Progagation Delay
110. Board Trace Model Assignments
111. Input Transition Times
112. Slow Corner Signal Integrity Metrics
113. Fast Corner Signal Integrity Metrics
114. Setup Transfers
115. Hold Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; M2FS-Data-Formatter                              ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C40F324C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period  ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; CAM_CLKA                                                     ; Base      ; 12.500  ; 80.0 MHz   ; 0.000  ; 6.250  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CAM_CLKA }                                                     ;
; CAM_FLD                                                      ; Base      ; 1.000   ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CAM_FLD }                                                      ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; 25.000  ; 40.0 MHz   ; -6.250 ; 6.250  ; 50.00      ; 2         ; 1           ; -90.0 ;        ;           ;            ; false    ; CAM_CLKA ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] } ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; -6.250 ; 43.750 ; 50.00      ; 8         ; 1           ; -22.5 ;        ;           ;            ; false    ; CAM_CLKA ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] } ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 25.000  ; 40.0 MHz   ; 0.000  ; 12.500 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CAM_CLKA ; inst99|altpll_component|auto_generated|pll1|inclk[0]           ; { inst99|altpll_component|auto_generated|pll1|clk[0] }           ;
; Vsync                                                        ; Base      ; 1.000   ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { Vsync }                                                        ;
+--------------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 288.85 MHz ; 250.0 MHz       ; Vsync                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 454.96 MHz ; 402.09 MHz      ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -2.462 ; -7.382        ;
; CAM_FLD                                                      ; -1.090 ; -1.090        ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 9.431  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.585 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.763 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_FLD                                                      ; -0.011 ; -0.011        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.499  ; 0.000         ;
; Vsync                                                        ; 0.655  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 3.038  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 13.884 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -3.000 ; -7.545        ;
; CAM_FLD                                                      ; -3.000 ; -3.000        ;
; CAM_CLKA                                                     ; 6.195  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 12.187 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.189 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 49.691 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Vsync'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.462 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.053     ; 3.430      ;
; -2.462 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.053     ; 3.430      ;
; -2.458 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.049     ; 3.430      ;
; -2.373 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.053     ; 3.341      ;
; -2.373 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.053     ; 3.341      ;
; -2.369 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.049     ; 3.341      ;
; -2.329 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.053     ; 3.297      ;
; -2.329 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.053     ; 3.297      ;
; -2.325 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.049     ; 3.297      ;
; -0.952 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.687      ; 4.130      ;
; -0.952 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.687      ; 4.130      ;
; -0.952 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.687      ; 4.130      ;
; -0.518 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.687      ; 4.196      ;
; -0.518 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.687      ; 4.196      ;
; -0.518 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.687      ; 4.196      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAM_FLD'                                                                     ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -1.090 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.250        ; 2.862      ; 3.248      ;
; -0.629 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.500        ; 2.862      ; 3.037      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 9.431 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; 4.402      ; 1.092      ;
; 9.642 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; 4.402      ; 0.881      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.585 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.033     ; 0.883      ;
; 11.586 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.032     ; 0.883      ;
; 22.802 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.169      ; 2.368      ;
; 23.399 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.161      ; 1.763      ;
; 23.825 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 1.094      ;
; 24.035 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.884      ;
; 24.035 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.884      ;
; 24.035 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.884      ;
; 24.037 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.037 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.882      ;
; 24.038 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.881      ;
; 24.038 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.881      ;
; 24.039 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.082     ; 0.880      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 20.763 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.197     ; 4.041      ;
; 21.024 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.202     ; 3.775      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAM_FLD'                                                                      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.011 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.000        ; 2.935      ; 2.954      ;
; 0.442  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; -0.250       ; 2.935      ; 3.157      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.499  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.700  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.986  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.291      ; 1.489      ;
; 1.556  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.299      ; 2.067      ;
; 12.932 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.131      ; 0.795      ;
; 12.932 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.130      ; 0.794      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Vsync'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.655 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.785      ; 3.682      ;
; 0.655 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.785      ; 3.682      ;
; 0.655 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.785      ; 3.682      ;
; 0.802 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.049      ; 1.063      ;
; 0.804 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.049      ; 1.065      ;
; 0.810 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.049      ; 1.071      ;
; 1.056 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.785      ; 3.583      ;
; 1.056 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.785      ; 3.583      ;
; 1.056 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.785      ; 3.583      ;
; 1.150 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.053      ; 1.415      ;
; 1.152 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.053      ; 1.417      ;
; 1.159 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.053      ; 1.424      ;
; 2.195 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.053      ; 2.460      ;
; 2.195 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.053      ; 2.460      ;
; 2.282 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.053      ; 2.547      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 3.038 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.194      ; 3.464      ;
; 3.160 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.199      ; 3.591      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 13.884 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -18.750      ; 5.297      ; 0.793      ;
; 14.083 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -18.750      ; 5.297      ; 0.992      ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Vsync'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Vsync ; Rise       ; Vsync                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; -0.028 ; 0.192        ; 0.220          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -0.028 ; 0.192        ; 0.220          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -0.028 ; 0.192        ; 0.220          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.241  ; 0.241        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.241  ; 0.241        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.241  ; 0.241        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.666  ; 0.666        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.756  ; 0.756        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.756  ; 0.756        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.756  ; 0.756        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_FLD'                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CAM_FLD ; Rise       ; CAM_FLD         ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst115|2|datad ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst115|2|datad ;
; 0.666  ; 0.666        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|o         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 6.195 ; 6.195        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.195 ; 6.195        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.195 ; 6.195        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.212 ; 6.212        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 6.221 ; 6.221        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.221 ; 6.221        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.234 ; 6.234        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.242 ; 6.242        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.250 ; 6.250        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 6.250 ; 6.250        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 6.257 ; 6.257        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.266 ; 6.266        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.277 ; 6.277        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.277 ; 6.277        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.288 ; 6.288        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 6.303 ; 6.303        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.303 ; 6.303        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.303 ; 6.303        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 8.500 ; 12.500       ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 12.187 ; 12.407       ; 0.220          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 12.402 ; 12.590       ; 0.188          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 12.402 ; 12.590       ; 0.188          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 12.456 ; 12.456       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 12.456 ; 12.456       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.542 ; 12.542       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 12.542 ; 12.542       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.225 ; 12.383       ; 0.158          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.250 ; 12.438       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.341 ; 12.561       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.342 ; 12.562       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 12.400 ; 12.588       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 12.401 ; 12.589       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.401 ; 12.589       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.401 ; 12.589       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 12.401 ; 12.589       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 12.401 ; 12.589       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 12.401 ; 12.589       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 12.458 ; 12.458       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 12.459 ; 12.459       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 12.460 ; 12.613       ; 0.153          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.460 ; 12.613       ; 0.153          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 12.533 ; 12.533       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 12.533 ; 12.533       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 12.540 ; 12.540       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 12.541 ; 12.541       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 49.691 ; 49.911       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 49.899 ; 50.087       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 49.960 ; 49.960       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 49.967 ; 49.967       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 50.032 ; 50.032       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 50.039 ; 50.039       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 1.099 ; 1.310 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 1.488 ; 1.422 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.659 ; 6.581 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.637 ; 6.559 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; -0.019 ; -0.222 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; -0.685 ; -0.586 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.971 ; -5.895 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.949 ; -5.873 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 5.967  ; 6.048  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 5.967  ; 6.048  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.265  ; 5.248  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 11.980 ; 11.916 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 10.083 ; 9.904  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.400 ; 10.161 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 11.980 ; 11.916 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 10.411 ; 10.210 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 11.956 ; 11.853 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.425 ; 10.224 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.454 ; 10.249 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.073 ; 9.894  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.265  ; 5.248  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 9.175  ; 9.105  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.278  ; 7.093  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.595  ; 7.350  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.175  ; 9.105  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.606  ; 7.399  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.151  ; 9.042  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.620  ; 7.413  ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.649  ; 7.438  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 7.268  ; 7.083  ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 11.689 ; 11.592 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.988  ; 7.874  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.988  ; 7.874  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 12.929 ; 12.943 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 11.032 ; 10.931 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 11.349 ; 11.188 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 12.929 ; 12.943 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 11.360 ; 11.237 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 12.905 ; 12.880 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 11.374 ; 11.251 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 11.403 ; 11.276 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 11.022 ; 10.921 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 5.890  ; 5.968  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 5.890  ; 5.968  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.220  ; 5.195  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 7.061  ; 6.884  ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.071  ; 6.894  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.376  ; 7.141  ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 8.955  ; 8.892  ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.386  ; 7.187  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 8.932  ; 8.833  ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.399  ; 7.201  ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.428  ; 7.225  ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 7.061  ; 6.884  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.220  ; 5.195  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 7.061  ; 6.884  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.071  ; 6.894  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.376  ; 7.141  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 8.955  ; 8.892  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.386  ; 7.187  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 8.932  ; 8.833  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.399  ; 7.201  ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.428  ; 7.225  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 7.061  ; 6.884  ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 9.739  ; 9.716  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.826  ; 7.707  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.826  ; 7.707  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 10.540 ; 10.389 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 10.550 ; 10.399 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 10.855 ; 10.646 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 12.434 ; 12.397 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 10.865 ; 10.692 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 12.411 ; 12.338 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 10.878 ; 10.706 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 10.907 ; 10.730 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 10.540 ; 10.389 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.491 ;    ;    ; 8.562 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.449 ;    ;    ; 8.529 ;
; EOS_A           ; EOSA           ; 5.556 ;    ;    ; 5.638 ;
; EOS_B           ; EOSB           ; 5.915 ;    ;    ; 5.994 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 8.415 ;    ;    ; 8.431 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.975 ;    ;    ; 7.890 ;
; Hsync           ; Hs2            ; 8.291 ;    ;    ; 8.139 ;
; IO1             ; V17            ; 6.428 ;    ;    ; 6.487 ;
; IO2             ; T18            ; 4.950 ;    ;    ; 4.830 ;
; IO3             ; PDWN           ; 6.863 ;    ;    ; 6.873 ;
; IO4             ; DTP            ; 8.736 ;    ;    ; 8.889 ;
; IO5             ; IO_5           ; 7.629 ;    ;    ; 7.577 ;
; IO6             ; IO_6           ; 9.126 ;    ;    ; 9.217 ;
; IO7             ; IO_7           ; 9.095 ;    ;    ; 9.177 ;
; IO8             ; IO_8           ; 7.517 ;    ;    ; 7.463 ;
; IO9             ; IO_9           ; 7.588 ;    ;    ; 7.543 ;
; IO10            ; IO_10          ; 7.569 ;    ;    ; 7.496 ;
; IO11            ; IO_11          ; 8.379 ;    ;    ; 8.457 ;
; IO12            ; IO_12          ; 7.496 ;    ;    ; 7.446 ;
; IO13            ; IO_13          ; 7.559 ;    ;    ; 7.505 ;
; IO14            ; IO_14          ; 9.538 ;    ;    ; 9.654 ;
; IO15            ; IO_15          ; 7.585 ;    ;    ; 7.534 ;
; IO16            ; IO_16          ; 9.052 ;    ;    ; 9.139 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.272 ;    ;    ; 8.333 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.231 ;    ;    ; 8.300 ;
; EOS_A           ; EOSA           ; 5.495 ;    ;    ; 5.573 ;
; EOS_B           ; EOSB           ; 5.840 ;    ;    ; 5.916 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 8.236 ;    ;    ; 8.241 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.814 ;    ;    ; 7.722 ;
; Hsync           ; Hs2            ; 8.116 ;    ;    ; 7.961 ;
; IO1             ; V17            ; 6.333 ;    ;    ; 6.389 ;
; IO2             ; T18            ; 4.897 ;    ;    ; 4.773 ;
; IO3             ; PDWN           ; 6.792 ;    ;    ; 6.798 ;
; IO4             ; DTP            ; 8.581 ;    ;    ; 8.723 ;
; IO5             ; IO_5           ; 7.481 ;    ;    ; 7.421 ;
; IO6             ; IO_6           ; 8.979 ;    ;    ; 9.062 ;
; IO7             ; IO_7           ; 8.951 ;    ;    ; 9.026 ;
; IO8             ; IO_8           ; 7.373 ;    ;    ; 7.312 ;
; IO9             ; IO_9           ; 7.441 ;    ;    ; 7.388 ;
; IO10            ; IO_10          ; 7.423 ;    ;    ; 7.344 ;
; IO11            ; IO_11          ; 8.183 ;    ;    ; 8.248 ;
; IO12            ; IO_12          ; 7.352 ;    ;    ; 7.294 ;
; IO13            ; IO_13          ; 7.414 ;    ;    ; 7.352 ;
; IO14            ; IO_14          ; 9.350 ;    ;    ; 9.456 ;
; IO15            ; IO_15          ; 7.438 ;    ;    ; 7.380 ;
; IO16            ; IO_16          ; 8.908 ;    ;    ; 8.987 ;
+-----------------+----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 5.808 ; 5.808 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.845 ; 5.845 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 6.107 ; 6.107 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.812 ; 5.812 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.808 ; 5.808 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.107 ; 6.107 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.812 ; 5.812 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.818 ; 5.818 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.835 ; 5.835 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 5.808 ; 5.808 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.845 ; 5.845 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 6.107 ; 6.107 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.812 ; 5.812 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.808 ; 5.808 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.107 ; 6.107 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.812 ; 5.812 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.818 ; 5.818 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.835 ; 5.835 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 4.960 ; 5.045 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.996 ; 5.081 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.247 ; 5.332 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.963 ; 5.048 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.960 ; 5.045 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.247 ; 5.332 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.963 ; 5.048 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.970 ; 5.055 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.986 ; 5.071 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 4.960 ; 5.045 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.996 ; 5.081 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.247 ; 5.332 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.963 ; 5.048 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.960 ; 5.045 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.247 ; 5.332 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.963 ; 5.048 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.970 ; 5.055 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.986 ; 5.071 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 5.590     ; 5.705     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.633     ; 5.748     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.949     ; 6.064     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.590     ; 5.705     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.597     ; 5.712     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.949     ; 6.064     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.590     ; 5.705     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.607     ; 5.722     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.623     ; 5.738     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 5.590     ; 5.705     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.633     ; 5.748     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.949     ; 6.064     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.590     ; 5.705     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.597     ; 5.712     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.949     ; 6.064     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.590     ; 5.705     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.607     ; 5.722     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.623     ; 5.738     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 4.854     ; 4.854     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.896     ; 4.896     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.199     ; 5.199     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.854     ; 4.854     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.860     ; 4.860     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.199     ; 5.199     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.854     ; 4.854     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.870     ; 4.870     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.886     ; 4.886     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 4.854     ; 4.854     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.896     ; 4.896     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.199     ; 5.199     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.854     ; 4.854     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.860     ; 4.860     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.199     ; 5.199     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.854     ; 4.854     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.870     ; 4.870     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.886     ; 4.886     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 314.96 MHz ; 250.0 MHz       ; Vsync                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 478.47 MHz ; 402.09 MHz      ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -2.175 ; -6.522        ;
; CAM_FLD                                                      ; -1.131 ; -1.131        ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 8.962  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.686 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.976 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_FLD                                                      ; -0.009 ; -0.009        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.467  ; 0.000         ;
; Vsync                                                        ; 0.518  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 2.799  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 14.515 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -3.000 ; -7.707        ;
; CAM_FLD                                                      ; -3.000 ; -3.000        ;
; CAM_CLKA                                                     ; 6.162  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 12.194 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.197 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 49.696 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Vsync'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.175 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.047     ; 3.150      ;
; -2.175 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.047     ; 3.150      ;
; -2.172 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.044     ; 3.150      ;
; -2.061 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.047     ; 3.036      ;
; -2.061 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.047     ; 3.036      ;
; -2.058 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.044     ; 3.036      ;
; -2.047 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.047     ; 3.022      ;
; -2.047 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.047     ; 3.022      ;
; -2.044 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.044     ; 3.022      ;
; -0.894 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.589      ; 3.975      ;
; -0.894 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.589      ; 3.975      ;
; -0.894 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.589      ; 3.975      ;
; -0.322 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.589      ; 3.903      ;
; -0.322 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.589      ; 3.903      ;
; -0.322 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.589      ; 3.903      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAM_FLD'                                                                      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -1.131 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.250        ; 2.665      ; 3.164      ;
; -0.544 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.500        ; 2.665      ; 2.827      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 8.962 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; 3.843      ; 1.003      ;
; 9.170 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; 3.843      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.686 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.019     ; 0.797      ;
; 11.688 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.018     ; 0.796      ;
; 22.910 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.143      ; 2.235      ;
; 23.471 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.135      ; 1.666      ;
; 23.924 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 1.005      ;
; 24.131 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.798      ;
; 24.132 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.797      ;
; 24.132 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.797      ;
; 24.132 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.796      ;
; 24.133 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.133 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.795      ;
; 24.134 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.074     ; 0.794      ;
; 24.135 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.073     ; 0.794      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 20.976 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.172     ; 3.854      ;
; 21.226 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.178     ; 3.598      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAM_FLD'                                                                       ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.000        ; 2.731      ; 2.752      ;
; 0.567  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; -0.250       ; 2.731      ; 3.078      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.467  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.468  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.471  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.647  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.872  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.249      ; 1.316      ;
; 1.412  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.257      ; 1.864      ;
; 12.898 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.125      ; 0.738      ;
; 12.898 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.126      ; 0.739      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Vsync'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.518 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.679      ; 3.422      ;
; 0.518 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.679      ; 3.422      ;
; 0.518 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.679      ; 3.422      ;
; 0.744 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.044      ; 0.983      ;
; 0.746 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.044      ; 0.985      ;
; 0.755 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.044      ; 0.994      ;
; 1.050 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.047      ; 1.292      ;
; 1.065 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.047      ; 1.307      ;
; 1.065 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.047      ; 1.307      ;
; 1.069 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.679      ; 3.473      ;
; 1.069 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.679      ; 3.473      ;
; 1.069 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.679      ; 3.473      ;
; 2.008 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.047      ; 2.250      ;
; 2.008 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.047      ; 2.250      ;
; 2.126 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.047      ; 2.368      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.799 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.172      ; 3.186      ;
; 2.914 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.177      ; 3.306      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 14.515 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -18.750      ; 4.626      ; 0.736      ;
; 14.692 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -18.750      ; 4.626      ; 0.913      ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Vsync'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Vsync ; Rise       ; Vsync                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; -0.082 ; 0.134        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -0.082 ; 0.134        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -0.082 ; 0.134        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.666  ; 0.666        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.672  ; 0.856        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.672  ; 0.856        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.672  ; 0.856        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.805  ; 0.805        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.805  ; 0.805        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.805  ; 0.805        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CAM_FLD ; Rise       ; CAM_FLD         ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst115|2|datad ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst115|2|datad ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.666  ; 0.666        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|o         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 6.162 ; 6.162        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.162 ; 6.162        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.162 ; 6.162        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 6.206 ; 6.206        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.206 ; 6.206        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.212 ; 6.212        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 6.224 ; 6.224        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.234 ; 6.234        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.250 ; 6.250        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 6.250 ; 6.250        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 6.265 ; 6.265        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.275 ; 6.275        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.288 ; 6.288        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 6.293 ; 6.293        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.293 ; 6.293        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.334 ; 6.334        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.334 ; 6.334        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.334 ; 6.334        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 8.500 ; 12.500       ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 12.194 ; 12.410       ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 12.194 ; 12.410       ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 12.401 ; 12.585       ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 12.401 ; 12.585       ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 12.464 ; 12.464       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 12.464 ; 12.464       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.534 ; 12.534       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 12.534 ; 12.534       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 12.197 ; 12.413       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.243 ; 12.427       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.249 ; 12.404       ; 0.155          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.250 ; 12.405       ; 0.155          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.353 ; 12.569       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.353 ; 12.569       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 12.399 ; 12.583       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 12.442 ; 12.592       ; 0.150          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.442 ; 12.592       ; 0.150          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 12.476 ; 12.476       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 12.477 ; 12.477       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 12.523 ; 12.523       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 12.523 ; 12.523       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 22.513 ; 25.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 49.696 ; 49.912       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 49.900 ; 50.084       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 49.966 ; 49.966       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 49.969 ; 49.969       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 49.969 ; 49.969       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 50.030 ; 50.030       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 50.030 ; 50.030       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 50.033 ; 50.033       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 97.513 ; 100.000      ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 1.014 ; 1.351 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 1.292 ; 1.364 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.503 ; 6.427 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.481 ; 6.405 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; -0.021 ; -0.347 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; -0.548 ; -0.599 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.892 ; -5.819 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.869 ; -5.796 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 5.747  ; 5.984  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 5.747  ; 5.984  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.140  ; 5.216  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 11.642 ; 11.509 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.759  ; 9.529  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.066 ; 9.761  ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 11.642 ; 11.509 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 10.079 ; 9.804  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 11.622 ; 11.452 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.087 ; 9.817  ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.117 ; 9.841  ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 9.749  ; 9.519  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.140  ; 5.216  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 8.893  ; 8.892  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.010  ; 6.912  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.317  ; 7.144  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 8.893  ; 8.892  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.330  ; 7.187  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 8.873  ; 8.835  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.338  ; 7.200  ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.368  ; 7.224  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 7.000  ; 6.902  ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 11.323 ; 11.041 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.570  ; 7.330  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.570  ; 7.330  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 12.187 ; 12.106 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 10.304 ; 10.126 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 10.611 ; 10.358 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 12.187 ; 12.106 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 10.624 ; 10.401 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 12.167 ; 12.049 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 10.632 ; 10.414 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 10.662 ; 10.438 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 10.294 ; 10.116 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 5.679  ; 5.906  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 5.679  ; 5.906  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.100  ; 5.165  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 6.807  ; 6.713  ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 6.817  ; 6.723  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.112  ; 6.945  ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 8.687  ; 8.691  ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.124  ; 6.987  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 8.668  ; 8.637  ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.131  ; 6.999  ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.160  ; 7.022  ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 6.807  ; 6.713  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.100  ; 5.165  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 6.807  ; 6.713  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 6.817  ; 6.723  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.112  ; 6.945  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 8.687  ; 8.691  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.124  ; 6.987  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 8.668  ; 8.637  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.131  ; 6.999  ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.160  ; 7.022  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 6.807  ; 6.713  ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 9.504  ; 9.411  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.427  ; 7.189  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.427  ; 7.189  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 9.850  ; 9.643  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 9.860  ; 9.653  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 10.155 ; 9.875  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 11.730 ; 11.621 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 10.167 ; 9.917  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 11.711 ; 11.567 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 10.174 ; 9.929  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 10.203 ; 9.952  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 9.850  ; 9.643  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 7.954 ;    ;    ; 7.852 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.925 ;    ;    ; 7.815 ;
; EOS_A           ; EOSA           ; 5.382 ;    ;    ; 5.586 ;
; EOS_B           ; EOSB           ; 5.706 ;    ;    ; 5.936 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.948 ;    ;    ; 7.838 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.570 ;    ;    ; 7.344 ;
; Hsync           ; Hs2            ; 7.863 ;    ;    ; 7.568 ;
; IO1             ; V17            ; 6.165 ;    ;    ; 6.410 ;
; IO2             ; T18            ; 4.799 ;    ;    ; 4.793 ;
; IO3             ; PDWN           ; 6.690 ;    ;    ; 6.805 ;
; IO4             ; DTP            ; 8.324 ;    ;    ; 8.353 ;
; IO5             ; IO_5           ; 7.232 ;    ;    ; 7.062 ;
; IO6             ; IO_6           ; 8.729 ;    ;    ; 8.704 ;
; IO7             ; IO_7           ; 8.704 ;    ;    ; 8.673 ;
; IO8             ; IO_8           ; 7.127 ;    ;    ; 6.959 ;
; IO9             ; IO_9           ; 7.191 ;    ;    ; 7.031 ;
; IO10            ; IO_10          ; 7.172 ;    ;    ; 6.991 ;
; IO11            ; IO_11          ; 7.915 ;    ;    ; 7.830 ;
; IO12            ; IO_12          ; 7.105 ;    ;    ; 6.941 ;
; IO13            ; IO_13          ; 7.168 ;    ;    ; 6.998 ;
; IO14            ; IO_14          ; 9.095 ;    ;    ; 9.051 ;
; IO15            ; IO_15          ; 7.188 ;    ;    ; 7.022 ;
; IO16            ; IO_16          ; 8.661 ;    ;    ; 8.634 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 7.756 ;    ;    ; 7.653 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.729 ;    ;    ; 7.617 ;
; EOS_A           ; EOSA           ; 5.328 ;    ;    ; 5.523 ;
; EOS_B           ; EOSB           ; 5.639 ;    ;    ; 5.860 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 7.791 ;    ;    ; 7.676 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.427 ;    ;    ; 7.202 ;
; Hsync           ; Hs2            ; 7.707 ;    ;    ; 7.416 ;
; IO1             ; V17            ; 6.080 ;    ;    ; 6.315 ;
; IO2             ; T18            ; 4.752 ;    ;    ; 4.738 ;
; IO3             ; PDWN           ; 6.626 ;    ;    ; 6.733 ;
; IO4             ; DTP            ; 8.188 ;    ;    ; 8.212 ;
; IO5             ; IO_5           ; 7.102 ;    ;    ; 6.931 ;
; IO6             ; IO_6           ; 8.600 ;    ;    ; 8.574 ;
; IO7             ; IO_7           ; 8.579 ;    ;    ; 8.546 ;
; IO8             ; IO_8           ; 7.002 ;    ;    ; 6.832 ;
; IO9             ; IO_9           ; 7.063 ;    ;    ; 6.900 ;
; IO10            ; IO_10          ; 7.045 ;    ;    ; 6.863 ;
; IO11            ; IO_11          ; 7.741 ;    ;    ; 7.650 ;
; IO12            ; IO_12          ; 6.979 ;    ;    ; 6.814 ;
; IO13            ; IO_13          ; 7.041 ;    ;    ; 6.870 ;
; IO14            ; IO_14          ; 8.928 ;    ;    ; 8.882 ;
; IO15            ; IO_15          ; 7.059 ;    ;    ; 6.891 ;
; IO16            ; IO_16          ; 8.536 ;    ;    ; 8.507 ;
+-----------------+----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 5.189 ; 5.189 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.229 ; 5.229 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.457 ; 5.457 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.189 ; 5.189 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.196 ; 5.196 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.457 ; 5.457 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.189 ; 5.189 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.206 ; 5.206 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.219 ; 5.219 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 5.189 ; 5.189 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.229 ; 5.229 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.457 ; 5.457 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.189 ; 5.189 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.196 ; 5.196 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.457 ; 5.457 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.189 ; 5.189 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.206 ; 5.206 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.219 ; 5.219 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 4.445 ; 4.543 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.483 ; 4.581 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.702 ; 4.800 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.445 ; 4.543 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.451 ; 4.549 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.702 ; 4.800 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.445 ; 4.543 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.461 ; 4.559 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.473 ; 4.571 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 4.445 ; 4.543 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.483 ; 4.581 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.702 ; 4.800 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.445 ; 4.543 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.451 ; 4.549 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.702 ; 4.800 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.445 ; 4.543 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.461 ; 4.559 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.473 ; 4.571 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 5.048     ; 5.171     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.090     ; 5.213     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.407     ; 5.530     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.048     ; 5.171     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.056     ; 5.179     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.407     ; 5.530     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.048     ; 5.171     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.066     ; 5.189     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.080     ; 5.203     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 5.048     ; 5.171     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.090     ; 5.213     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.407     ; 5.530     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.048     ; 5.171     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.056     ; 5.179     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.407     ; 5.530     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.048     ; 5.171     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.066     ; 5.189     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.080     ; 5.203     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 4.421     ; 4.421     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.462     ; 4.462     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.766     ; 4.766     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.421     ; 4.421     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.428     ; 4.428     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.766     ; 4.766     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.421     ; 4.421     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.438     ; 4.438     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.452     ; 4.452     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 4.421     ; 4.421     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.462     ; 4.462     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.766     ; 4.766     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.421     ; 4.421     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.428     ; 4.428     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.766     ; 4.766     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.421     ; 4.421     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.438     ; 4.438     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.452     ; 4.452     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -0.438 ; -1.313        ;
; CAM_FLD                                                      ; -0.401 ; -0.401        ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 7.862  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.056 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 23.001 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_FLD                                                      ; -0.188 ; -0.188        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.192  ; 0.000         ;
; Vsync                                                        ; 0.323  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 1.321  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 16.206 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -3.000 ; -6.000        ;
; CAM_FLD                                                      ; -3.000 ; -3.000        ;
; CAM_CLKA                                                     ; 5.839  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.273 ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 12.280 ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 49.782 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Vsync'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.438 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.023     ; 1.422      ;
; -0.438 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.023     ; 1.422      ;
; -0.437 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.022     ; 1.422      ;
; -0.409 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.023     ; 1.393      ;
; -0.409 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.023     ; 1.393      ;
; -0.408 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.022     ; 1.393      ;
; -0.345 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.023     ; 1.329      ;
; -0.345 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.023     ; 1.329      ;
; -0.344 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.022     ; 1.329      ;
; -0.174 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.500        ; 1.278      ; 1.929      ;
; -0.174 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.500        ; 1.278      ; 1.929      ;
; -0.174 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.500        ; 1.278      ; 1.929      ;
; 0.246  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 1.000        ; 1.278      ; 2.009      ;
; 0.246  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 1.000        ; 1.278      ; 2.009      ;
; 0.246  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 1.000        ; 1.278      ; 2.009      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAM_FLD'                                                                      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.401 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.250        ; 1.478      ; 1.707      ;
; 0.160  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.500        ; 1.478      ; 1.396      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.862 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; 2.194      ; 0.439      ;
; 7.930 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 6.250        ; 2.194      ; 0.371      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 12.056 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.057     ; 0.374      ;
; 12.056 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.056     ; 0.375      ;
; 24.111 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.094      ; 0.970      ;
; 24.367 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; 0.087      ; 0.707      ;
; 24.509 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.441      ;
; 24.574 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.376      ;
; 24.575 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.375      ;
; 24.575 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.375      ;
; 24.576 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.374      ;
; 24.577 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.577 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.373      ;
; 24.578 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.372      ;
; 24.578 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.372      ;
; 24.579 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 25.000       ; -0.037     ; 0.371      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 23.001 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.092     ; 1.894      ;
; 23.141 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 25.000       ; -0.098     ; 1.748      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAM_FLD'                                                                       ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.188 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.000        ; 1.515      ; 1.357      ;
; 0.375  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; -0.250       ; 1.515      ; 1.670      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.192  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.269  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.436  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.148      ; 0.668      ;
; 0.662  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.156      ; 0.902      ;
; 12.690 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.020      ; 0.314      ;
; 12.690 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -12.500      ; 0.021      ; 0.315      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Vsync'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.323 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.022      ; 0.429      ;
; 0.327 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.022      ; 0.433      ;
; 0.388 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.000        ; 1.321      ; 1.823      ;
; 0.388 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.000        ; 1.321      ; 1.823      ;
; 0.388 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.000        ; 1.321      ; 1.823      ;
; 0.471 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.023      ; 0.578      ;
; 0.475 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.023      ; 0.582      ;
; 0.478 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.023      ; 0.585      ;
; 0.778 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; -0.500       ; 1.321      ; 1.713      ;
; 0.778 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; -0.500       ; 1.321      ; 1.713      ;
; 0.778 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; -0.500       ; 1.321      ; 1.713      ;
; 0.903 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.023      ; 1.010      ;
; 0.903 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.023      ; 1.010      ;
; 0.920 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.023      ; 1.027      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.321 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.092      ; 1.517      ;
; 1.413 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.098      ; 1.615      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 16.206 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -18.750      ; 2.623      ; 0.313      ;
; 16.281 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -18.750      ; 2.623      ; 0.388      ;
+--------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Vsync'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Vsync ; Rise       ; Vsync                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CAM_FLD ; Rise       ; CAM_FLD         ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst115|2|datad ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst115|2|datad ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 5.839 ; 5.839        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 5.839 ; 5.839        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 5.839 ; 5.839        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 5.868 ; 5.868        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 5.874 ; 5.874        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 5.877 ; 5.877        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 5.884 ; 5.884        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 5.884 ; 5.884        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.250 ; 6.250        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 6.250 ; 6.250        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 6.616 ; 6.616        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 6.616 ; 6.616        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 6.623 ; 6.623        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 6.625 ; 6.625        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 6.632 ; 6.632        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 6.659 ; 6.659        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 6.659 ; 6.659        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 6.659 ; 6.659        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 8.500 ; 12.500       ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 12.273 ; 12.489       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 12.314 ; 12.498       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 12.315 ; 12.499       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 12.322 ; 12.477       ; 0.155          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.323 ; 12.478       ; 0.155          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.326 ; 12.510       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 12.327 ; 12.511       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 12.372 ; 12.522       ; 0.150          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 12.372 ; 12.522       ; 0.150          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 12.491 ; 12.491       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 12.492 ; 12.492       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 12.494 ; 12.494       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 12.495 ; 12.495       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 12.496 ; 12.496       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 12.496 ; 12.496       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 12.504 ; 12.504       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 12.504 ; 12.504       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 12.504 ; 12.504       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 12.505 ; 12.505       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 12.508 ; 12.508       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 12.508 ; 12.508       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 12.280 ; 12.496       ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 12.280 ; 12.496       ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 12.317 ; 12.501       ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 12.317 ; 12.501       ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 12.495 ; 12.495       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.495 ; 12.495       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.497 ; 12.497       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 12.497 ; 12.497       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 12.502 ; 12.502       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 12.502 ; 12.502       ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 12.505 ; 12.505       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.505 ; 12.505       ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 23.000 ; 25.000       ; 2.000          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.310 ; 0.621 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.724 ; 0.644 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.540 ; 6.510 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.517 ; 6.487 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.158  ; -0.155 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; -0.418 ; -0.308 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -6.223 ; -6.194 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -6.201 ; -6.172 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 2.882 ; 3.147 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 2.882 ; 3.147 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 2.630 ; 2.592 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 5.815 ; 5.960 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 4.802 ; 4.832 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 4.922 ; 4.966 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 5.815 ; 5.960 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 4.942 ; 4.993 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 5.789 ; 5.922 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 4.948 ; 5.004 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 4.965 ; 5.021 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 4.792 ; 4.822 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 2.630 ; 2.592 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 4.552 ; 4.586 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.539 ; 3.458 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.659 ; 3.592 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.552 ; 4.586 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.679 ; 3.619 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.526 ; 4.548 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.685 ; 3.630 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.702 ; 3.647 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.529 ; 3.448 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 5.406 ; 5.606 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.894 ; 4.093 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.894 ; 4.093 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 6.188 ; 6.352 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 5.175 ; 5.224 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 5.295 ; 5.358 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 6.188 ; 6.352 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 5.315 ; 5.385 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 6.162 ; 6.314 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 5.321 ; 5.396 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 5.338 ; 5.413 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 5.165 ; 5.214 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 2.844 ; 3.113 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 2.844 ; 3.113 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 2.608 ; 2.572 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 3.437 ; 3.364 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.447 ; 3.374 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.563 ; 3.503 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.453 ; 4.494 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.581 ; 3.528 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.430 ; 4.459 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.587 ; 3.538 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.603 ; 3.555 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.437 ; 3.364 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 2.608 ; 2.572 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 3.437 ; 3.364 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.447 ; 3.374 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.563 ; 3.503 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.453 ; 4.494 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.581 ; 3.528 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.430 ; 4.459 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.587 ; 3.538 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.603 ; 3.555 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.437 ; 3.364 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 4.637 ; 4.740 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.820 ; 4.011 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.820 ; 4.011 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 4.942 ; 4.965 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 4.952 ; 4.975 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 5.068 ; 5.104 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 5.958 ; 6.095 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 5.086 ; 5.129 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 5.935 ; 6.060 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 5.092 ; 5.139 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 5.108 ; 5.156 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 4.942 ; 4.965 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 4.101 ;    ;    ; 4.336 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 4.084 ;    ;    ; 4.303 ;
; EOS_A           ; EOSA           ; 2.651 ;    ;    ; 2.951 ;
; EOS_B           ; EOSB           ; 2.845 ;    ;    ; 3.113 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 4.133 ;    ;    ; 4.388 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.894 ;    ;    ; 4.106 ;
; Hsync           ; Hs2            ; 4.009 ;    ;    ; 4.212 ;
; IO1             ; V17            ; 3.125 ;    ;    ; 3.351 ;
; IO2             ; T18            ; 2.608 ;    ;    ; 2.577 ;
; IO3             ; PDWN           ; 3.764 ;    ;    ; 3.803 ;
; IO4             ; DTP            ; 4.616 ;    ;    ; 4.983 ;
; IO5             ; IO_5           ; 3.743 ;    ;    ; 3.931 ;
; IO6             ; IO_6           ; 4.570 ;    ;    ; 4.847 ;
; IO7             ; IO_7           ; 4.575 ;    ;    ; 4.844 ;
; IO8             ; IO_8           ; 3.687 ;    ;    ; 3.867 ;
; IO9             ; IO_9           ; 3.723 ;    ;    ; 3.909 ;
; IO10            ; IO_10          ; 3.705 ;    ;    ; 3.885 ;
; IO11            ; IO_11          ; 4.264 ;    ;    ; 4.573 ;
; IO12            ; IO_12          ; 3.667 ;    ;    ; 3.847 ;
; IO13            ; IO_13          ; 3.716 ;    ;    ; 3.896 ;
; IO14            ; IO_14          ; 4.963 ;    ;    ; 5.378 ;
; IO15            ; IO_15          ; 3.712 ;    ;    ; 3.898 ;
; IO16            ; IO_16          ; 4.534 ;    ;    ; 4.803 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.994 ;    ;    ; 4.222 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.978 ;    ;    ; 4.189 ;
; EOS_A           ; EOSA           ; 2.621 ;    ;    ; 2.924 ;
; EOS_B           ; EOSB           ; 2.808 ;    ;    ; 3.080 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 4.049 ;    ;    ; 4.294 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.819 ;    ;    ; 4.023 ;
; Hsync           ; Hs2            ; 3.929 ;    ;    ; 4.125 ;
; IO1             ; V17            ; 3.077 ;    ;    ; 3.309 ;
; IO2             ; T18            ; 2.581 ;    ;    ; 2.553 ;
; IO3             ; PDWN           ; 3.728 ;    ;    ; 3.771 ;
; IO4             ; DTP            ; 4.543 ;    ;    ; 4.901 ;
; IO5             ; IO_5           ; 3.675 ;    ;    ; 3.855 ;
; IO6             ; IO_6           ; 4.502 ;    ;    ; 4.771 ;
; IO7             ; IO_7           ; 4.509 ;    ;    ; 4.770 ;
; IO8             ; IO_8           ; 3.621 ;    ;    ; 3.793 ;
; IO9             ; IO_9           ; 3.655 ;    ;    ; 3.834 ;
; IO10            ; IO_10          ; 3.638 ;    ;    ; 3.811 ;
; IO11            ; IO_11          ; 4.172 ;    ;    ; 4.469 ;
; IO12            ; IO_12          ; 3.600 ;    ;    ; 3.773 ;
; IO13            ; IO_13          ; 3.648 ;    ;    ; 3.822 ;
; IO14            ; IO_14          ; 4.876 ;    ;    ; 5.280 ;
; IO15            ; IO_15          ; 3.644 ;    ;    ; 3.823 ;
; IO16            ; IO_16          ; 4.468 ;    ;    ; 4.730 ;
+-----------------+----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 3.453 ; 3.456 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 3.484 ; 3.487 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 3.623 ; 3.626 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 3.455 ; 3.458 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 3.453 ; 3.456 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 3.623 ; 3.626 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 3.455 ; 3.458 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 3.463 ; 3.466 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 3.474 ; 3.477 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 3.453 ; 3.456 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 3.484 ; 3.487 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 3.623 ; 3.626 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 3.455 ; 3.458 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 3.453 ; 3.456 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 3.623 ; 3.626 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 3.455 ; 3.458 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 3.463 ; 3.466 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 3.474 ; 3.477 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 2.800 ; 2.800 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 2.830 ; 2.830 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 2.963 ; 2.963 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 2.802 ; 2.802 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 2.800 ; 2.800 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 2.963 ; 2.963 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 2.802 ; 2.802 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 2.810 ; 2.810 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 2.820 ; 2.820 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 2.800 ; 2.800 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 2.830 ; 2.830 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 2.963 ; 2.963 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 2.802 ; 2.802 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 2.800 ; 2.800 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 2.963 ; 2.963 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 2.802 ; 2.802 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 2.810 ; 2.810 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 2.820 ; 2.820 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 3.392     ; 3.392     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 3.415     ; 3.415     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 3.535     ; 3.535     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 3.393     ; 3.393     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 3.392     ; 3.392     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 3.535     ; 3.535     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 3.393     ; 3.393     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 3.402     ; 3.402     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 3.405     ; 3.405     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 3.392     ; 3.392     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 3.415     ; 3.415     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 3.535     ; 3.535     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 3.393     ; 3.393     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 3.392     ; 3.392     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 3.535     ; 3.535     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 3.393     ; 3.393     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 3.402     ; 3.402     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 3.405     ; 3.405     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 2.739     ; 2.796     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 2.761     ; 2.818     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 2.877     ; 2.934     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 2.740     ; 2.797     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 2.739     ; 2.796     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 2.877     ; 2.934     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 2.740     ; 2.797     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 2.749     ; 2.806     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 2.751     ; 2.808     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 2.739     ; 2.796     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 2.761     ; 2.818     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 2.877     ; 2.934     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 2.740     ; 2.797     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 2.739     ; 2.796     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 2.877     ; 2.934     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 2.740     ; 2.797     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 2.749     ; 2.806     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 2.751     ; 2.808     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -2.462 ; -0.188 ; N/A      ; N/A     ; -3.000              ;
;  CAM_CLKA                                                     ; N/A    ; N/A    ; N/A      ; N/A     ; 5.839               ;
;  CAM_FLD                                                      ; -1.131 ; -0.188 ; N/A      ; N/A     ; -3.000              ;
;  Vsync                                                        ; -2.462 ; 0.323  ; N/A      ; N/A     ; -3.000              ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 11.585 ; 0.192  ; N/A      ; N/A     ; 12.189              ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.763 ; 1.321  ; N/A      ; N/A     ; 49.691              ;
;  inst99|altpll_component|auto_generated|pll1|clk[0]           ; 7.862  ; 13.884 ; N/A      ; N/A     ; 12.187              ;
; Design-wide TNS                                               ; -8.472 ; -0.188 ; 0.0      ; 0.0     ; -10.707             ;
;  CAM_CLKA                                                     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CAM_FLD                                                      ; -1.131 ; -0.188 ; N/A      ; N/A     ; -3.000              ;
;  Vsync                                                        ; -7.382 ; 0.000  ; N/A      ; N/A     ; -7.707              ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst99|altpll_component|auto_generated|pll1|clk[0]           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 1.099 ; 1.351 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 1.488 ; 1.422 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 6.659 ; 6.581 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.637 ; 6.559 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.158  ; -0.155 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; -0.418 ; -0.308 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -5.892 ; -5.819 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.869 ; -5.796 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 5.967  ; 6.048  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 5.967  ; 6.048  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.265  ; 5.248  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 11.980 ; 11.916 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 10.083 ; 9.904  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.400 ; 10.161 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 11.980 ; 11.916 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 10.411 ; 10.210 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 11.956 ; 11.853 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.425 ; 10.224 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.454 ; 10.249 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.073 ; 9.894  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 5.265  ; 5.248  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 9.175  ; 9.105  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.278  ; 7.093  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.595  ; 7.350  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.175  ; 9.105  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.606  ; 7.399  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.151  ; 9.042  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 7.620  ; 7.413  ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.649  ; 7.438  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 7.268  ; 7.083  ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 11.689 ; 11.592 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.988  ; 7.874  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 7.988  ; 7.874  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 12.929 ; 12.943 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 11.032 ; 10.931 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 11.349 ; 11.188 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 12.929 ; 12.943 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 11.360 ; 11.237 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 12.905 ; 12.880 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 11.374 ; 11.251 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 11.403 ; 11.276 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 11.022 ; 10.921 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 2.844 ; 3.113 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 2.844 ; 3.113 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 2.608 ; 2.572 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 3.437 ; 3.364 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.447 ; 3.374 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.563 ; 3.503 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.453 ; 4.494 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.581 ; 3.528 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.430 ; 4.459 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.587 ; 3.538 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.603 ; 3.555 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.437 ; 3.364 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 2.608 ; 2.572 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 3.437 ; 3.364 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.447 ; 3.374 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.563 ; 3.503 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.453 ; 4.494 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.581 ; 3.528 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.430 ; 4.459 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.587 ; 3.538 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.603 ; 3.555 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.437 ; 3.364 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 4.637 ; 4.740 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.820 ; 4.011 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.820 ; 4.011 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 4.942 ; 4.965 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 4.952 ; 4.975 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 5.068 ; 5.104 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 5.958 ; 6.095 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 5.086 ; 5.129 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 5.935 ; 6.060 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 5.092 ; 5.139 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 5.108 ; 5.156 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 4.942 ; 4.965 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 8.491 ;    ;    ; 8.562 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.449 ;    ;    ; 8.529 ;
; EOS_A           ; EOSA           ; 5.556 ;    ;    ; 5.638 ;
; EOS_B           ; EOSB           ; 5.915 ;    ;    ; 5.994 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 8.415 ;    ;    ; 8.431 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 7.975 ;    ;    ; 7.890 ;
; Hsync           ; Hs2            ; 8.291 ;    ;    ; 8.139 ;
; IO1             ; V17            ; 6.428 ;    ;    ; 6.487 ;
; IO2             ; T18            ; 4.950 ;    ;    ; 4.830 ;
; IO3             ; PDWN           ; 6.863 ;    ;    ; 6.873 ;
; IO4             ; DTP            ; 8.736 ;    ;    ; 8.889 ;
; IO5             ; IO_5           ; 7.629 ;    ;    ; 7.577 ;
; IO6             ; IO_6           ; 9.126 ;    ;    ; 9.217 ;
; IO7             ; IO_7           ; 9.095 ;    ;    ; 9.177 ;
; IO8             ; IO_8           ; 7.517 ;    ;    ; 7.463 ;
; IO9             ; IO_9           ; 7.588 ;    ;    ; 7.543 ;
; IO10            ; IO_10          ; 7.569 ;    ;    ; 7.496 ;
; IO11            ; IO_11          ; 8.379 ;    ;    ; 8.457 ;
; IO12            ; IO_12          ; 7.496 ;    ;    ; 7.446 ;
; IO13            ; IO_13          ; 7.559 ;    ;    ; 7.505 ;
; IO14            ; IO_14          ; 9.538 ;    ;    ; 9.654 ;
; IO15            ; IO_15          ; 7.585 ;    ;    ; 7.534 ;
; IO16            ; IO_16          ; 9.052 ;    ;    ; 9.139 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.994 ;    ;    ; 4.222 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 3.978 ;    ;    ; 4.189 ;
; EOS_A           ; EOSA           ; 2.621 ;    ;    ; 2.924 ;
; EOS_B           ; EOSB           ; 2.808 ;    ;    ; 3.080 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 4.049 ;    ;    ; 4.294 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.819 ;    ;    ; 4.023 ;
; Hsync           ; Hs2            ; 3.929 ;    ;    ; 4.125 ;
; IO1             ; V17            ; 3.077 ;    ;    ; 3.309 ;
; IO2             ; T18            ; 2.581 ;    ;    ; 2.553 ;
; IO3             ; PDWN           ; 3.728 ;    ;    ; 3.771 ;
; IO4             ; DTP            ; 4.543 ;    ;    ; 4.901 ;
; IO5             ; IO_5           ; 3.675 ;    ;    ; 3.855 ;
; IO6             ; IO_6           ; 4.502 ;    ;    ; 4.771 ;
; IO7             ; IO_7           ; 4.509 ;    ;    ; 4.770 ;
; IO8             ; IO_8           ; 3.621 ;    ;    ; 3.793 ;
; IO9             ; IO_9           ; 3.655 ;    ;    ; 3.834 ;
; IO10            ; IO_10          ; 3.638 ;    ;    ; 3.811 ;
; IO11            ; IO_11          ; 4.172 ;    ;    ; 4.469 ;
; IO12            ; IO_12          ; 3.600 ;    ;    ; 3.773 ;
; IO13            ; IO_13          ; 3.648 ;    ;    ; 3.822 ;
; IO14            ; IO_14          ; 4.876 ;    ;    ; 5.280 ;
; IO15            ; IO_15          ; 3.644 ;    ;    ; 3.823 ;
; IO16            ; IO_16          ; 4.468 ;    ;    ; 4.730 ;
+-----------------+----------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DATA_READY     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_PCLK       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_HS         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_VS         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTB ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTA ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTB  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSA           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSB           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PDWN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DTP            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_5           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_6           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_7           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_8           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_9           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_10          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_11          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_12          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_13          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_14          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_15          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_16          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V17            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T18            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vs2            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Hs2            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[12]          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[11]          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[10]          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[9]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_OE        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CMOS_OE                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; Hsync                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; CAM_CLKA                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CAM_FLD                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; Vsync                   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FRAME_CLK_OUT_B         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FRAME_CLK_OUT_A         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; DATA_CLK_OUT_A          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; EOS_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOS_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO3                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO4                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO5                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO6                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO7                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO8                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO9                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO10                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO11                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO12                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO13                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO14                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO15                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO16                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; IO1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO2                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; LVDS_CHANNEL_8          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_A(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_8(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2(n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; CAM_PCLK       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTB ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; IO_5           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; IO_7           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; IO_8           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; IO_12          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; IO_15          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; V17            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; T18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; Vs2            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Hs2            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[12]          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[11]          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; Q[4]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.000662 V         ; 0.018 V                              ; 0.018 V                              ; 3.88e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.000662 V        ; 0.018 V                             ; 0.018 V                             ; 3.88e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; Q[2]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_OE        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.77e-07 V                   ; 1.66 V              ; -0.00603 V          ; 0.014 V                              ; 0.015 V                              ; 5.5e-10 s                   ; 5.77e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.77e-07 V                  ; 1.66 V             ; -0.00603 V         ; 0.014 V                             ; 0.015 V                             ; 5.5e-10 s                  ; 5.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00853 V          ; 0.106 V                              ; 0.017 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00853 V         ; 0.106 V                             ; 0.017 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CAM_PCLK       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; FRAME_CLK_OUTB ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; IO_5           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; IO_7           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; IO_8           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IO_12          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; IO_15          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; V17            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; T18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; Vs2            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Hs2            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[12]          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[11]          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; Q[4]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.9 V               ; -0.00873 V          ; 0.153 V                              ; 0.101 V                              ; 2.14e-09 s                  ; 2.08e-09 s                  ; No                         ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.9 V              ; -0.00873 V         ; 0.153 V                             ; 0.101 V                             ; 2.14e-09 s                 ; 2.08e-09 s                 ; No                        ; Yes                       ;
; Q[2]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_OE        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; -8.32e-08 V                  ; 1.95 V              ; -0.069 V            ; 0.108 V                              ; 0.118 V                              ; 2.59e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; -8.32e-08 V                 ; 1.95 V             ; -0.069 V           ; 0.108 V                             ; 0.118 V                             ; 2.59e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_FLD                                                      ; 1        ; 1        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10       ; 2        ; 0        ; 2        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 2        ; 0        ; 0        ; 0        ;
; CAM_FLD                                                      ; Vsync                                                        ; 6        ; 6        ; 0        ; 0        ;
; Vsync                                                        ; Vsync                                                        ; 24       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_FLD                                                      ; 1        ; 1        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10       ; 2        ; 0        ; 2        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 2        ; 0        ; 0        ; 0        ;
; CAM_FLD                                                      ; Vsync                                                        ; 6        ; 6        ; 0        ; 0        ;
; Vsync                                                        ; Vsync                                                        ; 24       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Wed Oct 17 11:29:19 2012
Info: Command: quartus_sta M2FS-Data-Formatter -c M2FS-Data-Formatter
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst115|2|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'M2FS-Data-Formatter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 12.500 -waveform {0.000 6.250} -name CAM_CLKA CAM_CLKA
    Info (332110): create_generated_clock -source {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]} {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]} {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}
    Info (332110): create_generated_clock -source {inst99|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst99|altpll_component|auto_generated|pll1|clk[0]} {inst99|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Vsync Vsync
    Info (332105): create_clock -period 1.000 -name CAM_FLD CAM_FLD
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -hold 0.030
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst99|altpll_component|auto_generated|pll1|clk[0] with master clock period: 12.500 found on PLL node: inst99|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 6.250
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.462
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.462        -7.382 Vsync 
    Info (332119):    -1.090        -1.090 CAM_FLD 
    Info (332119):     9.431         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.585         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    20.763         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is -0.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.011        -0.011 CAM_FLD 
    Info (332119):     0.499         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.655         0.000 Vsync 
    Info (332119):     3.038         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    13.884         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -7.545 Vsync 
    Info (332119):    -3.000        -3.000 CAM_FLD 
    Info (332119):     6.195         0.000 CAM_CLKA 
    Info (332119):    12.187         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.189         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    49.691         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -hold 0.030
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst99|altpll_component|auto_generated|pll1|clk[0] with master clock period: 12.500 found on PLL node: inst99|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 6.250
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.175        -6.522 Vsync 
    Info (332119):    -1.131        -1.131 CAM_FLD 
    Info (332119):     8.962         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.686         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    20.976         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is -0.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.009        -0.009 CAM_FLD 
    Info (332119):     0.467         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.518         0.000 Vsync 
    Info (332119):     2.799         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    14.515         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -7.707 Vsync 
    Info (332119):    -3.000        -3.000 CAM_FLD 
    Info (332119):     6.162         0.000 CAM_CLKA 
    Info (332119):    12.194         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.197         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    49.696         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -rise_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -fall_to [get_clocks {inst99|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -rise_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -fall_to [get_clocks {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -rise_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_FLD}] -fall_to [get_clocks {Vsync}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -rise_to [get_clocks {CAM_FLD}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CAM_CLKA}] -fall_to [get_clocks {CAM_FLD}] -hold 0.030
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst99|altpll_component|auto_generated|pll1|clk[0] with master clock period: 12.500 found on PLL node: inst99|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 6.250
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.438        -1.313 Vsync 
    Info (332119):    -0.401        -0.401 CAM_FLD 
    Info (332119):     7.862         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.056         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    23.001         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is -0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.188        -0.188 CAM_FLD 
    Info (332119):     0.192         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.323         0.000 Vsync 
    Info (332119):     1.321         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    16.206         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -6.000 Vsync 
    Info (332119):    -3.000        -3.000 CAM_FLD 
    Info (332119):     5.839         0.000 CAM_CLKA 
    Info (332119):    12.273         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    12.280         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.782         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 304 megabytes
    Info: Processing ended: Wed Oct 17 11:29:23 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


