{
    "code": "module TopModule (\n    input wire clk,    // Clock signal, positive edge-triggered\n    input wire rst,    // Synchronous reset signal\n    input wire w,      // Input from the previous stage of the shift register\n    input wire R,      // Value to load into the register\n    input wire E,      // Enable signal for shifting\n    input wire L,      // Load signal, prioritizes loading over shifting\n    output reg Q       // Output to the next stage or external circuit\n);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        Q <= 1'b0;  // Define reset behavior\n    end else if (L) begin\n        Q <= R;    // Load R into Q\n    end else if (E) begin\n        Q <= w;    // Shift w into Q\n    end\n    // No else needed as Q retains its value otherwise\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}