SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue Feb  9 20:16:59 2021
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : /usr/local/diamond/3.12/ispfpga/bin/lin64/scuba -w -n adc_fifo -lang vhdl -synth lse -bus_exp 7 -bb -arch xo2c00 -type ebfifo -depth 1024 -width 32 -rwidth 32 -no_enable -pe 10 -pf 1022 
    Circuit name     : adc_fifo
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
    Inputs       : Data[31:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[31:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : adc_fifo.edn
    VHDL output      : adc_fifo.vhd
    VHDL template    : adc_fifo_tmpl.vhd
    VHDL testbench   : tb_adc_fifo_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : adc_fifo.srp
    Estimated Resource Usage:
            EBR : 4
  
END   SCUBA Module Synthesis

