
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.312 ; gain = 7.957 ; free physical = 20995 ; free virtual = 330838
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes" "*.svh"]] 
# }
# synth_design -top systemcdes \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top systemcdes -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14703
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.461 ; gain = 0.000 ; free physical = 1239 ; free virtual = 310388
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'systemcdes' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/systemcdes.v:43]
INFO: [Synth 8-6157] synthesizing module 'DFFSRX1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:334]
INFO: [Synth 8-6157] synthesizing module 'mdff' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mdff' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:58]
WARNING: [Synth 8-3848] Net NOTIFIER in module/entity DFFSRX1 does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:341]
INFO: [Synth 8-6155] done synthesizing module 'DFFSRX1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:334]
INFO: [Synth 8-6157] synthesizing module 'NAND2X2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:606]
INFO: [Synth 8-6155] done synthesizing module 'NAND2X2' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:606]
INFO: [Synth 8-6157] synthesizing module 'NAND2X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:579]
INFO: [Synth 8-6155] done synthesizing module 'NAND2X1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:579]
INFO: [Synth 8-6157] synthesizing module 'INVX1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:461]
INFO: [Synth 8-6155] done synthesizing module 'INVX1' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:461]
INFO: [Synth 8-6157] synthesizing module 'NAND3X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:633]
INFO: [Synth 8-6155] done synthesizing module 'NAND3X1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:633]
INFO: [Synth 8-6157] synthesizing module 'NOR2X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:699]
INFO: [Synth 8-6155] done synthesizing module 'NOR2X1' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:699]
INFO: [Synth 8-6157] synthesizing module 'NAND4X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:664]
INFO: [Synth 8-6155] done synthesizing module 'NAND4X1' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:664]
INFO: [Synth 8-6157] synthesizing module 'MX2X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:549]
INFO: [Synth 8-6157] synthesizing module 'mmux2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mmux2' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:73]
INFO: [Synth 8-6155] done synthesizing module 'MX2X1' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:549]
INFO: [Synth 8-6157] synthesizing module 'OR2X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:906]
INFO: [Synth 8-6155] done synthesizing module 'OR2X1' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:906]
INFO: [Synth 8-6157] synthesizing module 'INVX2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:483]
INFO: [Synth 8-6155] done synthesizing module 'INVX2' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:483]
INFO: [Synth 8-6157] synthesizing module 'OAI21X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:792]
INFO: [Synth 8-6155] done synthesizing module 'OAI21X1' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:792]
INFO: [Synth 8-6157] synthesizing module 'AOI21X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:155]
INFO: [Synth 8-6155] done synthesizing module 'AOI21X1' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:155]
INFO: [Synth 8-6157] synthesizing module 'AOI22X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:187]
INFO: [Synth 8-6155] done synthesizing module 'AOI22X1' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:187]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:129]
INFO: [Synth 8-6155] done synthesizing module 'AND2X1' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:129]
INFO: [Synth 8-6157] synthesizing module 'NOR3X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:726]
INFO: [Synth 8-6155] done synthesizing module 'NOR3X1' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:726]
INFO: [Synth 8-6157] synthesizing module 'INVX4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:505]
INFO: [Synth 8-6155] done synthesizing module 'INVX4' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:505]
INFO: [Synth 8-6157] synthesizing module 'CLKBUFX3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:312]
INFO: [Synth 8-6155] done synthesizing module 'CLKBUFX3' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:312]
INFO: [Synth 8-6157] synthesizing module 'CLKBUFX1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'CLKBUFX1' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:268]
INFO: [Synth 8-6157] synthesizing module 'CLKBUFX2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:290]
INFO: [Synth 8-6155] done synthesizing module 'CLKBUFX2' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:290]
INFO: [Synth 8-6157] synthesizing module 'BUFX3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:246]
INFO: [Synth 8-6155] done synthesizing module 'BUFX3' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:246]
INFO: [Synth 8-6157] synthesizing module 'OAI22X1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:824]
INFO: [Synth 8-6155] done synthesizing module 'OAI22X1' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:824]
INFO: [Synth 8-6157] synthesizing module 'BUFX1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:224]
INFO: [Synth 8-6155] done synthesizing module 'BUFX1' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/GSCLib_3.0.v:224]
INFO: [Synth 8-6155] done synthesizing module 'systemcdes' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/systemcdes.v:43]
WARNING: [Synth 8-7129] Port NOTIFIER in module mdff is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[56] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[48] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[40] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[32] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[24] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[16] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[8] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[0] in module systemcdes is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2859.461 ; gain = 0.000 ; free physical = 3238 ; free virtual = 299110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2859.461 ; gain = 0.000 ; free physical = 9062 ; free virtual = 304939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2867.320 ; gain = 7.859 ; free physical = 9598 ; free virtual = 305482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2867.320 ; gain = 7.859 ; free physical = 19040 ; free virtual = 314979
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'g31_dup' (NAND2X1) to 'g11170'
INFO: [Synth 8-223] decloning instance 'g60_dup' (NAND2X1) to 'g11600'
INFO: [Synth 8-223] decloning instance 'g88_dup' (NAND2X1) to 'g12286'
INFO: [Synth 8-223] decloning instance 'g12544' (NAND2X1) to 'g24_dup12547'
INFO: [Synth 8-223] decloning instance 'g12548' (NAND2X1) to 'g12500_dup'
INFO: [Synth 8-223] decloning instance 'g12552' (NAND2X1) to 'g11980_dup'
INFO: [Synth 8-223] decloning instance 'g12553' (NAND2X1) to 'g8089_dup'
INFO: [Synth 8-223] decloning instance 'g39_dup' (NAND2X1) to 'g12671'
INFO: [Synth 8-223] decloning instance 'g12708' (NAND2X1) to 'g11484_dup'
INFO: [Synth 8-223] decloning instance 'g12748' (NAND2X1) to 'g8995_dup'
INFO: [Synth 8-223] decloning instance 'g12749' (NAND2X1) to 'g8622_dup'
INFO: [Synth 8-223] decloning instance 'g12750' (NAND2X1) to 'g11702_dup'
INFO: [Synth 8-223] decloning instance 'g12779' (NAND2X1) to 'g7926_dup'
INFO: [Synth 8-223] decloning instance 'g12780' (NAND2X1) to 'g11641_dup'
INFO: [Synth 8-223] decloning instance 'g12785' (NAND2X1) to 'g7758_dup'
INFO: [Synth 8-223] decloning instance 'g12786' (NAND2X1) to 'g7100_dup'
INFO: [Synth 8-223] decloning instance 'g6982' (INVX1) to 'g6983'
INFO: [Synth 8-223] decloning instance 'g7058' (INVX1) to 'g7059'
INFO: [Synth 8-223] decloning instance 'g7077' (INVX1) to 'g7078'
INFO: [Synth 8-223] decloning instance 'g8027' (INVX1) to 'g8029'
INFO: [Synth 8-223] decloning instance 'g8274' (INVX1) to 'g11325'
INFO: [Synth 8-223] decloning instance 'g8216' (INVX1) to 'g12579'
INFO: [Synth 8-223] decloning instance 'g8087' (INVX1) to 'g8088'
INFO: [Synth 8-223] decloning instance 'g8076' (INVX1) to 'g8077'
INFO: [Synth 8-223] decloning instance 'g8239' (INVX1) to 'g8241'
INFO: [Synth 8-223] decloning instance 'g8823' (INVX1) to 'g8824'
INFO: [Synth 8-223] decloning instance 'g8290' (INVX1) to 'g8302'
INFO: [Synth 8-223] decloning instance 'g8319' (INVX1) to 'g8322'
INFO: [Synth 8-223] decloning instance 'g8414' (INVX1) to 'g8426'
INFO: [Synth 8-223] decloning instance 'g8560' (INVX1) to 'g11455'
INFO: [Synth 8-223] decloning instance 'g8653' (INVX1) to 'g11860'
INFO: [Synth 8-223] decloning instance 'g8971' (INVX1) to 'g8972'
INFO: [Synth 8-223] decloning instance 'g9957' (INVX1) to 'g11532'
INFO: [Synth 8-223] decloning instance 'g9814' (INVX1) to 'g9813'
INFO: [Synth 8-223] decloning instance 'g10562' (INVX1) to 'g10557'
INFO: [Synth 8-223] decloning instance 'g10562' (INVX1) to 'g10517'
INFO: [Synth 8-223] decloning instance 'g10376' (INVX1) to 'g10380'
INFO: [Synth 8-223] decloning instance 'g10385' (INVX1) to 'g10408'
INFO: [Synth 8-223] decloning instance 'g10385' (INVX1) to 'g10403'
INFO: [Synth 8-223] decloning instance 'g10385' (INVX1) to 'g10406'
INFO: [Synth 8-223] decloning instance 'g10382' (INVX1) to 'g12446'
INFO: [Synth 8-223] decloning instance 'g10419' (INVX1) to 'g11503'
INFO: [Synth 8-223] decloning instance 'g10953' (INVX1) to 'g12408'
INFO: [Synth 8-223] decloning instance 'g68' (INVX1) to 'g12663'
INFO: [Synth 8-223] decloning instance 'g11573' (INVX1) to 'g11619'
INFO: [Synth 8-223] decloning instance 'g11573' (INVX1) to 'g11644'
INFO: [Synth 8-223] decloning instance 'g11573' (INVX1) to 'g11965'
INFO: [Synth 8-223] decloning instance 'g11573' (INVX1) to 'g12007'
INFO: [Synth 8-223] decloning instance 'g11573' (INVX1) to 'g12104'
INFO: [Synth 8-223] decloning instance 'g11573' (INVX1) to 'g12447'
INFO: [Synth 8-223] decloning instance 'g11857' (INVX1) to 'g11863'
INFO: [Synth 8-223] decloning instance 'g12512' (INVX1) to 'g12516'
INFO: [Synth 8-223] decloning instance 'g12557' (NOR2X1) to 'g7490_dup'
INFO: [Synth 8-223] decloning instance 'g65_dup' (NOR2X1) to 'g12584'
INFO: [Synth 8-223] decloning instance 'g12709' (NOR2X1) to 'g7675_dup'
INFO: [Synth 8-223] decloning instance 'g68_dup' (MX2X1) to 'g11634'
INFO: [Synth 8-223] decloning instance 'g30_dup' (MX2X1) to 'g30_dup12700'
INFO: [Synth 8-223] decloning instance 'g30_dup' (MX2X1) to 'g12703'
INFO: [Synth 8-223] decloning instance 'g53_dup' (MX2X1) to 'g12530'
INFO: [Synth 8-223] decloning instance 'g12550' (MX2X1) to 'g12147_dup'
INFO: [Synth 8-223] decloning instance 'g12555' (MX2X1) to 'g12253_dup'
INFO: [Synth 8-223] decloning instance 'g12556' (MX2X1) to 'g12310_dup'
INFO: [Synth 8-223] decloning instance 'g8335' (INVX2) to 'g8343'
INFO: [Synth 8-223] decloning instance 'g8424' (INVX2) to 'g11301'
INFO: [Synth 8-223] decloning instance 'g8295' (INVX2) to 'g8301'
INFO: [Synth 8-223] decloning instance 'g8649' (INVX2) to 'g8652'
INFO: [Synth 8-223] decloning instance 'g8246' (INVX2) to 'g12675'
INFO: [Synth 8-223] decloning instance 'g8432' (INVX2) to 'g8438'
INFO: [Synth 8-223] decloning instance 'g8432' (INVX2) to 'g11307'
INFO: [Synth 8-223] decloning instance 'g9382' (INVX2) to 'g9378'
INFO: [Synth 8-223] decloning instance 'g9350' (INVX2) to 'g12324'
INFO: [Synth 8-223] decloning instance 'g10804' (INVX2) to 'g12225'
INFO: [Synth 8-223] decloning instance 'g10814' (INVX2) to 'g12224'
INFO: [Synth 8-223] decloning instance 'g11158' (INVX2) to 'g11163'
INFO: [Synth 8-223] decloning instance 'g11158' (INVX2) to 'g11819'
INFO: [Synth 8-223] decloning instance 'g33' (INVX2) to 'g12226'
INFO: [Synth 8-223] decloning instance 'g33' (INVX2) to 'g12348'
INFO: [Synth 8-223] decloning instance 'g33' (INVX2) to 'g12404'
INFO: [Synth 8-223] decloning instance 'g12142' (INVX2) to 'g12403'
INFO: [Synth 8-223] decloning instance 'g12209' (INVX2) to 'g12269'
INFO: [Synth 8-223] decloning instance 'g12792' (INVX2) to 'g12819'
INFO: [Synth 8-223] decloning instance 'g12551' (OAI21X1) to 'g7021_dup'
INFO: [Synth 8-223] decloning instance 'g38_dup' (AND2X1) to 'g12672'
INFO: [Synth 8-223] decloning instance 'g9387' (INVX4) to 'g9377'
INFO: [Synth 8-223] decloning instance 'g10863' (INVX4) to 'g10865'
INFO: [Synth 8-223] decloning instance 'g10801' (CLKBUFX3) to 'g10819'
INFO: [Synth 8-223] decloning instance 'g10801' (CLKBUFX3) to 'g10914'
INFO: [Synth 8-223] decloning instance 'g10899' (CLKBUFX3) to 'g10904'
INFO: [Synth 8-223] decloning instance 'g10973' (CLKBUFX3) to 'g12571'
INFO: [Synth 8-223] decloning instance 'g12789' (CLKBUFX3) to 'g12818'
INFO: [Synth 8-223] decloning instance 'g10398' (CLKBUFX1) to 'g12045'
INFO: [Synth 8-223] decloning instance 'g12791' (CLKBUFX1) to 'g12817'
INFO: [Synth 8-223] decloning instance 'g12823' (CLKBUFX1) to 'g10878_dup'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 380   
+---Muxes : 
	   2 Input    1 Bit        Muxes := 145   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port key_i[56] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[48] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[40] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[32] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[24] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[16] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[8] in module systemcdes is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[0] in module systemcdes is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 13818 ; free virtual = 311050
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 13764 ; free virtual = 310998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 14735 ; free virtual = 311984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 9760 ; free virtual = 307150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 9782 ; free virtual = 307172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 9949 ; free virtual = 307339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 10051 ; free virtual = 307441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 10110 ; free virtual = 307500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 10139 ; free virtual = 307529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    65|
|3     |LUT2 |     6|
|4     |LUT3 |    41|
|5     |LUT4 |    98|
|6     |LUT5 |    94|
|7     |LUT6 |   114|
|8     |FDCE |    66|
|9     |FDPE |   124|
|10    |IBUF |   124|
|11    |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+------------+------+
|      |Instance               |Module      |Cells |
+------+-----------------------+------------+------+
|1     |top                    |            |   798|
|2     |  \data_o_reg[0]       |DFFSRX1     |     2|
|3     |    df1                |mdff_377    |     2|
|4     |  \data_o_reg[10]      |DFFSRX1_0   |     2|
|5     |    df1                |mdff_376    |     2|
|6     |  \data_o_reg[11]      |DFFSRX1_1   |     1|
|7     |    df1                |mdff_375    |     1|
|8     |  \data_o_reg[12]      |DFFSRX1_2   |     2|
|9     |    df1                |mdff_374    |     2|
|10    |  \data_o_reg[13]      |DFFSRX1_3   |     1|
|11    |    df1                |mdff_373    |     1|
|12    |  \data_o_reg[14]      |DFFSRX1_4   |     2|
|13    |    df1                |mdff_372    |     2|
|14    |  \data_o_reg[15]      |DFFSRX1_5   |     1|
|15    |    df1                |mdff_371    |     1|
|16    |  \data_o_reg[16]      |DFFSRX1_6   |     2|
|17    |    df1                |mdff_370    |     2|
|18    |  \data_o_reg[17]      |DFFSRX1_7   |     1|
|19    |    df1                |mdff_369    |     1|
|20    |  \data_o_reg[18]      |DFFSRX1_8   |     2|
|21    |    df1                |mdff_368    |     2|
|22    |  \data_o_reg[19]      |DFFSRX1_9   |     1|
|23    |    df1                |mdff_367    |     1|
|24    |  \data_o_reg[1]       |DFFSRX1_10  |     1|
|25    |    df1                |mdff_366    |     1|
|26    |  \data_o_reg[20]      |DFFSRX1_11  |     2|
|27    |    df1                |mdff_365    |     2|
|28    |  \data_o_reg[21]      |DFFSRX1_12  |     1|
|29    |    df1                |mdff_364    |     1|
|30    |  \data_o_reg[22]      |DFFSRX1_13  |     2|
|31    |    df1                |mdff_363    |     2|
|32    |  \data_o_reg[23]      |DFFSRX1_14  |     1|
|33    |    df1                |mdff_362    |     1|
|34    |  \data_o_reg[24]      |DFFSRX1_15  |     2|
|35    |    df1                |mdff_361    |     2|
|36    |  \data_o_reg[25]      |DFFSRX1_16  |     1|
|37    |    df1                |mdff_360    |     1|
|38    |  \data_o_reg[26]      |DFFSRX1_17  |     2|
|39    |    df1                |mdff_359    |     2|
|40    |  \data_o_reg[27]      |DFFSRX1_18  |     1|
|41    |    df1                |mdff_358    |     1|
|42    |  \data_o_reg[28]      |DFFSRX1_19  |     2|
|43    |    df1                |mdff_357    |     2|
|44    |  \data_o_reg[29]      |DFFSRX1_20  |     1|
|45    |    df1                |mdff_356    |     1|
|46    |  \data_o_reg[2]       |DFFSRX1_21  |     2|
|47    |    df1                |mdff_355    |     2|
|48    |  \data_o_reg[30]      |DFFSRX1_22  |     2|
|49    |    df1                |mdff_354    |     2|
|50    |  \data_o_reg[31]      |DFFSRX1_23  |     1|
|51    |    df1                |mdff_353    |     1|
|52    |  \data_o_reg[32]      |DFFSRX1_24  |     2|
|53    |    df1                |mdff_352    |     2|
|54    |  \data_o_reg[33]      |DFFSRX1_25  |     1|
|55    |    df1                |mdff_351    |     1|
|56    |  \data_o_reg[34]      |DFFSRX1_26  |     2|
|57    |    df1                |mdff_350    |     2|
|58    |  \data_o_reg[35]      |DFFSRX1_27  |     1|
|59    |    df1                |mdff_349    |     1|
|60    |  \data_o_reg[36]      |DFFSRX1_28  |     2|
|61    |    df1                |mdff_348    |     2|
|62    |  \data_o_reg[37]      |DFFSRX1_29  |     1|
|63    |    df1                |mdff_347    |     1|
|64    |  \data_o_reg[38]      |DFFSRX1_30  |     2|
|65    |    df1                |mdff_346    |     2|
|66    |  \data_o_reg[39]      |DFFSRX1_31  |     1|
|67    |    df1                |mdff_345    |     1|
|68    |  \data_o_reg[3]       |DFFSRX1_32  |     1|
|69    |    df1                |mdff_344    |     1|
|70    |  \data_o_reg[40]      |DFFSRX1_33  |     2|
|71    |    df1                |mdff_343    |     2|
|72    |  \data_o_reg[41]      |DFFSRX1_34  |     1|
|73    |    df1                |mdff_342    |     1|
|74    |  \data_o_reg[42]      |DFFSRX1_35  |     2|
|75    |    df1                |mdff_341    |     2|
|76    |  \data_o_reg[43]      |DFFSRX1_36  |     1|
|77    |    df1                |mdff_340    |     1|
|78    |  \data_o_reg[44]      |DFFSRX1_37  |     2|
|79    |    df1                |mdff_339    |     2|
|80    |  \data_o_reg[45]      |DFFSRX1_38  |     1|
|81    |    df1                |mdff_338    |     1|
|82    |  \data_o_reg[46]      |DFFSRX1_39  |     2|
|83    |    df1                |mdff_337    |     2|
|84    |  \data_o_reg[47]      |DFFSRX1_40  |     1|
|85    |    df1                |mdff_336    |     1|
|86    |  \data_o_reg[48]      |DFFSRX1_41  |     2|
|87    |    df1                |mdff_335    |     2|
|88    |  \data_o_reg[49]      |DFFSRX1_42  |     1|
|89    |    df1                |mdff_334    |     1|
|90    |  \data_o_reg[4]       |DFFSRX1_43  |     2|
|91    |    df1                |mdff_333    |     2|
|92    |  \data_o_reg[50]      |DFFSRX1_44  |     2|
|93    |    df1                |mdff_332    |     2|
|94    |  \data_o_reg[51]      |DFFSRX1_45  |     1|
|95    |    df1                |mdff_331    |     1|
|96    |  \data_o_reg[52]      |DFFSRX1_46  |     2|
|97    |    df1                |mdff_330    |     2|
|98    |  \data_o_reg[53]      |DFFSRX1_47  |     1|
|99    |    df1                |mdff_329    |     1|
|100   |  \data_o_reg[54]      |DFFSRX1_48  |     2|
|101   |    df1                |mdff_328    |     2|
|102   |  \data_o_reg[55]      |DFFSRX1_49  |     1|
|103   |    df1                |mdff_327    |     1|
|104   |  \data_o_reg[56]      |DFFSRX1_50  |     2|
|105   |    df1                |mdff_326    |     2|
|106   |  \data_o_reg[57]      |DFFSRX1_51  |     1|
|107   |    df1                |mdff_325    |     1|
|108   |  \data_o_reg[58]      |DFFSRX1_52  |     2|
|109   |    df1                |mdff_324    |     2|
|110   |  \data_o_reg[59]      |DFFSRX1_53  |     1|
|111   |    df1                |mdff_323    |     1|
|112   |  \data_o_reg[5]       |DFFSRX1_54  |     1|
|113   |    df1                |mdff_322    |     1|
|114   |  \data_o_reg[60]      |DFFSRX1_55  |     2|
|115   |    df1                |mdff_321    |     2|
|116   |  \data_o_reg[61]      |DFFSRX1_56  |     1|
|117   |    df1                |mdff_320    |     1|
|118   |  \data_o_reg[62]      |DFFSRX1_57  |     2|
|119   |    df1                |mdff_319    |     2|
|120   |  \data_o_reg[63]      |DFFSRX1_58  |     2|
|121   |    df1                |mdff_318    |     2|
|122   |  \data_o_reg[6]       |DFFSRX1_59  |     2|
|123   |    df1                |mdff_317    |     2|
|124   |  \data_o_reg[7]       |DFFSRX1_60  |     1|
|125   |    df1                |mdff_316    |     1|
|126   |  \data_o_reg[8]       |DFFSRX1_61  |     2|
|127   |    df1                |mdff_315    |     2|
|128   |  \data_o_reg[9]       |DFFSRX1_62  |     1|
|129   |    df1                |mdff_314    |     1|
|130   |  data_ready_reg       |DFFSRX1_63  |     2|
|131   |    df1                |mdff_313    |     2|
|132   |  \rd1_Key_o_reg[0]    |DFFSRX1_64  |     3|
|133   |    df1                |mdff_312    |     3|
|134   |  \rd1_Key_o_reg[10]   |DFFSRX1_65  |     3|
|135   |    df1                |mdff_311    |     3|
|136   |  \rd1_Key_o_reg[11]   |DFFSRX1_66  |     1|
|137   |    df1                |mdff_310    |     1|
|138   |  \rd1_Key_o_reg[12]   |DFFSRX1_67  |     3|
|139   |    df1                |mdff_309    |     3|
|140   |  \rd1_Key_o_reg[13]   |DFFSRX1_68  |     3|
|141   |    df1                |mdff_308    |     3|
|142   |  \rd1_Key_o_reg[14]   |DFFSRX1_69  |     1|
|143   |    df1                |mdff_307    |     1|
|144   |  \rd1_Key_o_reg[15]   |DFFSRX1_70  |     1|
|145   |    df1                |mdff_306    |     1|
|146   |  \rd1_Key_o_reg[16]   |DFFSRX1_71  |     1|
|147   |    df1                |mdff_305    |     1|
|148   |  \rd1_Key_o_reg[17]   |DFFSRX1_72  |     1|
|149   |    df1                |mdff_304    |     1|
|150   |  \rd1_Key_o_reg[18]   |DFFSRX1_73  |     1|
|151   |    df1                |mdff_303    |     1|
|152   |  \rd1_Key_o_reg[19]   |DFFSRX1_74  |     1|
|153   |    df1                |mdff_302    |     1|
|154   |  \rd1_Key_o_reg[1]    |DFFSRX1_75  |     1|
|155   |    df1                |mdff_301    |     1|
|156   |  \rd1_Key_o_reg[20]   |DFFSRX1_76  |     1|
|157   |    df1                |mdff_300    |     1|
|158   |  \rd1_Key_o_reg[21]   |DFFSRX1_77  |     3|
|159   |    df1                |mdff_299    |     3|
|160   |  \rd1_Key_o_reg[22]   |DFFSRX1_78  |     2|
|161   |    df1                |mdff_298    |     2|
|162   |  \rd1_Key_o_reg[23]   |DFFSRX1_79  |     1|
|163   |    df1                |mdff_297    |     1|
|164   |  \rd1_Key_o_reg[24]   |DFFSRX1_80  |     2|
|165   |    df1                |mdff_296    |     2|
|166   |  \rd1_Key_o_reg[25]   |DFFSRX1_81  |     3|
|167   |    df1                |mdff_295    |     3|
|168   |  \rd1_Key_o_reg[26]   |DFFSRX1_82  |     1|
|169   |    df1                |mdff_294    |     1|
|170   |  \rd1_Key_o_reg[27]   |DFFSRX1_83  |     3|
|171   |    df1                |mdff_293    |     3|
|172   |  \rd1_Key_o_reg[28]   |DFFSRX1_84  |     4|
|173   |    df1                |mdff_292    |     4|
|174   |  \rd1_Key_o_reg[29]   |DFFSRX1_85  |     1|
|175   |    df1                |mdff_291    |     1|
|176   |  \rd1_Key_o_reg[2]    |DFFSRX1_86  |     3|
|177   |    df1                |mdff_290    |     3|
|178   |  \rd1_Key_o_reg[30]   |DFFSRX1_87  |     1|
|179   |    df1                |mdff_289    |     1|
|180   |  \rd1_Key_o_reg[31]   |DFFSRX1_88  |     5|
|181   |    df1                |mdff_288    |     5|
|182   |  \rd1_Key_o_reg[32]   |DFFSRX1_89  |     1|
|183   |    df1                |mdff_287    |     1|
|184   |  \rd1_Key_o_reg[33]   |DFFSRX1_90  |     1|
|185   |    df1                |mdff_286    |     1|
|186   |  \rd1_Key_o_reg[34]   |DFFSRX1_91  |     1|
|187   |    df1                |mdff_285    |     1|
|188   |  \rd1_Key_o_reg[35]   |DFFSRX1_92  |     1|
|189   |    df1                |mdff_284    |     1|
|190   |  \rd1_Key_o_reg[36]   |DFFSRX1_93  |     3|
|191   |    df1                |mdff_283    |     3|
|192   |  \rd1_Key_o_reg[37]   |DFFSRX1_94  |     3|
|193   |    df1                |mdff_282    |     3|
|194   |  \rd1_Key_o_reg[38]   |DFFSRX1_95  |     3|
|195   |    df1                |mdff_281    |     3|
|196   |  \rd1_Key_o_reg[39]   |DFFSRX1_96  |     1|
|197   |    df1                |mdff_280    |     1|
|198   |  \rd1_Key_o_reg[3]    |DFFSRX1_97  |     1|
|199   |    df1                |mdff_279    |     1|
|200   |  \rd1_Key_o_reg[40]   |DFFSRX1_98  |     2|
|201   |    df1                |mdff_278    |     2|
|202   |  \rd1_Key_o_reg[41]   |DFFSRX1_99  |     1|
|203   |    df1                |mdff_277    |     1|
|204   |  \rd1_Key_o_reg[42]   |DFFSRX1_100 |     1|
|205   |    df1                |mdff_276    |     1|
|206   |  \rd1_Key_o_reg[43]   |DFFSRX1_101 |     1|
|207   |    df1                |mdff_275    |     1|
|208   |  \rd1_Key_o_reg[44]   |DFFSRX1_102 |     3|
|209   |    df1                |mdff_274    |     3|
|210   |  \rd1_Key_o_reg[45]   |DFFSRX1_103 |     2|
|211   |    df1                |mdff_273    |     2|
|212   |  \rd1_Key_o_reg[46]   |DFFSRX1_104 |     2|
|213   |    df1                |mdff_272    |     2|
|214   |  \rd1_Key_o_reg[47]   |DFFSRX1_105 |     5|
|215   |    df1                |mdff_271    |     5|
|216   |  \rd1_Key_o_reg[48]   |DFFSRX1_106 |     2|
|217   |    df1                |mdff_270    |     2|
|218   |  \rd1_Key_o_reg[49]   |DFFSRX1_107 |     3|
|219   |    df1                |mdff_269    |     3|
|220   |  \rd1_Key_o_reg[4]    |DFFSRX1_108 |     1|
|221   |    df1                |mdff_268    |     1|
|222   |  \rd1_Key_o_reg[50]   |DFFSRX1_109 |     2|
|223   |    df1                |mdff_267    |     2|
|224   |  \rd1_Key_o_reg[51]   |DFFSRX1_110 |     3|
|225   |    df1                |mdff_266    |     3|
|226   |  \rd1_Key_o_reg[52]   |DFFSRX1_111 |     1|
|227   |    df1                |mdff_265    |     1|
|228   |  \rd1_Key_o_reg[53]   |DFFSRX1_112 |     2|
|229   |    df1                |mdff_264    |     2|
|230   |  \rd1_Key_o_reg[54]   |DFFSRX1_113 |     5|
|231   |    df1                |mdff_263    |     5|
|232   |  \rd1_Key_o_reg[55]   |DFFSRX1_114 |     6|
|233   |    df1                |mdff_262    |     6|
|234   |  \rd1_Key_o_reg[5]    |DFFSRX1_115 |     1|
|235   |    df1                |mdff_261    |     1|
|236   |  \rd1_Key_o_reg[6]    |DFFSRX1_116 |     1|
|237   |    df1                |mdff_260    |     1|
|238   |  \rd1_Key_o_reg[7]    |DFFSRX1_117 |     1|
|239   |    df1                |mdff_259    |     1|
|240   |  \rd1_Key_o_reg[8]    |DFFSRX1_118 |     1|
|241   |    df1                |mdff_258    |     1|
|242   |  \rd1_Key_o_reg[9]    |DFFSRX1_119 |     2|
|243   |    df1                |mdff_257    |     2|
|244   |  \rd1_L_o_reg[0]      |DFFSRX1_120 |     1|
|245   |    df2                |mdff_256    |     1|
|246   |  \rd1_L_o_reg[10]     |DFFSRX1_121 |     1|
|247   |    df2                |mdff_255    |     1|
|248   |  \rd1_L_o_reg[11]     |DFFSRX1_122 |     1|
|249   |    df2                |mdff_254    |     1|
|250   |  \rd1_L_o_reg[12]     |DFFSRX1_123 |     1|
|251   |    df2                |mdff_253    |     1|
|252   |  \rd1_L_o_reg[13]     |DFFSRX1_124 |     1|
|253   |    df2                |mdff_252    |     1|
|254   |  \rd1_L_o_reg[14]     |DFFSRX1_125 |     1|
|255   |    df2                |mdff_251    |     1|
|256   |  \rd1_L_o_reg[15]     |DFFSRX1_126 |     1|
|257   |    df2                |mdff_250    |     1|
|258   |  \rd1_L_o_reg[16]     |DFFSRX1_127 |     1|
|259   |    df2                |mdff_249    |     1|
|260   |  \rd1_L_o_reg[17]     |DFFSRX1_128 |     1|
|261   |    df2                |mdff_248    |     1|
|262   |  \rd1_L_o_reg[18]     |DFFSRX1_129 |     1|
|263   |    df2                |mdff_247    |     1|
|264   |  \rd1_L_o_reg[19]     |DFFSRX1_130 |     1|
|265   |    df2                |mdff_246    |     1|
|266   |  \rd1_L_o_reg[1]      |DFFSRX1_131 |     1|
|267   |    df2                |mdff_245    |     1|
|268   |  \rd1_L_o_reg[20]     |DFFSRX1_132 |     1|
|269   |    df2                |mdff_244    |     1|
|270   |  \rd1_L_o_reg[21]     |DFFSRX1_133 |     1|
|271   |    df2                |mdff_243    |     1|
|272   |  \rd1_L_o_reg[22]     |DFFSRX1_134 |     1|
|273   |    df2                |mdff_242    |     1|
|274   |  \rd1_L_o_reg[23]     |DFFSRX1_135 |     1|
|275   |    df2                |mdff_241    |     1|
|276   |  \rd1_L_o_reg[24]     |DFFSRX1_136 |     1|
|277   |    df2                |mdff_240    |     1|
|278   |  \rd1_L_o_reg[25]     |DFFSRX1_137 |     1|
|279   |    df2                |mdff_239    |     1|
|280   |  \rd1_L_o_reg[26]     |DFFSRX1_138 |     1|
|281   |    df2                |mdff_238    |     1|
|282   |  \rd1_L_o_reg[27]     |DFFSRX1_139 |     1|
|283   |    df2                |mdff_237    |     1|
|284   |  \rd1_L_o_reg[28]     |DFFSRX1_140 |     1|
|285   |    df2                |mdff_236    |     1|
|286   |  \rd1_L_o_reg[29]     |DFFSRX1_141 |     1|
|287   |    df2                |mdff_235    |     1|
|288   |  \rd1_L_o_reg[2]      |DFFSRX1_142 |     1|
|289   |    df2                |mdff_234    |     1|
|290   |  \rd1_L_o_reg[30]     |DFFSRX1_143 |     1|
|291   |    df2                |mdff_233    |     1|
|292   |  \rd1_L_o_reg[31]     |DFFSRX1_144 |     1|
|293   |    df2                |mdff_232    |     1|
|294   |  \rd1_L_o_reg[3]      |DFFSRX1_145 |     1|
|295   |    df2                |mdff_231    |     1|
|296   |  \rd1_L_o_reg[4]      |DFFSRX1_146 |     1|
|297   |    df2                |mdff_230    |     1|
|298   |  \rd1_L_o_reg[5]      |DFFSRX1_147 |     1|
|299   |    df2                |mdff_229    |     1|
|300   |  \rd1_L_o_reg[6]      |DFFSRX1_148 |     1|
|301   |    df2                |mdff_228    |     1|
|302   |  \rd1_L_o_reg[7]      |DFFSRX1_149 |     1|
|303   |    df2                |mdff_227    |     1|
|304   |  \rd1_L_o_reg[8]      |DFFSRX1_150 |     1|
|305   |    df2                |mdff_226    |     1|
|306   |  \rd1_L_o_reg[9]      |DFFSRX1_151 |     1|
|307   |    df2                |mdff_225    |     1|
|308   |  \rd1_R_o_reg[0]      |DFFSRX1_152 |     1|
|309   |    df1                |mdff_224    |     1|
|310   |  \rd1_R_o_reg[10]     |DFFSRX1_153 |     1|
|311   |    df1                |mdff_223    |     1|
|312   |  \rd1_R_o_reg[11]     |DFFSRX1_154 |     1|
|313   |    df1                |mdff_222    |     1|
|314   |  \rd1_R_o_reg[12]     |DFFSRX1_155 |     1|
|315   |    df1                |mdff_221    |     1|
|316   |  \rd1_R_o_reg[13]     |DFFSRX1_156 |     1|
|317   |    df1                |mdff_220    |     1|
|318   |  \rd1_R_o_reg[14]     |DFFSRX1_157 |     1|
|319   |    df1                |mdff_219    |     1|
|320   |  \rd1_R_o_reg[15]     |DFFSRX1_158 |     1|
|321   |    df1                |mdff_218    |     1|
|322   |  \rd1_R_o_reg[16]     |DFFSRX1_159 |     1|
|323   |    df1                |mdff_217    |     1|
|324   |  \rd1_R_o_reg[17]     |DFFSRX1_160 |     1|
|325   |    df1                |mdff_216    |     1|
|326   |  \rd1_R_o_reg[18]     |DFFSRX1_161 |     1|
|327   |    df1                |mdff_215    |     1|
|328   |  \rd1_R_o_reg[19]     |DFFSRX1_162 |     1|
|329   |    df1                |mdff_214    |     1|
|330   |  \rd1_R_o_reg[1]      |DFFSRX1_163 |     1|
|331   |    df1                |mdff_213    |     1|
|332   |  \rd1_R_o_reg[20]     |DFFSRX1_164 |     1|
|333   |    df1                |mdff_212    |     1|
|334   |  \rd1_R_o_reg[21]     |DFFSRX1_165 |     1|
|335   |    df1                |mdff_211    |     1|
|336   |  \rd1_R_o_reg[22]     |DFFSRX1_166 |     1|
|337   |    df1                |mdff_210    |     1|
|338   |  \rd1_R_o_reg[23]     |DFFSRX1_167 |     1|
|339   |    df1                |mdff_209    |     1|
|340   |  \rd1_R_o_reg[24]     |DFFSRX1_168 |     1|
|341   |    df1                |mdff_208    |     1|
|342   |  \rd1_R_o_reg[25]     |DFFSRX1_169 |     1|
|343   |    df1                |mdff_207    |     1|
|344   |  \rd1_R_o_reg[26]     |DFFSRX1_170 |     1|
|345   |    df1                |mdff_206    |     1|
|346   |  \rd1_R_o_reg[27]     |DFFSRX1_171 |     1|
|347   |    df1                |mdff_205    |     1|
|348   |  \rd1_R_o_reg[28]     |DFFSRX1_172 |     1|
|349   |    df1                |mdff_204    |     1|
|350   |  \rd1_R_o_reg[29]     |DFFSRX1_173 |     1|
|351   |    df1                |mdff_203    |     1|
|352   |  \rd1_R_o_reg[2]      |DFFSRX1_174 |     1|
|353   |    df1                |mdff_202    |     1|
|354   |  \rd1_R_o_reg[30]     |DFFSRX1_175 |     1|
|355   |    df1                |mdff_201    |     1|
|356   |  \rd1_R_o_reg[31]     |DFFSRX1_176 |     1|
|357   |    df1                |mdff_200    |     1|
|358   |  \rd1_R_o_reg[3]      |DFFSRX1_177 |     1|
|359   |    df1                |mdff_199    |     1|
|360   |  \rd1_R_o_reg[4]      |DFFSRX1_178 |     1|
|361   |    df1                |mdff_198    |     1|
|362   |  \rd1_R_o_reg[5]      |DFFSRX1_179 |     1|
|363   |    df1                |mdff_197    |     1|
|364   |  \rd1_R_o_reg[6]      |DFFSRX1_180 |     1|
|365   |    df1                |mdff_196    |     1|
|366   |  \rd1_R_o_reg[7]      |DFFSRX1_181 |     1|
|367   |    df1                |mdff_195    |     1|
|368   |  \rd1_R_o_reg[8]      |DFFSRX1_182 |     1|
|369   |    df1                |mdff_194    |     1|
|370   |  \rd1_R_o_reg[9]      |DFFSRX1_183 |     1|
|371   |    df1                |mdff_193    |     1|
|372   |  ready_o_reg          |DFFSRX1_184 |     1|
|373   |    df1                |mdff_192    |     1|
|374   |  \stage1_iter_reg[0]  |DFFSRX1_185 |   297|
|375   |    df1                |mdff_191    |   297|
|376   |  \stage1_iter_reg[1]  |DFFSRX1_186 |     1|
|377   |    df1                |mdff_190    |     1|
|378   |  \stage1_iter_reg[2]  |DFFSRX1_187 |     2|
|379   |    df1                |mdff_189    |     2|
|380   |  \stage1_iter_reg[3]  |DFFSRX1_188 |    31|
|381   |    df1                |mdff        |    31|
+------+-----------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 10192 ; free virtual = 307582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 10306 ; free virtual = 307698
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2906.320 ; gain = 46.859 ; free physical = 10335 ; free virtual = 307727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.422 ; gain = 0.000 ; free physical = 11422 ; free virtual = 308706
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.422 ; gain = 0.000 ; free physical = 12202 ; free virtual = 309497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: db3845e7
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:59 . Memory (MB): peak = 2927.422 ; gain = 68.109 ; free physical = 12305 ; free virtual = 309597
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/util_temp_systemcdes_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/timing_temp_systemcdes_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2989.094 ; gain = 61.672 ; free physical = 22074 ; free virtual = 319775
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/power_temp_systemcdes_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/systemcdes/power_temp_systemcdes_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:02:16 2022...
real 160.06
user 157.31
sys 10.42
