# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:13:15 on Nov 25,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module StateMac
# -- Compiling module master
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	StateMac
# 	testbench
# End time: 22:13:15 on Nov 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs="+acc" testbench
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 22:13:15 on Nov 25,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# ** Error: (vsim-3033) Instantiation of 'stateMac' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top1/slave1 File: slave.v Line: 19
#         Searched libraries:
#             E:/3sem/verilog/RGR/proj/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 10
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:57 on Nov 25,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:14:57 on Nov 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs="+acc" testbench
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 22:13:15 on Nov 25,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# 
# add wave /testbench/clk
# add wave /testbench/sck
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix ASCII /testbench/top1/slave1/par_reg2
# add wave -radix ASCII /testbench/top1/slave1/shift_reg
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/i_sck
# add wave /testbench/top1/master1/i_rst_n
# add wave -radix hexadecimal /testbench/top1/master1/i_data
# add wave /testbench/top1/master1/i_load
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/o_mosi
# add wave /testbench/top1/master1/sck_detect
# 
#master register...............................................
# add wave -radix ASCII /testbench/top1/master1/shiftReg
# 
#front detector................................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(36)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 36
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/RGR/proj/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/RGR/proj/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:19 on Nov 25,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# ** Error: stateMac.v(22): (vlog-2730) Undefined variable: 'State'.
# -- Compiling module master
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# End time: 22:21:19 on Nov 25,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sim.do line 8
# E:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog stateMac.v master.v top.v count.v slave.v top_tb.v"
do sim.do
# transcript on
# if { [file exists "work"] } {
#     vdel -all
# }
# Error 31: Unable to unlink file "E:/3sem/verilog/RGR/proj/work/_lib.qdb".
# Error 133: Unable to remove directory "E:/3sem/verilog/RGR/proj/work".
# 
# vlib work
# 
# vlog stateMac.v master.v top.v count.v slave.v top_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:51 on Nov 25,2020
# vlog -reportprogress 300 stateMac.v master.v top.v count.v slave.v top_tb.v 
# -- Compiling module stateMac
# -- Compiling module master
# -- Compiling module top
# -- Compiling module count
# -- Compiling module slave
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:21:51 on Nov 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs="+acc" testbench
# End time: 22:21:53 on Nov 25,2020, Elapsed time: 0:08:38
# Errors: 2, Warnings: 0
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 22:21:53 on Nov 25,2020
# Loading work.testbench
# Loading work.top
# Loading work.master
# Loading work.slave
# Loading work.count
# Loading work.stateMac
# WARNING: No extended dataflow license exists
# 
# add wave /testbench/clk
# add wave /testbench/sck
# add wave /testbench/rst_n
# add wave /testbench/en
# add wave /testbench/mosi
# add wave /testbench/miso
# 
#state mac.....................................................
# add wave -radix unsigned /testbench/top1/slave1/MAC1/state
# add wave /testbench/top1/slave1/MAC1/o_en_write_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_par_reg
# add wave /testbench/top1/slave1/MAC1/o_en_write_word_to_shreg
# add wave /testbench/top1/slave1/MAC1/o_en_shift_reg
# add wave /testbench/top1/slave1/MAC1/o_en_miso
# add wave /testbench/top1/slave1/MAC1/o_en_count
# add wave /testbench/top1/slave1/MAC1/o_res_count
# add wave /testbench/top1/slave1/MAC1/o_inc_reg
# 
#counter.......................................................
# add wave -radix unsigned /testbench/top1/slave1/count1/counter
# 
#slave register................................................
# add wave -radix unsigned /testbench/top1/slave1/par_reg1
# add wave -radix ASCII /testbench/top1/slave1/par_reg2
# add wave -radix ASCII /testbench/top1/slave1/shift_reg
# add wave /testbench/top1/slave1/syn_reg_sck_ff
# add wave /testbench/top1/slave1/syn_reg_cs_ff
# 
# 
#master port...................................................
# add wave /testbench/top1/master1/i_clk
# add wave /testbench/top1/master1/i_sck
# add wave /testbench/top1/master1/i_rst_n
# add wave -radix hexadecimal /testbench/top1/master1/i_data
# add wave /testbench/top1/master1/i_load
# add wave /testbench/top1/master1/i_miso
# add wave /testbench/top1/master1/o_en
# add wave /testbench/top1/master1/o_mosi
# add wave /testbench/top1/master1/sck_detect
# 
#master register...............................................
# add wave -radix ASCII /testbench/top1/master1/shiftReg
# 
#front detector................................................
# add wave /testbench/top1/slave1/sck_detect
# add wave /testbench/top1/slave1/cs_detect
# 
# onbreak resume
# run -all
# ** Note: $finish    : top_tb.v(36)
#    Time: 250 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at top_tb.v line 36
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 262500 ns
# End time: 13:27:43 on Nov 26,2020, Elapsed time: 15:05:50
# Errors: 0, Warnings: 0
