<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1441366444460" xml:lang="en-us">
  <title class="- topic/title ">Memory-mapped debug registers</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the memory-mapped  debug registers and shows
    examples of how to use them.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
   
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="joh1440673283754.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Memory-mapped debug register summary</linktext><desc class="- topic/desc ">The following table shows the offset address for the registers that are     accessible from the external debug interface.</desc></link><link class="- topic/link " format="dita" href="lau1443606317499.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDCIDR0, External Debug Component Identification Register 0</linktext><desc class="- topic/desc ">The EDCIDR0 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606332515.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDCIDR1, External Debug Component Identification Register 1</linktext><desc class="- topic/desc ">The EDCIDR1 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606346197.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDCIDR2, External Debug Component Identification Register 2</linktext><desc class="- topic/desc ">The EDCIDR2 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606367264.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDCIDR3, External Debug Component Identification Register 3</linktext><desc class="- topic/desc ">The EDCIDR3 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606132096.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDDEVID, External Debug Device ID Register 0</linktext><desc class="- topic/desc ">The EDDEVID provides extra information for external debuggers about     features of the debug implementation.</desc></link><link class="- topic/link " format="dita" href="lau1443606145293.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDDEVID1, External Debug Device ID Register 1</linktext><desc class="- topic/desc ">The EDDEVID1 provides extra information for external debuggers about     features of the debug implementation.</desc></link><link class="- topic/link " format="dita" href="lau1443606199838.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDPIDR0, External Debug Peripheral Identification Register 0</linktext><desc class="- topic/desc ">The EDPIDR0 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606244615.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDPIDR1, External Debug Peripheral Identification Register 1</linktext><desc class="- topic/desc ">The EDPIDR1 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606257755.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDPIDR2, External Debug Peripheral Identification Register 2</linktext><desc class="- topic/desc ">The EDPIDR2 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606277314.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDPIDR3, External Debug Peripheral Identification Register 3</linktext><desc class="- topic/desc ">The EDPIDR3 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606290728.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDPIDR4, External Debug Peripheral Identification Register 4</linktext><desc class="- topic/desc ">The EDPIDR4 provides information to identify an external debug     component.</desc></link><link class="- topic/link " format="dita" href="lau1443606302857.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDPIDRn, External Debug Peripheral Identification Registers 5-7</linktext><desc class="- topic/desc ">No information is held in the Peripheral ID5, Peripheral ID6, and Peripheral ID7     Registers.</desc></link><link class="- topic/link " format="dita" href="pat1464890252201.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">EDRCR, External Debug Reserve Control Register</linktext><desc class="- topic/desc ">The EDRCR is part of the Debug registers functional group.</desc></link></linkpool></linkpool></related-links></reference>