// Seed: 1204959415
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  assign id_2 = id_1 ? 1 : {id_1, id_1};
  logic id_4;
  assign id_2 = 1;
  id_5(
      id_3
  );
endmodule
`define pp_4 0
