// Seed: 3878169460
module module_0;
  wire id_1 = id_1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    input wor id_12,
    output wand id_13
);
  logic [7:0] id_15;
  xor primCall (id_1, id_11, id_12, id_15, id_16, id_2, id_4, id_5, id_6, id_8, id_9);
  assign id_1 = id_12;
  assign id_15[1] = 1;
  supply0 id_16 = id_4;
  module_0 modCall_1 ();
endmodule
