// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_out_HH_
#define _dense_out_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "soft_max.h"
#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "dense_out_dense_omb6.h"
#include "dense_out_dense_oncg.h"
#include "dense_out_dense_aocq.h"

namespace ap_rtl {

struct dense_out : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > prediction_Addr_A;
    sc_out< sc_logic > prediction_EN_A;
    sc_out< sc_lv<4> > prediction_WEN_A;
    sc_out< sc_lv<32> > prediction_Din_A;
    sc_in< sc_lv<32> > prediction_Dout_A;
    sc_out< sc_lv<5> > dense_2_out_address0;
    sc_out< sc_logic > dense_2_out_ce0;
    sc_in< sc_lv<32> > dense_2_out_q0;
    sc_out< sc_lv<5> > dense_2_out_address1;
    sc_out< sc_logic > dense_2_out_ce1;
    sc_in< sc_lv<32> > dense_2_out_q1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    dense_out(sc_module_name name);
    SC_HAS_PROCESS(dense_out);

    ~dense_out();

    sc_trace_file* mVcdFile;

    dense_out_dense_omb6* dense_out_weights_U;
    dense_out_dense_oncg* dense_out_bias_U;
    dense_out_dense_aocq* dense_array_U;
    soft_max* grp_soft_max_fu_328;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U46;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U47;
    sc_signal< sc_lv<48> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > dense_out_weights_address0;
    sc_signal< sc_logic > dense_out_weights_ce0;
    sc_signal< sc_lv<32> > dense_out_weights_q0;
    sc_signal< sc_lv<4> > dense_out_bias_address0;
    sc_signal< sc_logic > dense_out_bias_ce0;
    sc_signal< sc_lv<32> > dense_out_bias_q0;
    sc_signal< sc_lv<32> > w_sum_0_0_reg_304;
    sc_signal< sc_lv<5> > f_0_0_reg_316;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state44_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln36_reg_938;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state45_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<32> > reg_353;
    sc_signal< sc_lv<32> > reg_358;
    sc_signal< sc_lv<32> > grp_fu_342_p2;
    sc_signal< sc_lv<32> > reg_364;
    sc_signal< sc_lv<32> > reg_369;
    sc_signal< sc_lv<32> > reg_375;
    sc_signal< sc_lv<32> > grp_fu_335_p2;
    sc_signal< sc_lv<32> > reg_380;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state17_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state21_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_state25_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_state29_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage30;
    sc_signal< bool > ap_block_state33_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage34;
    sc_signal< bool > ap_block_state37_pp0_stage34_iter0;
    sc_signal< bool > ap_block_pp0_stage34_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage38;
    sc_signal< bool > ap_block_state41_pp0_stage38_iter0;
    sc_signal< bool > ap_block_pp0_stage38_11001;
    sc_signal< sc_lv<1> > icmp_ln31_fu_385_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > d_fu_391_p2;
    sc_signal< sc_lv<4> > d_reg_909;
    sc_signal< sc_lv<64> > zext_ln38_fu_397_p1;
    sc_signal< sc_lv<64> > zext_ln38_reg_914;
    sc_signal< sc_lv<10> > zext_ln36_fu_401_p1;
    sc_signal< sc_lv<10> > zext_ln36_reg_920;
    sc_signal< sc_lv<9> > zext_ln36_6_fu_405_p1;
    sc_signal< sc_lv<9> > zext_ln36_6_reg_931;
    sc_signal< sc_lv<1> > icmp_ln36_fu_409_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln36_reg_938_pp0_iter1_reg;
    sc_signal< sc_lv<5> > or_ln36_fu_460_p2;
    sc_signal< sc_lv<5> > or_ln36_reg_952;
    sc_signal< sc_lv<6> > f_0_0_cast1_fu_471_p1;
    sc_signal< sc_lv<6> > f_0_0_cast1_reg_963;
    sc_signal< sc_lv<9> > add_ln38_5_fu_554_p2;
    sc_signal< sc_lv<9> > add_ln38_5_reg_978;
    sc_signal< sc_lv<6> > add_ln36_1_fu_559_p2;
    sc_signal< sc_lv<6> > add_ln36_1_reg_988;
    sc_signal< sc_lv<6> > add_ln36_2_fu_574_p2;
    sc_signal< sc_lv<6> > add_ln36_2_reg_1004;
    sc_signal< sc_lv<6> > add_ln36_3_fu_584_p2;
    sc_signal< sc_lv<6> > add_ln36_3_reg_1015;
    sc_signal< sc_lv<32> > dense_2_out_load_5_reg_1031;
    sc_signal< sc_lv<6> > add_ln36_4_fu_632_p2;
    sc_signal< sc_lv<6> > add_ln36_4_reg_1036;
    sc_signal< sc_lv<6> > add_ln36_5_fu_642_p2;
    sc_signal< sc_lv<6> > add_ln36_5_reg_1047;
    sc_signal< sc_lv<32> > tmp_4_2_reg_1058;
    sc_signal< sc_lv<32> > dense_2_out_load_7_reg_1068;
    sc_signal< sc_lv<6> > add_ln36_6_fu_690_p2;
    sc_signal< sc_lv<6> > add_ln36_6_reg_1073;
    sc_signal< sc_lv<6> > add_ln36_7_fu_700_p2;
    sc_signal< sc_lv<6> > add_ln36_7_reg_1084;
    sc_signal< sc_lv<32> > tmp_4_3_reg_1095;
    sc_signal< sc_lv<32> > dense_2_out_load_9_reg_1105;
    sc_signal< sc_lv<32> > tmp_4_5_reg_1115;
    sc_signal< sc_lv<32> > tmp_4_6_reg_1125;
    sc_signal< sc_lv<10> > add_ln38_19_fu_890_p2;
    sc_signal< sc_lv<10> > add_ln38_19_reg_1135;
    sc_signal< sc_lv<32> > tmp_4_7_reg_1140;
    sc_signal< sc_lv<32> > tmp_4_9_reg_1150;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<5> > add_ln36_8_fu_899_p2;
    sc_signal< sc_lv<5> > add_ln36_8_reg_1155;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage39;
    sc_signal< bool > ap_block_state42_pp0_stage39_iter0;
    sc_signal< bool > ap_block_pp0_stage39_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage39_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<4> > dense_array_address0;
    sc_signal< sc_logic > dense_array_ce0;
    sc_signal< sc_logic > dense_array_we0;
    sc_signal< sc_lv<32> > dense_array_q0;
    sc_signal< sc_logic > grp_soft_max_fu_328_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_328_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_328_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_328_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_328_dense_array_address0;
    sc_signal< sc_logic > grp_soft_max_fu_328_dense_array_ce0;
    sc_signal< sc_lv<32> > grp_soft_max_fu_328_prediction_Addr_A;
    sc_signal< sc_logic > grp_soft_max_fu_328_prediction_EN_A;
    sc_signal< sc_lv<4> > grp_soft_max_fu_328_prediction_WEN_A;
    sc_signal< sc_lv<32> > grp_soft_max_fu_328_prediction_Din_A;
    sc_signal< sc_lv<4> > d_0_reg_293;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_0_0_phi_fu_308_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_0_phi_fu_320_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_soft_max_fu_328_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<64> > zext_ln38_13_fu_455_p1;
    sc_signal< sc_lv<64> > zext_ln38_1_fu_415_p1;
    sc_signal< sc_lv<64> > zext_ln38_2_fu_466_p1;
    sc_signal< sc_lv<64> > zext_ln38_16_fu_508_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln38_3_fu_519_p1;
    sc_signal< sc_lv<64> > zext_ln38_4_fu_565_p1;
    sc_signal< sc_lv<64> > zext_ln38_19_fu_570_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln38_5_fu_579_p1;
    sc_signal< sc_lv<64> > zext_ln38_6_fu_589_p1;
    sc_signal< sc_lv<64> > zext_ln38_22_fu_627_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln38_7_fu_637_p1;
    sc_signal< sc_lv<64> > zext_ln38_8_fu_647_p1;
    sc_signal< sc_lv<64> > zext_ln38_25_fu_685_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln38_9_fu_695_p1;
    sc_signal< sc_lv<64> > zext_ln38_10_fu_705_p1;
    sc_signal< sc_lv<64> > zext_ln38_28_fu_743_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln38_31_fu_781_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln38_34_fu_819_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln38_37_fu_857_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > zext_ln38_40_fu_895_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<32> > grp_fu_335_p0;
    sc_signal< sc_lv<32> > grp_fu_335_p1;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage39;
    sc_signal< sc_lv<32> > grp_fu_342_p1;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<8> > tmp_2_fu_420_p3;
    sc_signal< sc_lv<6> > tmp_5_fu_432_p3;
    sc_signal< sc_lv<9> > zext_ln38_12_fu_440_p1;
    sc_signal< sc_lv<9> > zext_ln38_11_fu_428_p1;
    sc_signal< sc_lv<9> > add_ln38_fu_444_p2;
    sc_signal< sc_lv<9> > add_ln38_1_fu_450_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_475_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_486_p3;
    sc_signal< sc_lv<9> > zext_ln38_15_fu_493_p1;
    sc_signal< sc_lv<9> > zext_ln38_14_fu_482_p1;
    sc_signal< sc_lv<9> > add_ln38_2_fu_497_p2;
    sc_signal< sc_lv<9> > add_ln38_3_fu_503_p2;
    sc_signal< sc_lv<5> > add_ln36_fu_513_p2;
    sc_signal< sc_lv<8> > tmp_8_fu_524_p3;
    sc_signal< sc_lv<6> > tmp_9_fu_536_p3;
    sc_signal< sc_lv<9> > zext_ln38_18_fu_544_p1;
    sc_signal< sc_lv<9> > zext_ln38_17_fu_532_p1;
    sc_signal< sc_lv<9> > add_ln38_4_fu_548_p2;
    sc_signal< sc_lv<9> > tmp_10_fu_594_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_605_p3;
    sc_signal< sc_lv<10> > zext_ln38_21_fu_612_p1;
    sc_signal< sc_lv<10> > zext_ln38_20_fu_601_p1;
    sc_signal< sc_lv<10> > add_ln38_6_fu_616_p2;
    sc_signal< sc_lv<10> > add_ln38_7_fu_622_p2;
    sc_signal< sc_lv<9> > tmp_12_fu_652_p3;
    sc_signal< sc_lv<7> > tmp_13_fu_663_p3;
    sc_signal< sc_lv<10> > zext_ln38_24_fu_670_p1;
    sc_signal< sc_lv<10> > zext_ln38_23_fu_659_p1;
    sc_signal< sc_lv<10> > add_ln38_8_fu_674_p2;
    sc_signal< sc_lv<10> > add_ln38_9_fu_680_p2;
    sc_signal< sc_lv<9> > tmp_14_fu_710_p3;
    sc_signal< sc_lv<7> > tmp_15_fu_721_p3;
    sc_signal< sc_lv<10> > zext_ln38_27_fu_728_p1;
    sc_signal< sc_lv<10> > zext_ln38_26_fu_717_p1;
    sc_signal< sc_lv<10> > add_ln38_10_fu_732_p2;
    sc_signal< sc_lv<10> > add_ln38_11_fu_738_p2;
    sc_signal< sc_lv<9> > tmp_16_fu_748_p3;
    sc_signal< sc_lv<7> > tmp_17_fu_759_p3;
    sc_signal< sc_lv<10> > zext_ln38_30_fu_766_p1;
    sc_signal< sc_lv<10> > zext_ln38_29_fu_755_p1;
    sc_signal< sc_lv<10> > add_ln38_12_fu_770_p2;
    sc_signal< sc_lv<10> > add_ln38_13_fu_776_p2;
    sc_signal< sc_lv<9> > tmp_18_fu_786_p3;
    sc_signal< sc_lv<7> > tmp_19_fu_797_p3;
    sc_signal< sc_lv<10> > zext_ln38_33_fu_804_p1;
    sc_signal< sc_lv<10> > zext_ln38_32_fu_793_p1;
    sc_signal< sc_lv<10> > add_ln38_14_fu_808_p2;
    sc_signal< sc_lv<10> > add_ln38_15_fu_814_p2;
    sc_signal< sc_lv<9> > tmp_20_fu_824_p3;
    sc_signal< sc_lv<7> > tmp_21_fu_835_p3;
    sc_signal< sc_lv<10> > zext_ln38_36_fu_842_p1;
    sc_signal< sc_lv<10> > zext_ln38_35_fu_831_p1;
    sc_signal< sc_lv<10> > add_ln38_16_fu_846_p2;
    sc_signal< sc_lv<10> > add_ln38_17_fu_852_p2;
    sc_signal< sc_lv<9> > tmp_22_fu_862_p3;
    sc_signal< sc_lv<7> > tmp_23_fu_873_p3;
    sc_signal< sc_lv<10> > zext_ln38_39_fu_880_p1;
    sc_signal< sc_lv<10> > zext_ln38_38_fu_869_p1;
    sc_signal< sc_lv<10> > add_ln38_18_fu_884_p2;
    sc_signal< sc_lv<48> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state19_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_state20_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_state23_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_state24_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_state26_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_state27_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_state28_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_state30_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_state31_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_state32_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< bool > ap_block_state34_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< bool > ap_block_state35_pp0_stage32_iter0;
    sc_signal< bool > ap_block_pp0_stage32_subdone;
    sc_signal< bool > ap_block_state36_pp0_stage33_iter0;
    sc_signal< bool > ap_block_pp0_stage33_subdone;
    sc_signal< bool > ap_block_pp0_stage34_subdone;
    sc_signal< bool > ap_block_state38_pp0_stage35_iter0;
    sc_signal< bool > ap_block_pp0_stage35_subdone;
    sc_signal< bool > ap_block_state39_pp0_stage36_iter0;
    sc_signal< bool > ap_block_pp0_stage36_subdone;
    sc_signal< bool > ap_block_state40_pp0_stage37_iter0;
    sc_signal< bool > ap_block_pp0_stage37_subdone;
    sc_signal< bool > ap_block_pp0_stage38_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<48> ap_ST_fsm_state1;
    static const sc_lv<48> ap_ST_fsm_state2;
    static const sc_lv<48> ap_ST_fsm_pp0_stage0;
    static const sc_lv<48> ap_ST_fsm_pp0_stage1;
    static const sc_lv<48> ap_ST_fsm_pp0_stage2;
    static const sc_lv<48> ap_ST_fsm_pp0_stage3;
    static const sc_lv<48> ap_ST_fsm_pp0_stage4;
    static const sc_lv<48> ap_ST_fsm_pp0_stage5;
    static const sc_lv<48> ap_ST_fsm_pp0_stage6;
    static const sc_lv<48> ap_ST_fsm_pp0_stage7;
    static const sc_lv<48> ap_ST_fsm_pp0_stage8;
    static const sc_lv<48> ap_ST_fsm_pp0_stage9;
    static const sc_lv<48> ap_ST_fsm_pp0_stage10;
    static const sc_lv<48> ap_ST_fsm_pp0_stage11;
    static const sc_lv<48> ap_ST_fsm_pp0_stage12;
    static const sc_lv<48> ap_ST_fsm_pp0_stage13;
    static const sc_lv<48> ap_ST_fsm_pp0_stage14;
    static const sc_lv<48> ap_ST_fsm_pp0_stage15;
    static const sc_lv<48> ap_ST_fsm_pp0_stage16;
    static const sc_lv<48> ap_ST_fsm_pp0_stage17;
    static const sc_lv<48> ap_ST_fsm_pp0_stage18;
    static const sc_lv<48> ap_ST_fsm_pp0_stage19;
    static const sc_lv<48> ap_ST_fsm_pp0_stage20;
    static const sc_lv<48> ap_ST_fsm_pp0_stage21;
    static const sc_lv<48> ap_ST_fsm_pp0_stage22;
    static const sc_lv<48> ap_ST_fsm_pp0_stage23;
    static const sc_lv<48> ap_ST_fsm_pp0_stage24;
    static const sc_lv<48> ap_ST_fsm_pp0_stage25;
    static const sc_lv<48> ap_ST_fsm_pp0_stage26;
    static const sc_lv<48> ap_ST_fsm_pp0_stage27;
    static const sc_lv<48> ap_ST_fsm_pp0_stage28;
    static const sc_lv<48> ap_ST_fsm_pp0_stage29;
    static const sc_lv<48> ap_ST_fsm_pp0_stage30;
    static const sc_lv<48> ap_ST_fsm_pp0_stage31;
    static const sc_lv<48> ap_ST_fsm_pp0_stage32;
    static const sc_lv<48> ap_ST_fsm_pp0_stage33;
    static const sc_lv<48> ap_ST_fsm_pp0_stage34;
    static const sc_lv<48> ap_ST_fsm_pp0_stage35;
    static const sc_lv<48> ap_ST_fsm_pp0_stage36;
    static const sc_lv<48> ap_ST_fsm_pp0_stage37;
    static const sc_lv<48> ap_ST_fsm_pp0_stage38;
    static const sc_lv<48> ap_ST_fsm_pp0_stage39;
    static const sc_lv<48> ap_ST_fsm_state46;
    static const sc_lv<48> ap_ST_fsm_state47;
    static const sc_lv<48> ap_ST_fsm_state48;
    static const sc_lv<48> ap_ST_fsm_state49;
    static const sc_lv<48> ap_ST_fsm_state50;
    static const sc_lv<48> ap_ST_fsm_state51;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<5> ap_const_lv5_A;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln36_1_fu_559_p2();
    void thread_add_ln36_2_fu_574_p2();
    void thread_add_ln36_3_fu_584_p2();
    void thread_add_ln36_4_fu_632_p2();
    void thread_add_ln36_5_fu_642_p2();
    void thread_add_ln36_6_fu_690_p2();
    void thread_add_ln36_7_fu_700_p2();
    void thread_add_ln36_8_fu_899_p2();
    void thread_add_ln36_fu_513_p2();
    void thread_add_ln38_10_fu_732_p2();
    void thread_add_ln38_11_fu_738_p2();
    void thread_add_ln38_12_fu_770_p2();
    void thread_add_ln38_13_fu_776_p2();
    void thread_add_ln38_14_fu_808_p2();
    void thread_add_ln38_15_fu_814_p2();
    void thread_add_ln38_16_fu_846_p2();
    void thread_add_ln38_17_fu_852_p2();
    void thread_add_ln38_18_fu_884_p2();
    void thread_add_ln38_19_fu_890_p2();
    void thread_add_ln38_1_fu_450_p2();
    void thread_add_ln38_2_fu_497_p2();
    void thread_add_ln38_3_fu_503_p2();
    void thread_add_ln38_4_fu_548_p2();
    void thread_add_ln38_5_fu_554_p2();
    void thread_add_ln38_6_fu_616_p2();
    void thread_add_ln38_7_fu_622_p2();
    void thread_add_ln38_8_fu_674_p2();
    void thread_add_ln38_9_fu_680_p2();
    void thread_add_ln38_fu_444_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage34();
    void thread_ap_CS_fsm_pp0_stage35();
    void thread_ap_CS_fsm_pp0_stage38();
    void thread_ap_CS_fsm_pp0_stage39();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage32_subdone();
    void thread_ap_block_pp0_stage33_subdone();
    void thread_ap_block_pp0_stage34_11001();
    void thread_ap_block_pp0_stage34_subdone();
    void thread_ap_block_pp0_stage35();
    void thread_ap_block_pp0_stage35_subdone();
    void thread_ap_block_pp0_stage36_subdone();
    void thread_ap_block_pp0_stage37_subdone();
    void thread_ap_block_pp0_stage38_11001();
    void thread_ap_block_pp0_stage38_subdone();
    void thread_ap_block_pp0_stage39();
    void thread_ap_block_pp0_stage39_11001();
    void thread_ap_block_pp0_stage39_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage17_iter0();
    void thread_ap_block_state21_pp0_stage18_iter0();
    void thread_ap_block_state22_pp0_stage19_iter0();
    void thread_ap_block_state23_pp0_stage20_iter0();
    void thread_ap_block_state24_pp0_stage21_iter0();
    void thread_ap_block_state25_pp0_stage22_iter0();
    void thread_ap_block_state26_pp0_stage23_iter0();
    void thread_ap_block_state27_pp0_stage24_iter0();
    void thread_ap_block_state28_pp0_stage25_iter0();
    void thread_ap_block_state29_pp0_stage26_iter0();
    void thread_ap_block_state30_pp0_stage27_iter0();
    void thread_ap_block_state31_pp0_stage28_iter0();
    void thread_ap_block_state32_pp0_stage29_iter0();
    void thread_ap_block_state33_pp0_stage30_iter0();
    void thread_ap_block_state34_pp0_stage31_iter0();
    void thread_ap_block_state35_pp0_stage32_iter0();
    void thread_ap_block_state36_pp0_stage33_iter0();
    void thread_ap_block_state37_pp0_stage34_iter0();
    void thread_ap_block_state38_pp0_stage35_iter0();
    void thread_ap_block_state39_pp0_stage36_iter0();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state40_pp0_stage37_iter0();
    void thread_ap_block_state41_pp0_stage38_iter0();
    void thread_ap_block_state42_pp0_stage39_iter0();
    void thread_ap_block_state43_pp0_stage0_iter1();
    void thread_ap_block_state44_pp0_stage1_iter1();
    void thread_ap_block_state45_pp0_stage2_iter1();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_0_phi_fu_320_p4();
    void thread_ap_phi_mux_w_sum_0_0_phi_fu_308_p4();
    void thread_ap_ready();
    void thread_d_fu_391_p2();
    void thread_dense_2_out_address0();
    void thread_dense_2_out_address1();
    void thread_dense_2_out_ce0();
    void thread_dense_2_out_ce1();
    void thread_dense_array_address0();
    void thread_dense_array_ce0();
    void thread_dense_array_we0();
    void thread_dense_out_bias_address0();
    void thread_dense_out_bias_ce0();
    void thread_dense_out_weights_address0();
    void thread_dense_out_weights_ce0();
    void thread_f_0_0_cast1_fu_471_p1();
    void thread_grp_fu_335_p0();
    void thread_grp_fu_335_p1();
    void thread_grp_fu_342_p1();
    void thread_grp_soft_max_fu_328_ap_start();
    void thread_icmp_ln31_fu_385_p2();
    void thread_icmp_ln36_fu_409_p2();
    void thread_or_ln36_fu_460_p2();
    void thread_prediction_Addr_A();
    void thread_prediction_Din_A();
    void thread_prediction_EN_A();
    void thread_prediction_WEN_A();
    void thread_tmp_10_fu_594_p3();
    void thread_tmp_11_fu_605_p3();
    void thread_tmp_12_fu_652_p3();
    void thread_tmp_13_fu_663_p3();
    void thread_tmp_14_fu_710_p3();
    void thread_tmp_15_fu_721_p3();
    void thread_tmp_16_fu_748_p3();
    void thread_tmp_17_fu_759_p3();
    void thread_tmp_18_fu_786_p3();
    void thread_tmp_19_fu_797_p3();
    void thread_tmp_20_fu_824_p3();
    void thread_tmp_21_fu_835_p3();
    void thread_tmp_22_fu_862_p3();
    void thread_tmp_23_fu_873_p3();
    void thread_tmp_2_fu_420_p3();
    void thread_tmp_5_fu_432_p3();
    void thread_tmp_6_fu_475_p3();
    void thread_tmp_7_fu_486_p3();
    void thread_tmp_8_fu_524_p3();
    void thread_tmp_9_fu_536_p3();
    void thread_zext_ln36_6_fu_405_p1();
    void thread_zext_ln36_fu_401_p1();
    void thread_zext_ln38_10_fu_705_p1();
    void thread_zext_ln38_11_fu_428_p1();
    void thread_zext_ln38_12_fu_440_p1();
    void thread_zext_ln38_13_fu_455_p1();
    void thread_zext_ln38_14_fu_482_p1();
    void thread_zext_ln38_15_fu_493_p1();
    void thread_zext_ln38_16_fu_508_p1();
    void thread_zext_ln38_17_fu_532_p1();
    void thread_zext_ln38_18_fu_544_p1();
    void thread_zext_ln38_19_fu_570_p1();
    void thread_zext_ln38_1_fu_415_p1();
    void thread_zext_ln38_20_fu_601_p1();
    void thread_zext_ln38_21_fu_612_p1();
    void thread_zext_ln38_22_fu_627_p1();
    void thread_zext_ln38_23_fu_659_p1();
    void thread_zext_ln38_24_fu_670_p1();
    void thread_zext_ln38_25_fu_685_p1();
    void thread_zext_ln38_26_fu_717_p1();
    void thread_zext_ln38_27_fu_728_p1();
    void thread_zext_ln38_28_fu_743_p1();
    void thread_zext_ln38_29_fu_755_p1();
    void thread_zext_ln38_2_fu_466_p1();
    void thread_zext_ln38_30_fu_766_p1();
    void thread_zext_ln38_31_fu_781_p1();
    void thread_zext_ln38_32_fu_793_p1();
    void thread_zext_ln38_33_fu_804_p1();
    void thread_zext_ln38_34_fu_819_p1();
    void thread_zext_ln38_35_fu_831_p1();
    void thread_zext_ln38_36_fu_842_p1();
    void thread_zext_ln38_37_fu_857_p1();
    void thread_zext_ln38_38_fu_869_p1();
    void thread_zext_ln38_39_fu_880_p1();
    void thread_zext_ln38_3_fu_519_p1();
    void thread_zext_ln38_40_fu_895_p1();
    void thread_zext_ln38_4_fu_565_p1();
    void thread_zext_ln38_5_fu_579_p1();
    void thread_zext_ln38_6_fu_589_p1();
    void thread_zext_ln38_7_fu_637_p1();
    void thread_zext_ln38_8_fu_647_p1();
    void thread_zext_ln38_9_fu_695_p1();
    void thread_zext_ln38_fu_397_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
