

================================================================
== Vivado HLS Report for 'block_mmult'
================================================================
* Date:           Thu Mar 14 11:10:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        block_mmult
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  220512449|  220512449|  220512449|  220512449|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-------+-------+-------+-------+---------+
        |                    |         |    Latency    |    Interval   | Pipeline|
        |      Instance      |  Module |  min  |  max  |  min  |  max  |   Type  |
        +--------------------+---------+-------+-------+-------+-------+---------+
        |grp_matxvec_fu_481  |matxvec  |  13393|  13393|  13393|  13393|   none  |
        +--------------------+---------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |             |        Latency        | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  220512448|  220512448|  13782028|          -|          -|     16|    no    |
        | + Loop 1.1  |      65544|      65544|        10|          1|          1|  65536|    yes   |
        | + Loop 1.2  |   13716480|   13716480|     13395|          -|          -|   1024|    no    |
        +-------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	13  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	3  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	2  / (exitcond)
15 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%C_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C_offset)"   --->   Operation 16 'read' 'C_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_offset)"   --->   Operation 17 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_offset)"   --->   Operation 18 'read' 'A_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_offset5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %C_offset_read, i32 2, i32 31)"   --->   Operation 19 'partselect' 'C_offset5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_offset_read, i32 2, i32 31)"   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i30 %tmp to i31"   --->   Operation 21 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_offset1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_offset_read, i32 2, i32 31)"   --->   Operation 22 'partselect' 'A_offset1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %C), !map !12"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %B), !map !18"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %A), !map !22"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @block_mmult_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%b_0 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 27 'alloca' 'b_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%b_1 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 28 'alloca' 'b_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%b_2 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 29 'alloca' 'b_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%b_3 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 30 'alloca' 'b_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%b_4 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 31 'alloca' 'b_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%b_5 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 32 'alloca' 'b_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%b_6 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 33 'alloca' 'b_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%b_7 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 34 'alloca' 'b_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%b_8 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 35 'alloca' 'b_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%b_9 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 36 'alloca' 'b_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%b_10 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 37 'alloca' 'b_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%b_11 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 38 'alloca' 'b_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%b_12 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 39 'alloca' 'b_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%b_13 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 40 'alloca' 'b_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%b_14 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 41 'alloca' 'b_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%b_15 = alloca [4096 x float], align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:78]   --->   Operation 42 'alloca' 'b_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [2 x i8]* @p_str5, [7 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %B, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [2 x i8]* @p_str7, [7 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %C, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [2 x i8]* @p_str8, [7 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:77]   --->   Operation 46 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %.loopexit" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_2, %.loopexit.loopexit ]"   --->   Operation 48 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %k, -16" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 49 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%k_2 = add i5 %k, 1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 51 'add' 'k_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %k to i4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:84]   --->   Operation 53 'trunc' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 54 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:103]   --->   Operation 55 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %1 ], [ %indvar_flatten_next, %3 ]"   --->   Operation 56 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %1 ], [ %i_cast6_mid2_v, %3 ]" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 58 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i11 %i to i10" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 59 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i4.i6(i10 %tmp_2, i4 %tmp_1, i6 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 60 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i17 %indvar_flatten, -65536"   --->   Operation 61 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.10ns)   --->   "%indvar_flatten_next = add i17 1, %indvar_flatten"   --->   Operation 62 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader8"   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.63ns)   --->   "%i_1 = add i11 1, %i" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 64 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -64" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 65 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%j_mid2 = select i1 %exitcond1, i7 0, i7 %j" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 66 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.69ns)   --->   "%i_cast6_mid2_v = select i1 %exitcond1, i11 %i_1, i11 %i" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 67 'select' 'i_cast6_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_3 = trunc i11 %i_1 to i10" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 68 'trunc' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_9_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i4.i6(i10 %tmp_3, i4 %tmp_1, i6 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 69 'bitconcatenate' 'tmp_9_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_4 = select i1 %exitcond1, i20 %tmp_9_mid1, i20 %tmp_9" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 70 'select' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node B4_sum7)   --->   "%tmp_10_mid2_cast = zext i20 %tmp_4 to i31" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 71 'zext' 'tmp_10_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.49ns) (out node of the LUT)   --->   "%B4_sum7 = add i31 %tmp_10_mid2_cast, %tmp_15_cast" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 72 'add' 'B4_sum7' <Predicate = (!exitcond_flatten)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i17 %indvar_flatten to i6"   --->   Operation 73 'trunc' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = call i17 @_ssdm_op_BitConcatenate.i17.i11.i6(i11 0, i6 %tmp_5)"   --->   Operation 74 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.43ns)   --->   "%tmp_7 = icmp eq i17 %tmp_6, 0"   --->   Operation 75 'icmp' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %ReqBB, label %BurstBB"   --->   Operation 76 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j_mid2, i32 2, i32 6)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 77 'partselect' 'arrayNo_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i7 %j_mid2 to i2" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 78 'trunc' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.42ns)   --->   "switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 79 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.42>
ST_3 : Operation 80 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_mid2, 1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 80 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:91]   --->   Operation 81 'specregionbegin' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:93]   --->   Operation 82 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%B4_sum7_cast = zext i31 %B4_sum7 to i32" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 83 'zext' 'B4_sum7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%B_addr = getelementptr float* %B, i32 %B4_sum7_cast" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 84 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 85 [7/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 85 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8) nounwind" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:95]   --->   Operation 86 'specregionend' 'empty_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:90]   --->   Operation 87 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [6/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 88 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 89 [5/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 89 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [4/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 90 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [3/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 91 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 92 [2/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 92 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [1/7] (7.30ns)   --->   "%B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 64)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 93 'readreq' 'B_addr_1_rd_req' <Predicate = (tmp_7)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 94 'br' <Predicate = (tmp_7)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 95 [1/1] (7.30ns)   --->   "%B_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %B_addr)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 95 'read' 'B_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %i_cast6_mid2_v, i2 %tmp_10)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:87]   --->   Operation 96 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = zext i13 %tmp_11 to i32" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 97 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [4096 x float]* %b_0, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 98 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [4096 x float]* %b_1, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 99 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [4096 x float]* %b_2, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 100 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [4096 x float]* %b_3, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 101 'getelementptr' 'b_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [4096 x float]* %b_4, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 102 'getelementptr' 'b_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [4096 x float]* %b_5, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 103 'getelementptr' 'b_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [4096 x float]* %b_6, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 104 'getelementptr' 'b_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [4096 x float]* %b_7, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 105 'getelementptr' 'b_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [4096 x float]* %b_8, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 106 'getelementptr' 'b_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [4096 x float]* %b_9, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 107 'getelementptr' 'b_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [4096 x float]* %b_10, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 108 'getelementptr' 'b_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [4096 x float]* %b_11, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 109 'getelementptr' 'b_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [4096 x float]* %b_12, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 110 'getelementptr' 'b_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [4096 x float]* %b_13, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 111 'getelementptr' 'b_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [4096 x float]* %b_14, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 112 'getelementptr' 'b_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [4096 x float]* %b_15, i32 0, i32 %tmp_12" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 113 'getelementptr' 'b_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_14_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 114 'store' <Predicate = (arrayNo_cast == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 115 'br' <Predicate = (arrayNo_cast == 14)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_13_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 116 'store' <Predicate = (arrayNo_cast == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 117 'br' <Predicate = (arrayNo_cast == 13)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_12_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 118 'store' <Predicate = (arrayNo_cast == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 119 'br' <Predicate = (arrayNo_cast == 12)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_11_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 120 'store' <Predicate = (arrayNo_cast == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 121 'br' <Predicate = (arrayNo_cast == 11)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_10_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 122 'store' <Predicate = (arrayNo_cast == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 123 'br' <Predicate = (arrayNo_cast == 10)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_9_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 124 'store' <Predicate = (arrayNo_cast == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 125 'br' <Predicate = (arrayNo_cast == 9)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_8_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 126 'store' <Predicate = (arrayNo_cast == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 127 'br' <Predicate = (arrayNo_cast == 8)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_7_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 128 'store' <Predicate = (arrayNo_cast == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 129 'br' <Predicate = (arrayNo_cast == 7)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_6_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 130 'store' <Predicate = (arrayNo_cast == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 131 'br' <Predicate = (arrayNo_cast == 6)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_5_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 132 'store' <Predicate = (arrayNo_cast == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 133 'br' <Predicate = (arrayNo_cast == 5)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_4_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 134 'store' <Predicate = (arrayNo_cast == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 135 'br' <Predicate = (arrayNo_cast == 4)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_3_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 136 'store' <Predicate = (arrayNo_cast == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 137 'br' <Predicate = (arrayNo_cast == 3)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_2_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 138 'store' <Predicate = (arrayNo_cast == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 139 'br' <Predicate = (arrayNo_cast == 2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_1_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 140 'store' <Predicate = (arrayNo_cast == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 141 'br' <Predicate = (arrayNo_cast == 1)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_0_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 142 'store' <Predicate = (arrayNo_cast == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 143 'br' <Predicate = (arrayNo_cast == 0)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (3.25ns)   --->   "store float %B_addr_read, float* %b_15_addr, align 4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 144 'store' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "br label %3" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:94]   --->   Operation 145 'br' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.76>
ST_13 : Operation 146 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 4> <Delay = 2.49>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%p = phi i11 [ %p_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 147 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %p, -1024" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 148 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 149 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (1.63ns)   --->   "%p_1 = add i11 %p, 1" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 150 'add' 'p_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %4" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i11 %p to i10" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 152 'trunc' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_13, i10 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 153 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%sum6 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i4.i6(i10 %tmp_13, i4 %tmp_1, i6 0)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 154 'bitconcatenate' 'sum6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 155 [2/2] (2.49ns)   --->   "call fastcc void @matxvec(float* %A, i30 %A_offset1, i20 %tmp_s, [4096 x float]* nocapture %b_0, [4096 x float]* nocapture %b_1, [4096 x float]* nocapture %b_2, [4096 x float]* nocapture %b_3, [4096 x float]* nocapture %b_4, [4096 x float]* nocapture %b_5, [4096 x float]* nocapture %b_6, [4096 x float]* nocapture %b_7, [4096 x float]* nocapture %b_8, [4096 x float]* nocapture %b_9, [4096 x float]* nocapture %b_10, [4096 x float]* nocapture %b_11, [4096 x float]* nocapture %b_12, [4096 x float]* nocapture %b_13, [4096 x float]* nocapture %b_14, [4096 x float]* nocapture %b_15, float* %C, i30 %C_offset5, i20 %sum6)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 155 'call' <Predicate = (!exitcond)> <Delay = 2.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 156 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @matxvec(float* %A, i30 %A_offset1, i20 %tmp_s, [4096 x float]* nocapture %b_0, [4096 x float]* nocapture %b_1, [4096 x float]* nocapture %b_2, [4096 x float]* nocapture %b_3, [4096 x float]* nocapture %b_4, [4096 x float]* nocapture %b_5, [4096 x float]* nocapture %b_6, [4096 x float]* nocapture %b_7, [4096 x float]* nocapture %b_8, [4096 x float]* nocapture %b_9, [4096 x float]* nocapture %b_10, [4096 x float]* nocapture %b_11, [4096 x float]* nocapture %b_12, [4096 x float]* nocapture %b_13, [4096 x float]* nocapture %b_14, [4096 x float]* nocapture %b_15, float* %C, i30 %C_offset5, i20 %sum6)" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:100]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Users/Naimu/workspace/lab_2/src/block_mmult.cpp:98]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_offset_read       (read             ) [ 0000000000000000]
B_offset_read       (read             ) [ 0000000000000000]
A_offset_read       (read             ) [ 0000000000000000]
C_offset5           (partselect       ) [ 0011111111111111]
tmp                 (partselect       ) [ 0000000000000000]
tmp_15_cast         (zext             ) [ 0011111111111111]
A_offset1           (partselect       ) [ 0011111111111111]
StgValue_23         (specbitsmap      ) [ 0000000000000000]
StgValue_24         (specbitsmap      ) [ 0000000000000000]
StgValue_25         (specbitsmap      ) [ 0000000000000000]
StgValue_26         (spectopmodule    ) [ 0000000000000000]
b_0                 (alloca           ) [ 0011111111111111]
b_1                 (alloca           ) [ 0011111111111111]
b_2                 (alloca           ) [ 0011111111111111]
b_3                 (alloca           ) [ 0011111111111111]
b_4                 (alloca           ) [ 0011111111111111]
b_5                 (alloca           ) [ 0011111111111111]
b_6                 (alloca           ) [ 0011111111111111]
b_7                 (alloca           ) [ 0011111111111111]
b_8                 (alloca           ) [ 0011111111111111]
b_9                 (alloca           ) [ 0011111111111111]
b_10                (alloca           ) [ 0011111111111111]
b_11                (alloca           ) [ 0011111111111111]
b_12                (alloca           ) [ 0011111111111111]
b_13                (alloca           ) [ 0011111111111111]
b_14                (alloca           ) [ 0011111111111111]
b_15                (alloca           ) [ 0011111111111111]
StgValue_43         (specinterface    ) [ 0000000000000000]
StgValue_44         (specinterface    ) [ 0000000000000000]
StgValue_45         (specinterface    ) [ 0000000000000000]
StgValue_46         (speclatency      ) [ 0000000000000000]
StgValue_47         (br               ) [ 0111111111111111]
k                   (phi              ) [ 0010000000000000]
exitcond3           (icmp             ) [ 0011111111111111]
empty               (speclooptripcount) [ 0000000000000000]
k_2                 (add              ) [ 0111111111111111]
StgValue_52         (br               ) [ 0000000000000000]
tmp_1               (trunc            ) [ 0001111111111111]
StgValue_54         (br               ) [ 0011111111111111]
StgValue_55         (ret              ) [ 0000000000000000]
indvar_flatten      (phi              ) [ 0001011111111000]
i                   (phi              ) [ 0001011111111000]
j                   (phi              ) [ 0001011111111000]
tmp_2               (trunc            ) [ 0000000000000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000]
exitcond_flatten    (icmp             ) [ 0011111111111111]
indvar_flatten_next (add              ) [ 0011111111111111]
StgValue_63         (br               ) [ 0000000000000000]
i_1                 (add              ) [ 0000000000000000]
exitcond1           (icmp             ) [ 0000000000000000]
j_mid2              (select           ) [ 0000000000000000]
i_cast6_mid2_v      (select           ) [ 0011111111111111]
tmp_3               (trunc            ) [ 0000000000000000]
tmp_9_mid1          (bitconcatenate   ) [ 0000000000000000]
tmp_4               (select           ) [ 0000000000000000]
tmp_10_mid2_cast    (zext             ) [ 0000000000000000]
B4_sum7             (add              ) [ 0001100000000000]
tmp_5               (trunc            ) [ 0000000000000000]
tmp_6               (bitconcatenate   ) [ 0000000000000000]
tmp_7               (icmp             ) [ 0001111111100000]
StgValue_76         (br               ) [ 0000000000000000]
arrayNo_cast        (partselect       ) [ 0001111111111000]
tmp_10              (trunc            ) [ 0001111111111000]
StgValue_79         (switch           ) [ 0000000000000000]
j_1                 (add              ) [ 0011111111111111]
tmp_8               (specregionbegin  ) [ 0000000000000000]
StgValue_82         (specpipeline     ) [ 0000000000000000]
B4_sum7_cast        (zext             ) [ 0000000000000000]
B_addr              (getelementptr    ) [ 0001011111110000]
empty_11            (specregionend    ) [ 0000000000000000]
StgValue_87         (br               ) [ 0011111111111111]
B_addr_1_rd_req     (readreq          ) [ 0000000000000000]
StgValue_94         (br               ) [ 0000000000000000]
B_addr_read         (read             ) [ 0001000000001000]
tmp_11              (bitconcatenate   ) [ 0000000000000000]
tmp_12              (zext             ) [ 0000000000000000]
b_0_addr            (getelementptr    ) [ 0000000000000000]
b_1_addr            (getelementptr    ) [ 0000000000000000]
b_2_addr            (getelementptr    ) [ 0000000000000000]
b_3_addr            (getelementptr    ) [ 0000000000000000]
b_4_addr            (getelementptr    ) [ 0000000000000000]
b_5_addr            (getelementptr    ) [ 0000000000000000]
b_6_addr            (getelementptr    ) [ 0000000000000000]
b_7_addr            (getelementptr    ) [ 0000000000000000]
b_8_addr            (getelementptr    ) [ 0000000000000000]
b_9_addr            (getelementptr    ) [ 0000000000000000]
b_10_addr           (getelementptr    ) [ 0000000000000000]
b_11_addr           (getelementptr    ) [ 0000000000000000]
b_12_addr           (getelementptr    ) [ 0000000000000000]
b_13_addr           (getelementptr    ) [ 0000000000000000]
b_14_addr           (getelementptr    ) [ 0000000000000000]
b_15_addr           (getelementptr    ) [ 0000000000000000]
StgValue_114        (store            ) [ 0000000000000000]
StgValue_115        (br               ) [ 0000000000000000]
StgValue_116        (store            ) [ 0000000000000000]
StgValue_117        (br               ) [ 0000000000000000]
StgValue_118        (store            ) [ 0000000000000000]
StgValue_119        (br               ) [ 0000000000000000]
StgValue_120        (store            ) [ 0000000000000000]
StgValue_121        (br               ) [ 0000000000000000]
StgValue_122        (store            ) [ 0000000000000000]
StgValue_123        (br               ) [ 0000000000000000]
StgValue_124        (store            ) [ 0000000000000000]
StgValue_125        (br               ) [ 0000000000000000]
StgValue_126        (store            ) [ 0000000000000000]
StgValue_127        (br               ) [ 0000000000000000]
StgValue_128        (store            ) [ 0000000000000000]
StgValue_129        (br               ) [ 0000000000000000]
StgValue_130        (store            ) [ 0000000000000000]
StgValue_131        (br               ) [ 0000000000000000]
StgValue_132        (store            ) [ 0000000000000000]
StgValue_133        (br               ) [ 0000000000000000]
StgValue_134        (store            ) [ 0000000000000000]
StgValue_135        (br               ) [ 0000000000000000]
StgValue_136        (store            ) [ 0000000000000000]
StgValue_137        (br               ) [ 0000000000000000]
StgValue_138        (store            ) [ 0000000000000000]
StgValue_139        (br               ) [ 0000000000000000]
StgValue_140        (store            ) [ 0000000000000000]
StgValue_141        (br               ) [ 0000000000000000]
StgValue_142        (store            ) [ 0000000000000000]
StgValue_143        (br               ) [ 0000000000000000]
StgValue_144        (store            ) [ 0000000000000000]
StgValue_145        (br               ) [ 0000000000000000]
StgValue_146        (br               ) [ 0011111111111111]
p                   (phi              ) [ 0000000000000010]
exitcond            (icmp             ) [ 0011111111111111]
empty_12            (speclooptripcount) [ 0000000000000000]
p_1                 (add              ) [ 0011111111111111]
StgValue_151        (br               ) [ 0000000000000000]
tmp_13              (trunc            ) [ 0000000000000000]
tmp_s               (bitconcatenate   ) [ 0000000000000001]
sum6                (bitconcatenate   ) [ 0000000000000001]
StgValue_156        (br               ) [ 0111111111111111]
StgValue_157        (call             ) [ 0000000000000000]
StgValue_158        (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_mmult_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matxvec"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="b_0_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_1_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="b_2_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="b_3_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="b_4_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="b_5_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_6_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_7_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="b_8_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="b_9_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_9/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="b_10_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_10/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="b_11_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_11/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="b_12_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="b_13_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_13/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="b_14_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_14/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="b_15_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_15/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="C_offset_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_offset_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_offset_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="A_offset_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_offset_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="B_addr_read_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="7"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_addr_read/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="b_0_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="13" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="b_1_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="13" slack="0"/>
<pin id="244" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="b_2_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="13" slack="0"/>
<pin id="250" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="b_3_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="13" slack="0"/>
<pin id="256" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_3_addr/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="b_4_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="13" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_4_addr/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="b_5_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="13" slack="0"/>
<pin id="268" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_5_addr/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="b_6_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="13" slack="0"/>
<pin id="274" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_6_addr/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="b_7_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="13" slack="0"/>
<pin id="280" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_7_addr/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_8_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="13" slack="0"/>
<pin id="286" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_8_addr/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="b_9_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="13" slack="0"/>
<pin id="292" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_9_addr/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_10_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="13" slack="0"/>
<pin id="298" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_10_addr/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="b_11_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="13" slack="0"/>
<pin id="304" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_11_addr/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="b_12_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="13" slack="0"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_12_addr/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="b_13_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="13" slack="0"/>
<pin id="316" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_13_addr/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="b_14_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="13" slack="0"/>
<pin id="322" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_14_addr/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="b_15_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="13" slack="0"/>
<pin id="328" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_15_addr/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_114_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="StgValue_116_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_118_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_120_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_122_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="StgValue_124_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="StgValue_126_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="StgValue_128_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="StgValue_130_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="StgValue_132_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/12 "/>
</bind>
</comp>

<comp id="390" class="1004" name="StgValue_134_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="StgValue_136_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="StgValue_138_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="1"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="StgValue_140_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/12 "/>
</bind>
</comp>

<comp id="414" class="1004" name="StgValue_142_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_144_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/12 "/>
</bind>
</comp>

<comp id="426" class="1005" name="k_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="k_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="indvar_flatten_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="1"/>
<pin id="439" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="17" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="1"/>
<pin id="450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="11" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="j_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="1"/>
<pin id="461" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="j_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="1" slack="1"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_matxvec_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="0" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="30" slack="4"/>
<pin id="485" dir="0" index="3" bw="20" slack="0"/>
<pin id="486" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="487" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="20" bw="32" slack="0"/>
<pin id="503" dir="0" index="21" bw="30" slack="4"/>
<pin id="504" dir="0" index="22" bw="20" slack="0"/>
<pin id="505" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_155/14 "/>
</bind>
</comp>

<comp id="509" class="1004" name="C_offset5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="30" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="3" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="C_offset5/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="30" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_15_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="30" slack="0"/>
<pin id="531" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="A_offset1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="30" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="3" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A_offset1/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="exitcond3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="k_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_9_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="20" slack="0"/>
<pin id="565" dir="0" index="1" bw="10" slack="0"/>
<pin id="566" dir="0" index="2" bw="4" slack="1"/>
<pin id="567" dir="0" index="3" bw="1" slack="0"/>
<pin id="568" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="exitcond_flatten_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="17" slack="0"/>
<pin id="574" dir="0" index="1" bw="17" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="indvar_flatten_next_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="17" slack="0"/>
<pin id="581" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="i_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="0"/>
<pin id="587" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="exitcond1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="0" index="1" bw="7" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="j_mid2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_cast6_mid2_v_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="0" index="2" bw="11" slack="0"/>
<pin id="608" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast6_mid2_v/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_9_mid1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="20" slack="0"/>
<pin id="618" dir="0" index="1" bw="10" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="1"/>
<pin id="620" dir="0" index="3" bw="1" slack="0"/>
<pin id="621" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_mid1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="20" slack="0"/>
<pin id="628" dir="0" index="2" bw="20" slack="0"/>
<pin id="629" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_10_mid2_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="20" slack="0"/>
<pin id="635" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_mid2_cast/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="B4_sum7_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="20" slack="0"/>
<pin id="639" dir="0" index="1" bw="30" slack="2"/>
<pin id="640" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="B4_sum7/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_5_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="17" slack="0"/>
<pin id="644" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="17" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="17" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="arrayNo_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="0" index="1" bw="7" slack="0"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="0" index="3" bw="4" slack="0"/>
<pin id="665" dir="1" index="4" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo_cast/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_10_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="j_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="B4_sum7_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="31" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="B4_sum7_cast/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="B_addr_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="31" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_11_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="13" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="9"/>
<pin id="693" dir="0" index="2" bw="2" slack="9"/>
<pin id="694" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_12_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="0"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="exitcond_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="0"/>
<pin id="718" dir="0" index="1" bw="11" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/14 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_13_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="0"/>
<pin id="730" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_s_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="20" slack="0"/>
<pin id="734" dir="0" index="1" bw="10" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sum6_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="20" slack="0"/>
<pin id="743" dir="0" index="1" bw="10" slack="0"/>
<pin id="744" dir="0" index="2" bw="4" slack="3"/>
<pin id="745" dir="0" index="3" bw="1" slack="0"/>
<pin id="746" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum6/14 "/>
</bind>
</comp>

<comp id="751" class="1005" name="C_offset5_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="30" slack="4"/>
<pin id="753" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="C_offset5 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_15_cast_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="31" slack="2"/>
<pin id="758" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="761" class="1005" name="A_offset1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="30" slack="4"/>
<pin id="763" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="A_offset1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="exitcond3_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="770" class="1005" name="k_2_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="0"/>
<pin id="772" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="1"/>
<pin id="777" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="exitcond_flatten_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="786" class="1005" name="indvar_flatten_next_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="17" slack="0"/>
<pin id="788" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="791" class="1005" name="i_cast6_mid2_v_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_cast6_mid2_v "/>
</bind>
</comp>

<comp id="797" class="1005" name="B4_sum7_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="31" slack="1"/>
<pin id="799" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="B4_sum7 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_7_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="806" class="1005" name="arrayNo_cast_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="9"/>
<pin id="808" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_10_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="9"/>
<pin id="812" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="815" class="1005" name="j_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="0"/>
<pin id="817" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="B_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="B_addr_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="p_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="11" slack="0"/>
<pin id="851" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_s_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="20" slack="1"/>
<pin id="856" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="859" class="1005" name="sum6_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="20" slack="1"/>
<pin id="861" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sum6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="120" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="122" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="126" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="318" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="312" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="306" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="300" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="294" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="288" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="282" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="276" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="270" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="264" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="258" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="252" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="246" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="240" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="234" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="324" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="62" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="506"><net_src comp="138" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="507"><net_src comp="0" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="508"><net_src comp="4" pin="0"/><net_sink comp="481" pin=20"/></net>

<net id="515"><net_src comp="14" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="204" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="16" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="18" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="525"><net_src comp="14" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="210" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="16" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="18" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="14" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="216" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="16" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="18" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="547"><net_src comp="430" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="52" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="430" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="430" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="452" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="441" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="70" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="441" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="452" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="463" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="64" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="463" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="590" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="584" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="452" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="584" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="66" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="590" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="616" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="563" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="441" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="78" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="62" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="642" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="60" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="596" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="16" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="82" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="673"><net_src comp="596" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="596" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="110" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="687"><net_src comp="2" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="689"><net_src comp="683" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="695"><net_src comp="128" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="690" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="706"><net_src comp="696" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="707"><net_src comp="696" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="708"><net_src comp="696" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="709"><net_src comp="696" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="710"><net_src comp="696" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="711"><net_src comp="696" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="712"><net_src comp="696" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="713"><net_src comp="696" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="714"><net_src comp="696" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="715"><net_src comp="696" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="720"><net_src comp="474" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="130" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="474" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="74" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="474" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="134" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="136" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="740"><net_src comp="732" pin="3"/><net_sink comp="481" pin=3"/></net>

<net id="747"><net_src comp="66" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="728" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="68" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="750"><net_src comp="741" pin="4"/><net_sink comp="481" pin=22"/></net>

<net id="754"><net_src comp="509" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="481" pin=21"/></net>

<net id="759"><net_src comp="529" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="764"><net_src comp="533" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="769"><net_src comp="543" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="549" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="778"><net_src comp="555" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="785"><net_src comp="572" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="578" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="794"><net_src comp="604" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="800"><net_src comp="637" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="805"><net_src comp="654" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="660" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="670" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="818"><net_src comp="674" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="823"><net_src comp="683" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="829"><net_src comp="229" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="835"><net_src comp="826" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="837"><net_src comp="826" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="838"><net_src comp="826" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="839"><net_src comp="826" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="840"><net_src comp="826" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="841"><net_src comp="826" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="842"><net_src comp="826" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="843"><net_src comp="826" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="844"><net_src comp="826" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="845"><net_src comp="826" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="852"><net_src comp="722" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="857"><net_src comp="732" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="481" pin=3"/></net>

<net id="862"><net_src comp="741" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="481" pin=22"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {14 15 }
 - Input state : 
	Port: block_mmult : A | {14 15 }
	Port: block_mmult : B | {4 5 6 7 8 9 10 11 }
	Port: block_mmult : A_offset | {1 }
	Port: block_mmult : B_offset | {1 }
	Port: block_mmult : C_offset | {1 }
  - Chain level:
	State 1
		tmp_15_cast : 1
	State 2
		exitcond3 : 1
		k_2 : 1
		StgValue_52 : 2
		tmp_1 : 1
	State 3
		tmp_2 : 1
		tmp_9 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_63 : 2
		i_1 : 1
		exitcond1 : 1
		j_mid2 : 2
		i_cast6_mid2_v : 2
		tmp_3 : 2
		tmp_9_mid1 : 3
		tmp_4 : 4
		tmp_10_mid2_cast : 5
		B4_sum7 : 6
		tmp_5 : 1
		tmp_6 : 2
		tmp_7 : 3
		StgValue_76 : 4
		arrayNo_cast : 3
		tmp_10 : 3
		StgValue_79 : 4
		j_1 : 3
	State 4
		B_addr : 1
		B_addr_1_rd_req : 2
		empty_11 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_12 : 1
		b_0_addr : 2
		b_1_addr : 2
		b_2_addr : 2
		b_3_addr : 2
		b_4_addr : 2
		b_5_addr : 2
		b_6_addr : 2
		b_7_addr : 2
		b_8_addr : 2
		b_9_addr : 2
		b_10_addr : 2
		b_11_addr : 2
		b_12_addr : 2
		b_13_addr : 2
		b_14_addr : 2
		b_15_addr : 2
		StgValue_114 : 3
		StgValue_116 : 3
		StgValue_118 : 3
		StgValue_120 : 3
		StgValue_122 : 3
		StgValue_124 : 3
		StgValue_126 : 3
		StgValue_128 : 3
		StgValue_130 : 3
		StgValue_132 : 3
		StgValue_134 : 3
		StgValue_136 : 3
		StgValue_138 : 3
		StgValue_140 : 3
		StgValue_142 : 3
		StgValue_144 : 3
	State 13
	State 14
		exitcond : 1
		p_1 : 1
		StgValue_151 : 2
		tmp_13 : 1
		tmp_s : 2
		sum6 : 2
		StgValue_155 : 3
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_matxvec_fu_481     |    2    |   160   | 348.234 |  20358  |  25130  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |         k_2_fu_549         |    0    |    0    |    0    |    0    |    15   |
|          | indvar_flatten_next_fu_578 |    0    |    0    |    0    |    0    |    24   |
|    add   |         i_1_fu_584         |    0    |    0    |    0    |    0    |    13   |
|          |       B4_sum7_fu_637       |    0    |    0    |    0    |    0    |    37   |
|          |         j_1_fu_674         |    0    |    0    |    0    |    0    |    15   |
|          |         p_1_fu_722         |    0    |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      exitcond3_fu_543      |    0    |    0    |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_572  |    0    |    0    |    0    |    0    |    18   |
|   icmp   |      exitcond1_fu_590      |    0    |    0    |    0    |    0    |    11   |
|          |        tmp_7_fu_654        |    0    |    0    |    0    |    0    |    18   |
|          |       exitcond_fu_716      |    0    |    0    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        j_mid2_fu_596       |    0    |    0    |    0    |    0    |    7    |
|  select  |    i_cast6_mid2_v_fu_604   |    0    |    0    |    0    |    0    |    11   |
|          |        tmp_4_fu_625        |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |  C_offset_read_read_fu_204 |    0    |    0    |    0    |    0    |    0    |
|   read   |  B_offset_read_read_fu_210 |    0    |    0    |    0    |    0    |    0    |
|          |  A_offset_read_read_fu_216 |    0    |    0    |    0    |    0    |    0    |
|          |   B_addr_read_read_fu_229  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|  readreq |     grp_readreq_fu_222     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |      C_offset5_fu_509      |    0    |    0    |    0    |    0    |    0    |
|partselect|         tmp_fu_519         |    0    |    0    |    0    |    0    |    0    |
|          |      A_offset1_fu_533      |    0    |    0    |    0    |    0    |    0    |
|          |     arrayNo_cast_fu_660    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     tmp_15_cast_fu_529     |    0    |    0    |    0    |    0    |    0    |
|   zext   |   tmp_10_mid2_cast_fu_633  |    0    |    0    |    0    |    0    |    0    |
|          |     B4_sum7_cast_fu_680    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_12_fu_696       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        tmp_1_fu_555        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_2_fu_559        |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_3_fu_612        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_5_fu_642        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_10_fu_670       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_13_fu_728       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |        tmp_9_fu_563        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_9_mid1_fu_616     |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_6_fu_646        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_690       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_732        |    0    |    0    |    0    |    0    |    0    |
|          |         sum6_fu_741        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    2    |   160   | 348.234 |  20358  |  25356  |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| b_0|    8   |    0   |    0   |
| b_1|    8   |    0   |    0   |
|b_10|    8   |    0   |    0   |
|b_11|    8   |    0   |    0   |
|b_12|    8   |    0   |    0   |
|b_13|    8   |    0   |    0   |
|b_14|    8   |    0   |    0   |
|b_15|    8   |    0   |    0   |
| b_2|    8   |    0   |    0   |
| b_3|    8   |    0   |    0   |
| b_4|    8   |    0   |    0   |
| b_5|    8   |    0   |    0   |
| b_6|    8   |    0   |    0   |
| b_7|    8   |    0   |    0   |
| b_8|    8   |    0   |    0   |
| b_9|    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|   128  |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     A_offset1_reg_761     |   30   |
|      B4_sum7_reg_797      |   31   |
|    B_addr_read_reg_826    |   32   |
|       B_addr_reg_820      |   32   |
|     C_offset5_reg_751     |   30   |
|    arrayNo_cast_reg_806   |    5   |
|     exitcond3_reg_766     |    1   |
|  exitcond_flatten_reg_782 |    1   |
|   i_cast6_mid2_v_reg_791  |   11   |
|         i_reg_448         |   11   |
|indvar_flatten_next_reg_786|   17   |
|   indvar_flatten_reg_437  |   17   |
|        j_1_reg_815        |    7   |
|         j_reg_459         |    7   |
|        k_2_reg_770        |    5   |
|         k_reg_426         |    5   |
|        p_1_reg_849        |   11   |
|         p_reg_470         |   11   |
|        sum6_reg_859       |   20   |
|       tmp_10_reg_810      |    2   |
|    tmp_15_cast_reg_756    |   31   |
|       tmp_1_reg_775       |    4   |
|       tmp_7_reg_802       |    1   |
|       tmp_s_reg_854       |   20   |
+---------------------------+--------+
|           Total           |   342  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_222 |  p1  |   2  |  32  |   64   ||    9    |
| grp_matxvec_fu_481 |  p3  |   2  |  20  |   40   ||    9    |
| grp_matxvec_fu_481 |  p22 |   2  |  20  |   40   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   144  ||  5.307  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   160  |   348  |  20358 |  25356 |
|   Memory  |   128  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |    -   |   342  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   130  |   160  |   353  |  20700 |  25383 |
+-----------+--------+--------+--------+--------+--------+
