# Logic-Systems-Design-Project-1
Assignment provided by ECGR 2181
Group members: Luis Umana, Ivan, and Ishmale
Assignment was in VHDL language 
