PPA Report for clock_divider.v (Module: clock_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 3
IO Count: 3
Cell Count: 14

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 310.38 MHz
Reg-to-Reg Critical Path Delay: 3.077 ns

POWER METRICS:
-------------
Total Power Consumption: 1.972 W
