

================================================================
== Vitis HLS Report for 'Loop_real2xfft_output_proc9'
================================================================
* Date:           Fri Oct 15 14:56:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      513|      514|  5.130 us|  5.140 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- real2xfft_output  |      513|      513|         3|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     73|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|    106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_123_p2                       |         +|   0|  0|  12|          11|           2|
    |ap_condition_77                   |       and|   0|  0|   2|           1|           1|
    |fft_axis_d_last_V_fu_117_p2       |      icmp|   0|  0|  11|          10|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          26|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i9_phi_fu_87_p6  |  14|          3|   10|         30|
    |dout_V_TDATA_blk_n          |   9|          2|    1|          2|
    |i9_reg_83                   |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  73|         16|   25|         61|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |fft_axis_d_last_V_reg_167    |   1|   0|    1|          0|
    |i9_reg_83                    |  10|   0|   10|          0|
    |tmp_2_reg_177                |   1|   0|    1|          0|
    |tmp_2_reg_177_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln77_reg_172           |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  28|   0|   28|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc9|  return value|
|dout_V_TREADY          |   in|    1|        axis|                       dout_V|       pointer|
|dout_V_TDATA           |  out|   48|        axis|                       dout_V|       pointer|
|dout_V_TVALID          |  out|    1|        axis|                       dout_V|       pointer|
|windowed_V_0_address0  |  out|    9|   ap_memory|                 windowed_V_0|         array|
|windowed_V_0_ce0       |  out|    1|   ap_memory|                 windowed_V_0|         array|
|windowed_V_0_q0        |   in|   16|   ap_memory|                 windowed_V_0|         array|
|windowed_V_1_address0  |  out|    9|   ap_memory|                 windowed_V_1|         array|
|windowed_V_1_ce0       |  out|    1|   ap_memory|                 windowed_V_1|         array|
|windowed_V_1_q0        |   in|   16|   ap_memory|                 windowed_V_1|         array|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

