Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:09:40 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          158         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.963     -708.678                    169                  332        0.160        0.000                      0                  332        2.000        0.000                       0                   235  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.963     -708.678                    169                  332        0.160        0.000                      0                  332        2.000        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          169  Failing Endpoints,  Worst Slack       -7.963ns,  Total Violation     -708.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 3.873ns (31.307%)  route 8.498ns (68.693%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.398    17.607    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y89         FDSE (Setup_fdse_C_S)       -0.524     9.644    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 3.873ns (31.307%)  route 8.498ns (68.693%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.398    17.607    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[1]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y89         FDSE (Setup_fdse_C_S)       -0.524     9.644    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 3.873ns (31.307%)  route 8.498ns (68.693%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.398    17.607    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[2]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y89         FDSE (Setup_fdse_C_S)       -0.524     9.644    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 3.873ns (31.307%)  route 8.498ns (68.693%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.398    17.607    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[3]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y89         FDSE (Setup_fdse_C_S)       -0.524     9.644    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 3.873ns (31.307%)  route 8.498ns (68.693%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.398    17.607    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y89         FDSE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[4]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X14Y89         FDSE (Setup_fdse_C_S)       -0.524     9.644    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.644    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.624ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.588ns  (logic 3.997ns (31.753%)  route 8.591ns (68.247%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.491    17.700    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.824 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[7]_i_1/O
                         net (fo=1, routed)           0.000    17.824    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4[7]
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[7]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.031    10.199    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                 -7.624    

Slack (VIOLATED) :        -7.622ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 3.997ns (31.763%)  route 8.587ns (68.237%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.487    17.696    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.820 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[11]_i_1/O
                         net (fo=1, routed)           0.000    17.820    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4[11]
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[11]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.029    10.197    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.197    
                         arrival time                         -17.820    
  -------------------------------------------------------------------
                         slack                                 -7.622    

Slack (VIOLATED) :        -7.512ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.477ns  (logic 3.997ns (32.035%)  route 8.480ns (67.965%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.380    17.589    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.713 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[5]_i_1/O
                         net (fo=1, routed)           0.000    17.713    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4[5]
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[5]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.032    10.200    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                 -7.512    

Slack (VIOLATED) :        -7.508ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/digit4_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.412ns  (logic 3.873ns (31.204%)  route 8.539ns (68.796%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.439    17.648    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X14Y88         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/digit4_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.521     9.944    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/digit4_d1_reg/C
                         clock pessimism              0.259    10.203    
                         clock uncertainty           -0.035    10.167    
    SLICE_X14Y88         FDRE (Setup_fdre_C_D)       -0.028    10.139    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/digit4_d1_reg
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                 -7.508    

Slack (VIOLATED) :        -7.508ns  (required time - arrival time)
  Source:                 C_internal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.472ns  (logic 3.997ns (32.048%)  route 8.475ns (67.952%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 9.945 - 5.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X10Y78         FDCE                                         r  C_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  C_internal_reg[10]/Q
                         net (fo=24, routed)          1.161     6.915    DUT/Csgn_d1_reg_0[10]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.039 r  DUT/i___0_carry_i_10_comp_1/O
                         net (fo=4, routed)           0.643     7.681    DUT/i___0_carry_i_10_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.805 r  DUT/i__carry__0_i_5/O
                         net (fo=1, routed)           0.498     8.303    DUT/i__carry__0_i_5_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.427 r  DUT/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.613     9.040    DUT/i__carry__0_i_1__3_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.619 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          1.081    10.700    DUT/expDiffNotLarge
    SLICE_X10Y82         LUT5 (Prop_lut5_I2_O)        0.301    11.001 f  DUT/minusOp_carry__3_i_12/O
                         net (fo=55, routed)          0.807    11.808    DUT/minusOp_carry__3_i_12_n_0
    SLICE_X9Y84          LUT3 (Prop_lut3_I2_O)        0.124    11.932 r  DUT/minusOp_carry__1_i_10/O
                         net (fo=11, routed)          1.082    13.014    DUT/minusOp_carry__1_i_10_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I2_O)        0.124    13.138 r  DUT/minusOp_carry__3_i_9/O
                         net (fo=4, routed)           0.654    13.792    DUT/CsigShiftedT__0[20]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    13.916 r  DUT/minusOp_carry__3_i_6/O
                         net (fo=1, routed)           0.000    13.916    DUT/minusOp_carry__3_i_6_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.314 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.314    DUT/minusOp_carry__3_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.428 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.428    DUT/minusOp_carry__4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.542 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.542    DUT/minusOp_carry__5_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.656 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.656    DUT/minusOp_carry__6_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.969 r  DUT/minusOp_carry__7/O[3]
                         net (fo=38, routed)          0.448    15.418    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[0]_1[0]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.306    15.724 f  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[21]_i_1/O
                         net (fo=2, routed)           0.672    16.396    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.520 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4/O
                         net (fo=1, routed)           0.292    16.812    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0
    SLICE_X15Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.936 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3/O
                         net (fo=1, routed)           0.149    17.085    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.209 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_1/O
                         net (fo=16, routed)          0.375    17.584    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp
    SLICE_X15Y89         LUT6 (Prop_lut6_I4_O)        0.124    17.708 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[14]_i_1/O
                         net (fo=1, routed)           0.000    17.708    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4[14]
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     9.945    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[14]/C
                         clock pessimism              0.259    10.204    
                         clock uncertainty           -0.035    10.168    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.031    10.199    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         10.199    
                         arrival time                         -17.708    
  -------------------------------------------------------------------
                         slack                                 -7.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/RisNaN_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/RisNaN_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.593     1.512    DUT/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  DUT/RisNaN_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  DUT/RisNaN_d1_reg/Q
                         net (fo=1, routed)           0.056     1.732    DUT/RisNaN_d1
    SLICE_X6Y78          FDRE                                         r  DUT/RisNaN_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.862     2.027    DUT/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  DUT/RisNaN_d2_reg/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.060     1.572    DUT/RisNaN_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/tentativeRisInf_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/tentativeRisInf_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.594     1.513    DUT/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  DUT/tentativeRisInf_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DUT/tentativeRisInf_d1_reg/Q
                         net (fo=1, routed)           0.056     1.733    DUT/tentativeRisInf_d1
    SLICE_X6Y79          FDRE                                         r  DUT/tentativeRisInf_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.863     2.028    DUT/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  DUT/tentativeRisInf_d2_reg/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.060     1.573    DUT/tentativeRisInf_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DUT/Cexp_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/expTentative_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.053%)  route 0.129ns (40.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.597     1.516    DUT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  DUT/Cexp_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DUT/Cexp_d1_reg[2]/Q
                         net (fo=4, routed)           0.129     1.786    DUT/Cexp_d1[2]
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  DUT/expTentative_d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    DUT/expTentative_d1[2]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  DUT/expTentative_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.869     2.034    DUT/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  DUT/expTentative_d1_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.652    DUT/expTentative_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DUT/ShiftValue_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/NormalizationShifter/ps_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.598     1.517    DUT/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  DUT/ShiftValue_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  DUT/ShiftValue_d1_reg[3]/Q
                         net (fo=1, routed)           0.053     1.699    DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/ps_d1_reg[5][2]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.099     1.798 r  DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/ps_d1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    DUT/NormalizationShifter/ps_d1_reg[5]_0[0]
    SLICE_X5Y83          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.867     2.032    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  DUT/NormalizationShifter/ps_d1_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.092     1.609    DUT/NormalizationShifter/ps_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.113%)  route 0.113ns (37.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  FSM_onehot_state_reg[2]/Q
                         net (fo=59, routed)          0.113     1.767    fsm_done
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.045     1.812 r  wait_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    wait_cycles[0]
    SLICE_X5Y78          FDCE                                         r  wait_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X5Y78          FDCE                                         r  wait_cycles_reg[0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y78          FDCE (Hold_fdce_C_D)         0.091     1.616    wait_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.884%)  route 0.172ns (48.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X9Y77          FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.141     1.625 r  index_reg[2]/Q
                         net (fo=37, routed)          0.172     1.798    index_reg_n_0_[2]
    SLICE_X10Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  A[13]_i_1/O
                         net (fo=4, routed)           0.000     1.843    A[13]_i_1_n_0
    SLICE_X10Y77         FDCE                                         r  A_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.833     1.998    clk_IBUF_BUFG
    SLICE_X10Y77         FDCE                                         r  A_reg[13]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y77         FDCE (Hold_fdce_C_D)         0.121     1.639    A_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DUT/Cexp_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DUT/expTentative_d1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.597     1.516    DUT/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  DUT/Cexp_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DUT/Cexp_d1_reg[1]/Q
                         net (fo=5, routed)           0.175     1.832    DUT/Cexp_d1[1]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  DUT/expTentative_d1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    DUT/expTentative_d1[1]_i_1_n_0
    SLICE_X2Y82          FDSE                                         r  DUT/expTentative_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.869     2.034    DUT/clk_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  DUT/expTentative_d1_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.120     1.651    DUT/expTentative_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.421%)  route 0.176ns (48.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X9Y77          FDCE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.141     1.625 r  index_reg[2]/Q
                         net (fo=37, routed)          0.176     1.801    index_reg_n_0_[2]
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  A[10]_i_1/O
                         net (fo=1, routed)           0.000     1.846    A[10]_i_1_n_0
    SLICE_X11Y76         FDCE                                         r  A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  A_reg[10]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.091     1.607    A_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.957%)  route 0.152ns (42.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  index_reg[0]/Q
                         net (fo=39, routed)          0.152     1.800    index_reg_n_0_[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  A[14]_i_1/O
                         net (fo=1, routed)           0.000     1.845    A[14]_i_1_n_0
    SLICE_X9Y78          FDCE                                         r  A_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X9Y78          FDCE                                         r  A_reg[14]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X9Y78          FDCE (Hold_fdce_C_D)         0.092     1.589    A_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            B_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.957%)  route 0.152ns (42.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X8Y78          FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  index_reg[0]/Q
                         net (fo=39, routed)          0.152     1.800    index_reg_n_0_[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  B[11]_i_1/O
                         net (fo=3, routed)           0.000     1.845    B[11]_i_1_n_0
    SLICE_X9Y78          FDCE                                         r  B_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X9Y78          FDCE                                         r  B_reg[11]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X9Y78          FDCE (Hold_fdce_C_D)         0.092     1.589    B_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X15Y80    A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X11Y76    A_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X10Y77    A_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X9Y76     A_reg[11]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X8Y76     A_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X10Y77    A_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X8Y83     A_reg[13]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X9Y76     A_reg[13]_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X9Y77     A_reg[13]_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X15Y80    A_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X15Y80    A_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y76    A_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y76    A_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y77    A_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y77    A_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X9Y76     A_reg[11]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X9Y76     A_reg[11]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76     A_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76     A_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X15Y80    A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X15Y80    A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y76    A_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X11Y76    A_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y77    A_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X10Y77    A_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X9Y76     A_reg[11]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X9Y76     A_reg[11]_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76     A_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y76     A_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.087ns (62.035%)  route 2.501ns (37.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.501     8.333    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.902 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.902    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 3.976ns (60.632%)  route 2.582ns (39.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.716     5.319    clk_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.582     8.357    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.877 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.877    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 4.071ns (62.178%)  route 2.476ns (37.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.518     5.835 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.476     8.311    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.863 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.863    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 4.088ns (62.454%)  route 2.458ns (37.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.458     8.289    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.860 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.860    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.523ns  (logic 4.008ns (61.450%)  route 2.515ns (38.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.515     8.284    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.837 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.837    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 4.072ns (63.317%)  route 2.359ns (36.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.359     8.191    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.745 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.745    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 4.008ns (63.486%)  route 2.305ns (36.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.305     8.076    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.628 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.628    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.991ns (63.837%)  route 2.261ns (36.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.261     8.037    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.572 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.572    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.180ns  (logic 4.070ns (65.849%)  route 2.111ns (34.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.111     7.942    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.494 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.494    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 4.011ns (65.072%)  route 2.153ns (34.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.153     7.924    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.479 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.479    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.392ns (80.173%)  route 0.344ns (19.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.344     2.004    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.255 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.255    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.363ns (77.993%)  route 0.385ns (22.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.385     2.039    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.261 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.261    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.393ns (76.987%)  route 0.416ns (23.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.416     2.076    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.328 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.328    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.373ns (74.111%)  route 0.480ns (25.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.480     2.134    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.366 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.366    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.396ns (73.025%)  route 0.516ns (26.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.516     2.171    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.426 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.426    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.389ns (72.102%)  route 0.538ns (27.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.538     2.193    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.441 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.441    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.397ns (72.171%)  route 0.539ns (27.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.539     2.194    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.450 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.450    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.397ns (71.379%)  route 0.560ns (28.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.560     2.215    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.471 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.471    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.416ns (72.299%)  route 0.543ns (27.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.543     2.220    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.472 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.472    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.377ns (70.041%)  route 0.589ns (29.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.589     2.248    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.484 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.484    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.480ns (29.842%)  route 3.478ns (70.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.478     4.958    rst_IBUF
    SLICE_X9Y84          FDCE                                         f  B_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.518     4.941    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  B_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.480ns (30.510%)  route 3.370ns (69.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.370     4.850    rst_IBUF
    SLICE_X11Y85         FDCE                                         f  A_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.522     4.945    clk_IBUF_BUFG
    SLICE_X11Y85         FDCE                                         r  A_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.480ns (31.695%)  route 3.189ns (68.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.189     4.668    rst_IBUF
    SLICE_X15Y78         FDCE                                         f  A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.512     4.935    clk_IBUF_BUFG
    SLICE_X15Y78         FDCE                                         r  A_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.480ns (31.695%)  route 3.189ns (68.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.189     4.668    rst_IBUF
    SLICE_X15Y78         FDCE                                         f  B_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.512     4.935    clk_IBUF_BUFG
    SLICE_X15Y78         FDCE                                         r  B_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.480ns (31.695%)  route 3.189ns (68.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.189     4.668    rst_IBUF
    SLICE_X14Y78         FDCE                                         f  B_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.512     4.935    clk_IBUF_BUFG
    SLICE_X14Y78         FDCE                                         r  B_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.480ns (32.365%)  route 3.092ns (67.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.092     4.572    rst_IBUF
    SLICE_X11Y76         FDCE                                         f  A_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.512     4.935    clk_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  A_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.480ns (32.464%)  route 3.078ns (67.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.078     4.558    rst_IBUF
    SLICE_X15Y82         FDCE                                         f  A_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  A_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.480ns (32.464%)  route 3.078ns (67.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.078     4.558    rst_IBUF
    SLICE_X14Y82         FDCE                                         f  B_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X14Y82         FDCE                                         r  B_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.480ns (32.464%)  route 3.078ns (67.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.078     4.558    rst_IBUF
    SLICE_X15Y82         FDCE                                         f  B_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  B_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.485ns  (logic 1.480ns (32.990%)  route 3.005ns (67.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=85, routed)          3.005     4.485    rst_IBUF
    SLICE_X13Y85         FDCE                                         f  C_internal_reg[13]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         1.519     4.942    clk_IBUF_BUFG
    SLICE_X13Y85         FDCE                                         r  C_internal_reg[13]_replica_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.245ns (27.967%)  route 0.632ns (72.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.632     0.878    start_IBUF
    SLICE_X5Y80          FDRE                                         r  prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  prev_start_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.247ns (27.057%)  route 0.667ns (72.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.667     0.914    rst_IBUF
    SLICE_X2Y81          FDCE                                         f  C_internal_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  C_internal_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.247ns (24.008%)  route 0.783ns (75.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.783     1.031    rst_IBUF
    SLICE_X4Y79          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.404%)  route 0.810ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.810     1.057    rst_IBUF
    SLICE_X3Y78          FDCE                                         f  C_internal_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  C_internal_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[11]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.404%)  route 0.810ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.810     1.057    rst_IBUF
    SLICE_X3Y78          FDCE                                         f  C_internal_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  C_internal_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.404%)  route 0.810ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.810     1.057    rst_IBUF
    SLICE_X2Y78          FDCE                                         f  C_internal_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.404%)  route 0.810ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.810     1.057    rst_IBUF
    SLICE_X2Y78          FDCE                                         f  C_internal_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[13]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.404%)  route 0.810ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.810     1.057    rst_IBUF
    SLICE_X2Y78          FDCE                                         f  C_internal_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[15]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.247ns (23.404%)  route 0.810ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=85, routed)          0.810     1.057    rst_IBUF
    SLICE_X2Y78          FDCE                                         f  C_internal_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  C_internal_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.290ns (26.680%)  route 0.798ns (73.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.798     1.044    start_IBUF
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.089 r  start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.089    start_pulse_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=234, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  start_pulse_reg/C





