

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Thu Nov 28 21:59:44 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2440705|  2440705| 24.407 ms | 24.407 ms |  2440705|  2440705|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j2            |  2440704|  2440704|      1589|          -|          -|  1536|    no    |
        | + l_S_k_0_k_l_S_l_0_l  |     1539|     1539|         4|          1|          1|  1536|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v80_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v80_V)" [kernel.cpp:125]   --->   Operation 55 'read' 'v80_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v78_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v78_0_V_read)" [kernel.cpp:125]   --->   Operation 56 'read' 'v78_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i32 %v80_V_read to i44" [kernel.cpp:131]   --->   Operation 57 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)" [kernel.cpp:131]   --->   Operation 58 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %v78_0_V_read_1 to i44" [kernel.cpp:202]   --->   Operation 59 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln1118, %sext_ln131" [kernel.cpp:202]   --->   Operation 60 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:202]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i32 %trunc_ln to i44" [kernel.cpp:204]   --->   Operation 62 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:132]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%j2_0_0 = phi i11 [ 0, %l_S_i_0_i3_begin ], [ %add_ln132, %l_S_j_0_j2_end ]" [kernel.cpp:132]   --->   Operation 64 'phi' 'j2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.88ns)   --->   "%icmp_ln132 = icmp eq i11 %j2_0_0, -512" [kernel.cpp:132]   --->   Operation 65 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 66 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln132 = add i11 %j2_0_0, 1" [kernel.cpp:132]   --->   Operation 67 'add' 'add_ln132' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %l_S_i_0_i3_end, label %l_S_j_0_j2_begin" [kernel.cpp:132]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [kernel.cpp:132]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [kernel.cpp:132]   --->   Operation 70 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i11 %j2_0_0 to i64" [kernel.cpp:136]   --->   Operation 71 'zext' 'zext_ln136' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %j2_0_0 to i21" [kernel.cpp:205]   --->   Operation 72 'zext' 'zext_ln203' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%v81_V_addr = getelementptr [1536 x i32]* %v81_V, i64 0, i64 %zext_ln136" [kernel.cpp:205]   --->   Operation 73 'getelementptr' 'v81_V_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:135]   --->   Operation 74 'br' <Predicate = (!icmp_ln132)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp)" [kernel.cpp:207]   --->   Operation 75 'specregionend' 'empty' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:208]   --->   Operation 76 'ret' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.24>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %l_S_j_0_j2_begin ], [ %add_ln135_2, %l_S_l_0_l ]" [kernel.cpp:135]   --->   Operation 77 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%k_0_0 = phi i9 [ 0, %l_S_j_0_j2_begin ], [ %select_ln135_3, %l_S_l_0_l ]" [kernel.cpp:135]   --->   Operation 78 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%val_assign_0 = phi i3 [ 0, %l_S_j_0_j2_begin ], [ %add_ln141, %l_S_l_0_l ]" [kernel.cpp:141]   --->   Operation 79 'phi' 'val_assign_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %k_0_0, i11 0)" [kernel.cpp:136]   --->   Operation 80 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i20 %tmp_s to i21" [kernel.cpp:136]   --->   Operation 81 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %k_0_0, i9 0)" [kernel.cpp:136]   --->   Operation 82 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i18 %tmp_14 to i21" [kernel.cpp:136]   --->   Operation 83 'zext' 'zext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.19ns)   --->   "%sub_ln136 = sub i21 %zext_ln136_1, %zext_ln136_2" [kernel.cpp:136]   --->   Operation 84 'sub' 'sub_ln136' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.88ns)   --->   "%icmp_ln135 = icmp eq i11 %indvar_flatten, -512" [kernel.cpp:135]   --->   Operation 85 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln135_2 = add i11 %indvar_flatten, 1" [kernel.cpp:135]   --->   Operation 86 'add' 'add_ln135_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln135 = add i9 1, %k_0_0" [kernel.cpp:135]   --->   Operation 87 'add' 'add_ln135' <Predicate = (!icmp_ln135)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.13ns)   --->   "%icmp_ln141 = icmp eq i3 %val_assign_0, -4" [kernel.cpp:141]   --->   Operation 88 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln135)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.98ns)   --->   "%select_ln135_1 = select i1 %icmp_ln141, i3 0, i3 %val_assign_0" [kernel.cpp:135]   --->   Operation 89 'select' 'select_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %add_ln135, i11 0)" [kernel.cpp:136]   --->   Operation 90 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i20 %tmp_15 to i21" [kernel.cpp:136]   --->   Operation 91 'zext' 'zext_ln136_3' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_16 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %add_ln135, i9 0)" [kernel.cpp:136]   --->   Operation 92 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln136_4 = zext i18 %tmp_16 to i21" [kernel.cpp:136]   --->   Operation 93 'zext' 'zext_ln136_4' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.19ns)   --->   "%sub_ln136_1 = sub i21 %zext_ln136_3, %zext_ln136_4" [kernel.cpp:136]   --->   Operation 94 'sub' 'sub_ln136_1' <Predicate = (!icmp_ln135)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln135_1)   --->   "%select_ln135_2 = select i1 %icmp_ln141, i21 %sub_ln136_1, i21 %sub_ln136" [kernel.cpp:135]   --->   Operation 95 'select' 'select_ln135_2' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (2.22ns) (out node of the LUT)   --->   "%add_ln135_1 = add i21 %zext_ln203, %select_ln135_2" [kernel.cpp:135]   --->   Operation 96 'add' 'add_ln135_1' <Predicate = (!icmp_ln135)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.96ns)   --->   "%select_ln135_3 = select i1 %icmp_ln141, i9 %add_ln135, i9 %k_0_0" [kernel.cpp:135]   --->   Operation 97 'select' 'select_ln135_3' <Predicate = (!icmp_ln135)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.65ns)   --->   "%add_ln141 = add i3 1, %select_ln135_1" [kernel.cpp:141]   --->   Operation 98 'add' 'add_ln141' <Predicate = (!icmp_ln135)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i21 %add_ln135_1 to i64" [kernel.cpp:135]   --->   Operation 99 'sext' 'sext_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%v79_addr = getelementptr [589824 x i8]* %v79, i64 0, i64 %sext_ln135" [kernel.cpp:136]   --->   Operation 100 'getelementptr' 'v79_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%v79_load = load i8* %v79_addr, align 1" [kernel.cpp:135]   --->   Operation 101 'load' 'v79_load' <Predicate = (!icmp_ln135)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln544_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %select_ln135_3, i2 0)" [kernel.cpp:135]   --->   Operation 102 'bitconcatenate' 'shl_ln544_mid2' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %select_ln135_1 to i11" [kernel.cpp:141]   --->   Operation 103 'zext' 'zext_ln141' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln148 = add i11 %shl_ln544_mid2, %zext_ln141" [kernel.cpp:148]   --->   Operation 104 'add' 'add_ln148' <Predicate = (!icmp_ln135)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i11 %add_ln148 to i64" [kernel.cpp:185]   --->   Operation 105 'zext' 'zext_ln185' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%v77_0_addr = getelementptr [1536 x i8]* %v77_0, i64 0, i64 %zext_ln185" [kernel.cpp:185]   --->   Operation 106 'getelementptr' 'v77_0_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%v77_0_load = load i8* %v77_0_addr, align 1" [kernel.cpp:185]   --->   Operation 107 'load' 'v77_0_load' <Predicate = (!icmp_ln135)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%v79_load = load i8* %v79_addr, align 1" [kernel.cpp:135]   --->   Operation 108 'load' 'v79_load' <Predicate = (!icmp_ln135)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln162)   --->   "%shl_ln160 = shl i3 %select_ln135_1, 1" [kernel.cpp:160]   --->   Operation 109 'shl' 'shl_ln160' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node ashr_ln162)   --->   "%zext_ln160 = zext i3 %shl_ln160 to i8" [kernel.cpp:160]   --->   Operation 110 'zext' 'zext_ln160' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (3.14ns) (out node of the LUT)   --->   "%ashr_ln162 = ashr i8 %v79_load, %zext_ln160" [kernel.cpp:162]   --->   Operation 111 'ashr' 'ashr_ln162' <Predicate = (!icmp_ln135)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i8 %ashr_ln162 to i2" [kernel.cpp:165]   --->   Operation 112 'trunc' 'trunc_ln165' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%v77_0_load = load i8* %v77_0_addr, align 1" [kernel.cpp:185]   --->   Operation 113 'load' 'v77_0_load' <Predicate = (!icmp_ln135)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 6 <SV = 5> <Delay = 8.40>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%v128_V_0 = phi i32 [ 0, %l_S_j_0_j2_begin ], [ %select_ln135_4, %l_S_l_0_l ]" [kernel.cpp:135]   --->   Operation 114 'phi' 'v128_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%v126_V_0 = phi i23 [ 0, %l_S_j_0_j2_begin ], [ %add_ln703_3, %l_S_l_0_l ]" [kernel.cpp:192]   --->   Operation 115 'phi' 'v126_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i23 %v126_V_0 to i32" [kernel.cpp:141]   --->   Operation 116 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %v128_V_0, %sext_ln141" [kernel.cpp:198]   --->   Operation 117 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %l_S_j_0_j2_end, label %l_S_l_0_l" [kernel.cpp:135]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @l_S_k_0_k_l_S_l_0_l_s)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 120 'speclooptripcount' 'empty_79' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_3)   --->   "%select_ln135 = select i1 %icmp_ln141, i23 0, i23 %v126_V_0" [kernel.cpp:135]   --->   Operation 121 'select' 'select_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.69ns)   --->   "%select_ln135_4 = select i1 %icmp_ln141, i32 %add_ln703, i32 %v128_V_0" [kernel.cpp:135]   --->   Operation 122 'select' 'select_ln135_4' <Predicate = (!icmp_ln135)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [kernel.cpp:141]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [kernel.cpp:141]   --->   Operation 124 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [kernel.cpp:142]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln172 = icmp eq i2 %trunc_ln165, 1" [kernel.cpp:172]   --->   Operation 126 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln135)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.95ns)   --->   "%icmp_ln178 = icmp eq i2 %trunc_ln165, -2" [kernel.cpp:178]   --->   Operation 127 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln135)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_1)   --->   "%select_ln172 = select i1 %icmp_ln172, i2 1, i2 -1" [kernel.cpp:172]   --->   Operation 128 'select' 'select_ln172' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_1)   --->   "%or_ln172 = or i1 %icmp_ln172, %icmp_ln178" [kernel.cpp:172]   --->   Operation 129 'or' 'or_ln172' <Predicate = (!icmp_ln135)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln172_1 = select i1 %or_ln172, i2 %select_ln172, i2 0" [kernel.cpp:172]   --->   Operation 130 'select' 'select_ln172_1' <Predicate = (!icmp_ln135)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i8 %v77_0_load to i9" [kernel.cpp:190]   --->   Operation 131 'sext' 'sext_ln728' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i2 %select_ln172_1 to i9" [kernel.cpp:190]   --->   Operation 132 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (4.17ns)   --->   "%mul_ln728 = mul i9 %sext_ln728_1, %sext_ln728" [kernel.cpp:190]   --->   Operation 133 'mul' 'mul_ln728' <Predicate = (!icmp_ln135)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_3)   --->   "%shl_ln728_1 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %mul_ln728, i12 0)" [kernel.cpp:190]   --->   Operation 134 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_3)   --->   "%sext_ln728_2 = sext i21 %shl_ln728_1 to i23" [kernel.cpp:190]   --->   Operation 135 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (2.28ns) (out node of the LUT)   --->   "%add_ln703_3 = add i23 %sext_ln728_2, %select_ln135" [kernel.cpp:192]   --->   Operation 136 'add' 'add_ln703_3' <Predicate = (!icmp_ln135)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_6)" [kernel.cpp:195]   --->   Operation 137 'specregionend' 'empty_80' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:141]   --->   Operation 138 'br' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %add_ln703, i12 0)" [kernel.cpp:204]   --->   Operation 139 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [48/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 140 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.46>
ST_8 : Operation 141 [47/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 141 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.46>
ST_9 : Operation 142 [46/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 142 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.46>
ST_10 : Operation 143 [45/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 143 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.46>
ST_11 : Operation 144 [44/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 144 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.46>
ST_12 : Operation 145 [43/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 145 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.46>
ST_13 : Operation 146 [42/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 146 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.46>
ST_14 : Operation 147 [41/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 147 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.46>
ST_15 : Operation 148 [40/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 148 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.46>
ST_16 : Operation 149 [39/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 149 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.46>
ST_17 : Operation 150 [38/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 150 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.46>
ST_18 : Operation 151 [37/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 151 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.46>
ST_19 : Operation 152 [36/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 152 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.46>
ST_20 : Operation 153 [35/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 153 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.46>
ST_21 : Operation 154 [34/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 154 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.46>
ST_22 : Operation 155 [33/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 155 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.46>
ST_23 : Operation 156 [32/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 156 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.46>
ST_24 : Operation 157 [31/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.46>
ST_25 : Operation 158 [30/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 158 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.46>
ST_26 : Operation 159 [29/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 159 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.46>
ST_27 : Operation 160 [28/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.46>
ST_28 : Operation 161 [27/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 161 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.46>
ST_29 : Operation 162 [26/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.46>
ST_30 : Operation 163 [25/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.46>
ST_31 : Operation 164 [24/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.46>
ST_32 : Operation 165 [23/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.46>
ST_33 : Operation 166 [22/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.46>
ST_34 : Operation 167 [21/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.46>
ST_35 : Operation 168 [20/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.46>
ST_36 : Operation 169 [19/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.46>
ST_37 : Operation 170 [18/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.46>
ST_38 : Operation 171 [17/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.46>
ST_39 : Operation 172 [16/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.46>
ST_40 : Operation 173 [15/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.46>
ST_41 : Operation 174 [14/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.46>
ST_42 : Operation 175 [13/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.46>
ST_43 : Operation 176 [12/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.46>
ST_44 : Operation 177 [11/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.46>
ST_45 : Operation 178 [10/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.46>
ST_46 : Operation 179 [9/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.46>
ST_47 : Operation 180 [8/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.46>
ST_48 : Operation 181 [7/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.46>
ST_49 : Operation 182 [6/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.46>
ST_50 : Operation 183 [5/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.46>
ST_51 : Operation 184 [4/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.46>
ST_52 : Operation 185 [3/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.46>
ST_53 : Operation 186 [2/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.71>
ST_54 : Operation 187 [1/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:204]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i44 %sdiv_ln1148 to i32" [kernel.cpp:204]   --->   Operation 188 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 189 [1/1] (3.25ns)   --->   "store i32 %trunc_ln703, i32* %v81_V_addr, align 4" [kernel.cpp:205]   --->   Operation 189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_54 : Operation 190 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_4)" [kernel.cpp:206]   --->   Operation 190 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 191 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:132]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'v80_V' (kernel.cpp:125) [6]  (0 ns)
	'mul' operation ('mul_ln1118', kernel.cpp:202) [11]  (8.51 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j2_0_0', kernel.cpp:132) with incoming values : ('add_ln132', kernel.cpp:132) [16]  (0 ns)
	'icmp' operation ('icmp_ln132', kernel.cpp:132) [17]  (1.88 ns)

 <State 3>: 6.24ns
The critical path consists of the following:
	'phi' operation ('k_0_0', kernel.cpp:135) with incoming values : ('select_ln135_3', kernel.cpp:135) [31]  (0 ns)
	'add' operation ('add_ln135', kernel.cpp:135) [45]  (1.82 ns)
	'sub' operation ('sub_ln136_1', kernel.cpp:136) [55]  (2.2 ns)
	'select' operation ('select_ln135_2', kernel.cpp:135) [56]  (0 ns)
	'add' operation ('add_ln135_1', kernel.cpp:135) [57]  (2.23 ns)

 <State 4>: 4.89ns
The critical path consists of the following:
	'add' operation ('add_ln148', kernel.cpp:148) [68]  (1.64 ns)
	'getelementptr' operation ('v77_0_addr', kernel.cpp:185) [79]  (0 ns)
	'load' operation ('v77_0_load', kernel.cpp:185) on array 'v77_0' [80]  (3.25 ns)

 <State 5>: 6.4ns
The critical path consists of the following:
	'load' operation ('v79_load', kernel.cpp:135) on array 'v79' [60]  (3.25 ns)
	'ashr' operation ('ashr_ln162', kernel.cpp:162) [71]  (3.15 ns)

 <State 6>: 8.41ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln172', kernel.cpp:172) [73]  (0.959 ns)
	'select' operation ('select_ln172', kernel.cpp:172) [75]  (0 ns)
	'select' operation ('select_ln172_1', kernel.cpp:172) [77]  (0.993 ns)
	'mul' operation ('mul_ln728', kernel.cpp:190) [83]  (4.17 ns)
	'add' operation ('add_ln703_3', kernel.cpp:192) [86]  (2.28 ns)

 <State 7>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 8>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 9>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 10>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 11>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 12>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 13>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 14>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 15>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 16>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 17>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 18>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 19>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 20>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 21>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 22>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 23>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 24>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 25>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 26>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 27>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 28>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 29>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 30>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 31>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 32>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 33>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 34>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 35>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 36>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 37>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 38>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 39>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 40>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 41>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 42>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 43>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 44>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 45>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 46>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 47>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 48>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 49>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 50>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 51>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 52>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 53>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)

 <State 54>: 7.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:204) [92]  (4.46 ns)
	'store' operation ('store_ln205', kernel.cpp:205) of variable 'trunc_ln703', kernel.cpp:204 on array 'v81_V' [94]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
