{
    "DESIGN_NAME": "cmos_sixtyfourbit_top",
    "VERILOG_FILES": "dir::../../verilog/rtl/cmos_sixtyfourbit_top.v",
    "CLOCK_PORT": "clk_top",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": 0,
    
	"FP_PDN_CFG": "dir::pdn_cfg_here.tcl",
	"FP_PDN_VPITCH": 20,
	"FP_PDN_VSPACING": 20,
	
	"ROUTING_CORES": 4,
	"VDD_NETS": "vdda2",
	"GND_NETS": "vssa2",
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"FP_PDN_MACRO_HOOKS": "lane0 vdda2 vssa2 vdda2 vssa2",
	
	"FP_PDN_AUTO_ADJUST": 1,
	"FP_PDN_CHECK_NODES": 0,
	"FP_PDN_CORE_RING":0,
	
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 410 1550", 
    "FP_CORE_UTIL": 50,
    "FP_IO_MODE": 1,
    "PL_TARGET_DENSITY": 0.8,
    
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "RUN_CTS":0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0, 
    
	"RUN_IRDROP_REPORT": 0,
	"FP_PDN_SKIPTRIM": 0,
    "LVS_CONNECT_BY_LABEL": 1,
    
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "EXTRA_LEFS": "dir::../../lef/bitsixtyfour_CMOS_G_VDD.lef",
    "EXTRA_GDS_FILES": "dir::../../gds/bitsixtyfour_CMOS_G_VDD.gds",
    "VERILOG_FILES_BLACKBOX": "dir::../../verilog/bb/*.v"
}
