# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 19:39:47  August 20, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ElevatorSimulation_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE EP4CGX150DF31C7
set_global_assignment -name TOP_LEVEL_ENTITY Test1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:39:47  AUGUST 20, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE Comparator4bits.v
set_global_assignment -name VERILOG_FILE CounterDelay.v
set_global_assignment -name VERILOG_FILE T_flipflop.v
set_global_assignment -name VERILOG_FILE SmallCounter1.v
set_global_assignment -name VERILOG_FILE Register8bit.v
set_global_assignment -name VERILOG_FILE halfadder.v
set_global_assignment -name VERILOG_FILE fulladder2.v
set_global_assignment -name VERILOG_FILE DisplayLED.v
set_global_assignment -name VERILOG_FILE DisplayDirection.v
set_global_assignment -name VERILOG_FILE D_flipflop_RST.v
set_global_assignment -name VERILOG_FILE CounterStageBin.v
set_global_assignment -name VERILOG_FILE CounterStage1.v
set_global_assignment -name VERILOG_FILE Comparator.v
set_global_assignment -name VERILOG_FILE CircuitA.v
set_global_assignment -name VERILOG_FILE changetoBCD.v
set_global_assignment -name VERILOG_FILE "changeTo7Segment .v"
set_global_assignment -name VERILOG_FILE BCD_to_7segment.v
set_global_assignment -name VERILOG_FILE adder4bits_single.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name VERILOG_FILE CounterStage.v
set_global_assignment -name VERILOG_FILE Test1.v
set_global_assignment -name VERILOG_FILE Octal_4_mux_1.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VERILOG_FILE counter2bits.v
set_global_assignment -name VERILOG_FILE Octal_1_demux_4.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_global_assignment -name VERILOG_FILE RingCounter.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name VERILOG_FILE Register_1_demux_4.v
set_global_assignment -name VERILOG_FILE RegisterMultiInput.v
set_global_assignment -name VERILOG_FILE one_4_mux_1.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top