{"vcs1":{"timestamp_begin":1727429995.446792562, "rt":14.19, "ut":12.13, "st":1.13}}
{"vcselab":{"timestamp_begin":1727430009.740443283, "rt":3.14, "ut":2.37, "st":0.14}}
{"link":{"timestamp_begin":1727430012.958635836, "rt":1.59, "ut":0.67, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727429994.735183323}
{"VCS_COMP_START_TIME": 1727429994.735183323}
{"VCS_COMP_END_TIME": 1727430070.988979842}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+SYN+prog1 +no_notifier +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog1"}
{"vcs1": {"peak_mem": 418240}}
{"vcselab": {"peak_mem": 263540}}
