Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 15 16:54:05 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (5)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.989        0.000                      0                   65        0.261        0.000                      0                   65        2.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        4.989        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.828ns (18.451%)  route 3.660ns (81.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     3.554    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y54        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.828ns (18.451%)  route 3.660ns (81.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     3.554    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y54        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.828ns (18.451%)  route 3.660ns (81.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     3.554    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y54        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.828ns (18.451%)  route 3.660ns (81.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     3.554    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y54        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.049%)  route 3.519ns (80.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     3.413    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y55        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.049%)  route 3.519ns (80.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     3.413    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y55        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.049%)  route 3.519ns (80.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     3.413    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[6]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y55        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.828ns (19.049%)  route 3.519ns (80.951%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     3.413    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y55        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.828ns (19.733%)  route 3.368ns (80.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.822     3.263    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[10]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y56        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.828ns (19.733%)  route 3.368ns (80.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.783    -0.933    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.996     0.518    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X102Y60        LUT4 (Prop_lut4_I0_O)        0.124     0.642 f  design_1_i/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           0.971     1.613    design_1_i/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X102Y57        LUT6 (Prop_lut6_I2_O)        0.124     1.737 r  design_1_i/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.580     2.317    design_1_i/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X102Y60        LUT5 (Prop_lut5_I4_O)        0.124     2.441 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.822     3.263    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609     8.440    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X103Y56        FDRE (Setup_fdre_C_R)       -0.429     8.543    design_1_i/clk_divider_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  5.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.606    -0.625    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.367    design_1_i/clk_divider_0/U0/count_reg[27]
    SLICE_X103Y60        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.259 r  design_1_i/clk_divider_0/U0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.259    design_1_i/clk_divider_0/U0/count_reg[24]_i_1_n_4
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.864    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y60        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X103Y60        FDRE (Hold_fdre_C_D)         0.105    -0.520    design_1_i/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.607    -0.624    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.365    design_1_i/clk_divider_0/U0/count_reg[19]
    SLICE_X103Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.257 r  design_1_i/clk_divider_0/U0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    design_1_i/clk_divider_0/U0/count_reg[16]_i_1_n_4
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y58        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/clk_divider_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.623    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.363    design_1_i/clk_divider_0/U0/count_reg[11]
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  design_1_i/clk_divider_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    design_1_i/clk_divider_0/U0/count_reg[8]_i_1_n_4
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.878    -0.862    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y56        FDRE (Hold_fdre_C_D)         0.105    -0.518    design_1_i/clk_divider_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.607    -0.624    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y57        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/clk_divider_0/U0/count_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.364    design_1_i/clk_divider_0/U0/count_reg[15]
    SLICE_X103Y57        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  design_1_i/clk_divider_0/U0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.256    design_1_i/clk_divider_0/U0/count_reg[12]_i_1_n_4
    SLICE_X103Y57        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y57        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y57        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/clk_divider_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.606    -0.625    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/clk_divider_0/U0/count_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.365    design_1_i/clk_divider_0/U0/count_reg[31]
    SLICE_X103Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.257 r  design_1_i/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    design_1_i/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.864    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X103Y61        FDRE (Hold_fdre_C_D)         0.105    -0.520    design_1_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.607    -0.624    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.363    design_1_i/clk_divider_0/U0/count_reg[23]
    SLICE_X103Y59        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  design_1_i/clk_divider_0/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    design_1_i/clk_divider_0/U0/count_reg[20]_i_1_n_4
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y59        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/clk_divider_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.623    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/clk_divider_0/U0/count_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.362    design_1_i/clk_divider_0/U0/count_reg[7]
    SLICE_X103Y55        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.254 r  design_1_i/clk_divider_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.254    design_1_i/clk_divider_0/U0/count_reg[4]_i_1_n_4
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.878    -0.862    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y55        FDRE (Hold_fdre_C_D)         0.105    -0.518    design_1_i/clk_divider_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.623    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/clk_divider_0/U0/count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.362    design_1_i/clk_divider_0/U0/count_reg[3]
    SLICE_X103Y54        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.254 r  design_1_i/clk_divider_0/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.254    design_1_i/clk_divider_0/U0/count_reg[0]_i_2_n_4
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.878    -0.862    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y54        FDRE (Hold_fdre_C_D)         0.105    -0.518    design_1_i/clk_divider_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.607    -0.624    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y57        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/clk_divider_0/U0/count_reg[12]/Q
                         net (fo=3, routed)           0.115    -0.368    design_1_i/clk_divider_0/U0/count_reg[12]
    SLICE_X103Y57        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.253 r  design_1_i/clk_divider_0/U0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.253    design_1_i/clk_divider_0/U0/count_reg[12]_i_1_n_7
    SLICE_X103Y57        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y57        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y57        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/clk_divider_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.607    -0.624    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/clk_divider_0/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.368    design_1_i/clk_divider_0/U0/count_reg[16]
    SLICE_X103Y58        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.253 r  design_1_i/clk_divider_0/U0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.253    design_1_i/clk_divider_0/U0/count_reg[16]_i_1_n_7
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y58        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/clk_divider_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y59    design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y54    design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y59    design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y59    design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y54    design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y54    design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y59    design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y59    design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y54    design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y54    design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y56    design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y57    design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.646ns  (logic 4.078ns (38.302%)  route 6.568ns (61.698%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/Q
                         net (fo=6, routed)           6.568     7.086    value_out_1_OBUF[7]
    V10                  OBUF (Prop_obuf_I_O)         3.560    10.646 r  value_out_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.646    value_out_1[7]
    V10                                                               r  value_out_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.353ns  (logic 4.027ns (38.895%)  route 6.326ns (61.105%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X105Y58        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=5, routed)           6.326     6.782    value_out_1_OBUF[0]
    W9                   OBUF (Prop_obuf_I_O)         3.571    10.353 r  value_out_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.353    value_out_1[0]
    W9                                                                r  value_out_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 4.140ns (40.198%)  route 6.159ns (59.802%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/C
    SLICE_X104Y58        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/Q
                         net (fo=6, routed)           6.159     6.677    value_out_1_OBUF[2]
    W8                   OBUF (Prop_obuf_I_O)         3.622    10.299 r  value_out_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.299    value_out_1[2]
    W8                                                                r  value_out_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.291ns  (logic 4.107ns (39.906%)  route 6.184ns (60.095%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/Q
                         net (fo=7, routed)           6.184     6.702    value_out_1_OBUF[6]
    W10                  OBUF (Prop_obuf_I_O)         3.589    10.291 r  value_out_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.291    value_out_1[6]
    W10                                                               r  value_out_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            value_out_1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 4.140ns (40.389%)  route 6.110ns (59.611%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/C
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/Q
                         net (fo=5, routed)           6.110     6.628    value_out_1_OBUF[8]
    V8                   OBUF (Prop_obuf_I_O)         3.622    10.250 r  value_out_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.250    value_out_1[8]
    V8                                                                r  value_out_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 4.101ns (44.107%)  route 5.197ns (55.893%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/C
    SLICE_X104Y58        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/Q
                         net (fo=7, routed)           5.197     5.715    value_out_1_OBUF[1]
    Y8                   OBUF (Prop_obuf_I_O)         3.583     9.299 r  value_out_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.299    value_out_1[1]
    Y8                                                                r  value_out_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.142ns (58.219%)  route 2.972ns (41.781%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/Q
                         net (fo=6, routed)           2.972     3.490    value_out_1_OBUF[5]
    Y16                  OBUF (Prop_obuf_I_O)         3.624     7.114 r  value_out_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.114    value_out_1[5]
    Y16                                                               r  value_out_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 4.071ns (62.161%)  route 2.478ns (37.839%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/C
    SLICE_X104Y58        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/Q
                         net (fo=6, routed)           2.478     2.996    value_out_1_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         3.553     6.549 r  value_out_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.549    value_out_1[3]
    U18                                                               r  value_out_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            value_out_1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.391ns  (logic 4.091ns (64.015%)  route 2.300ns (35.985%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/C
    SLICE_X104Y58        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/Q
                         net (fo=6, routed)           2.300     2.818    value_out_1_OBUF[4]
    Y19                  OBUF (Prop_obuf_I_O)         3.573     6.391 r  value_out_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.391    value_out_1[4]
    Y19                                                               r  value_out_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_1
                            (input port)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.568ns  (logic 1.666ns (29.927%)  route 3.901ns (70.073%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  enable_1 (IN)
                         net (fo=0)                   0.000     0.000    enable_1
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  enable_1_IBUF_inst/O
                         net (fo=1, routed)           3.147     4.689    design_1_i/draadloze_sensor_0/U0/enable
    SLICE_X106Y58        LUT5 (Prop_lut5_I4_O)        0.124     4.813 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_1/O
                         net (fo=9, routed)           0.755     5.568    design_1_i/draadloze_sensor_0/U0/current_value
    SLICE_X105Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.145%)  route 0.192ns (50.855%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X105Y58        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=5, routed)           0.192     0.333    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X105Y58        LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  design_1_i/draadloze_sensor_0/U0/current_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    design_1_i/draadloze_sensor_0/U0/current_value[0]_i_1_n_0
    SLICE_X105Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.273ns (62.528%)  route 0.164ns (37.472%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/C
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/Q
                         net (fo=5, routed)           0.164     0.328    design_1_i/draadloze_sensor_0/U0/value_out[8]
    SLICE_X104Y59        LUT2 (Prop_lut2_I1_O)        0.045     0.373 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_5/O
                         net (fo=1, routed)           0.000     0.373    design_1_i/draadloze_sensor_0/U0/current_value[8]_i_5_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.437 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.437    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_4
    SLICE_X104Y59        FDRE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.273ns (61.425%)  route 0.171ns (38.575%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/C
    SLICE_X104Y58        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/Q
                         net (fo=6, routed)           0.171     0.335    design_1_i/draadloze_sensor_0/U0/value_out[4]
    SLICE_X104Y58        LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  design_1_i/draadloze_sensor_0/U0/current_value[4]_i_3/O
                         net (fo=1, routed)           0.000     0.380    design_1_i/draadloze_sensor_0/U0/current_value[4]_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.444 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.444    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_4
    SLICE_X104Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.299ns (64.548%)  route 0.164ns (35.452%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X105Y58        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=5, routed)           0.164     0.305    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X104Y58        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.463 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.463    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_7
    SLICE_X104Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.313ns (65.588%)  route 0.164ns (34.412%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X105Y58        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=5, routed)           0.164     0.305    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X104Y58        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.477 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.477    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_5
    SLICE_X104Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.275ns (56.371%)  route 0.213ns (43.629%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/Q
                         net (fo=6, routed)           0.213     0.377    design_1_i/draadloze_sensor_0/U0/value_out[5]
    SLICE_X104Y59        LUT2 (Prop_lut2_I0_O)        0.045     0.422 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_7/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/draadloze_sensor_0/U0/current_value[8]_i_7_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.488 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.488    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_6
    SLICE_X104Y59        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.325ns (66.432%)  route 0.164ns (33.568%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X105Y58        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=5, routed)           0.164     0.305    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X104Y58        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.489 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.489    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_6
    SLICE_X104Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.279ns (56.725%)  route 0.213ns (43.275%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/Q
                         net (fo=6, routed)           0.213     0.377    design_1_i/draadloze_sensor_0/U0/value_out[5]
    SLICE_X104Y59        LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_8/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/draadloze_sensor_0/U0/current_value[8]_i_8_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.492 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.492    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_7
    SLICE_X104Y59        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.313ns (58.837%)  route 0.219ns (41.163%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/Q
                         net (fo=6, routed)           0.219     0.383    design_1_i/draadloze_sensor_0/U0/value_out[5]
    SLICE_X104Y59        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.532 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.532    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_5
    SLICE_X104Y59        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.254ns (25.460%)  route 0.744ns (74.540%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/C
    SLICE_X104Y59        FDSE (Prop_fdse_C_Q)         0.164     0.164 f  design_1_i/draadloze_sensor_0/U0/current_value_reg[7]/Q
                         net (fo=6, routed)           0.213     0.377    design_1_i/draadloze_sensor_0/U0/value_out[7]
    SLICE_X105Y57        LUT5 (Prop_lut5_I0_O)        0.045     0.422 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_4/O
                         net (fo=1, routed)           0.277     0.698    design_1_i/draadloze_sensor_0/U0/current_value10_out
    SLICE_X106Y58        LUT5 (Prop_lut5_I3_O)        0.045     0.743 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_1/O
                         net (fo=9, routed)           0.254     0.998    design_1_i/draadloze_sensor_0/U0/current_value
    SLICE_X104Y58        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.632ns (25.022%)  route 4.889ns (74.978%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     6.521    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.632ns (25.022%)  route 4.889ns (74.978%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     6.521    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.632ns (25.022%)  route 4.889ns (74.978%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     6.521    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.632ns (25.022%)  route 4.889ns (74.978%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.113     6.521    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y54        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.632ns (25.575%)  route 4.748ns (74.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     6.380    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.632ns (25.575%)  route 4.748ns (74.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     6.380    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.632ns (25.575%)  route 4.748ns (74.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     6.380    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.632ns (25.575%)  route 4.748ns (74.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.972     6.380    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y55        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.632ns (26.194%)  route 4.597ns (73.806%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.822     6.229    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.632ns (26.194%)  route 4.597ns (73.806%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          3.776     5.283    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.407 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.822     6.229    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.609    -1.560    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y56        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.320ns (16.729%)  route 1.594ns (83.271%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.594     1.869    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y59        LUT4 (Prop_lut4_I1_O)        0.045     1.914 r  design_1_i/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.914    design_1_i/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X102Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X102Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.320ns (15.464%)  route 1.750ns (84.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.140     2.070    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.320ns (15.464%)  route 1.750ns (84.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.140     2.070    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[21]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.320ns (15.464%)  route 1.750ns (84.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.140     2.070    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[22]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.320ns (15.464%)  route 1.750ns (84.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.140     2.070    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y59        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[23]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.320ns (15.018%)  route 1.812ns (84.982%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.202     2.132    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.864    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.320ns (15.018%)  route 1.812ns (84.982%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.202     2.132    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.864    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.320ns (15.018%)  route 1.812ns (84.982%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.202     2.132    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.864    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.320ns (15.018%)  route 1.812ns (84.982%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.202     2.132    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.876    -0.864    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y61        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.710%)  route 1.856ns (85.290%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_rtl_IBUF_inst/O
                         net (fo=13, routed)          1.610     1.885    design_1_i/clk_divider_0/U0/reset
    SLICE_X102Y60        LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.247     2.176    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.877    -0.863    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X103Y58        FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C





