Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Thu Apr 10 03:47:00 2025
| Host              : edabk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_u250_timing_summary_routed.rpt -pb top_u250_timing_summary_routed.pb -rpx top_u250_timing_summary_routed.rpx -warn_on_violation
| Design            : top_u250
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   6           
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.186        0.000                      0                62208        0.010        0.000                      0                61458        0.039        0.000                       0                 26058  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
SYSCLK0_300_P                                                                                        {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                                       {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                                       {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                                                 {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                                       {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                                                 {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                                       {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                                                 {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                                       {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                                       {0.000 3.332}          6.664           150.060         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK0_300_P                                                                                              1.883        0.000                      0                   23        0.043        0.000                      0                   23        1.216        0.000                       0                    19  
  mmcm_clkout0                                                                                             0.186        0.000                      0                53273        0.010        0.000                      0                53273        0.904        0.000                       0                 23099  
    pll_clk[0]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                   0.466        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                                   0.466        0.000                       0                    40  
    pll_clk[2]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                                   0.466        0.000                       0                    37  
  mmcm_clkout5                                                                                            10.544        0.000                      0                  827        0.020        0.000                      0                  827        6.132        0.000                       0                   570  
  mmcm_clkout6                                                                                             1.503        0.000                      0                 5713        0.019        0.000                      0                 5185        1.103        0.000                       0                  1747  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.123        0.000                      0                  992        0.020        0.000                      0                  992       24.468        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.526        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               1.111        0.000                      0                  133                                                                        
mmcm_clkout0                                                                                         pll_clk[0]_DIV                                                                                             0.680        0.000                      0                  320        0.676        0.000                      0                  320  
mmcm_clkout0                                                                                         pll_clk[1]_DIV                                                                                             0.778        0.000                      0                  320        0.580        0.000                      0                  320  
mmcm_clkout0                                                                                         pll_clk[2]_DIV                                                                                             0.748        0.000                      0                  312        0.597        0.000                      0                  312  
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.617        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.654        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               1.845        0.000                      0                   36        0.182        0.000                      0                    1  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.927        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.390        0.000                      0                  100        0.115        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              11.911        0.000                      0                  105        0.119        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               mmcm_clkout0                                                                                         SYSCLK0_300_P                                                                                        
(none)                                                                                               mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                               SYSCLK0_300_P                                                                                        mmcm_clkout0                                                                                         
(none)                                                                                               mmcm_clkout5                                                                                         mmcm_clkout0                                                                                         
(none)                                                                                               mmcm_clkout6                                                                                         mmcm_clkout0                                                                                         
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                         
(none)                                                                                               mmcm_clkout0                                                                                         mmcm_clkout5                                                                                         
(none)                                                                                               SYSCLK0_300_P                                                                                        mmcm_clkout6                                                                                         
(none)                                                                                               mmcm_clkout0                                                                                         mmcm_clkout6                                                                                         
(none)                                                                                               mmcm_clkout6                                                                                         mmcm_clkout6                                                                                         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               mmcm_clkout0                                                                                                                                                                                              
(none)                                                                                                                                                                                                    SYSCLK0_300_P                                                                                        
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK0_300_P
  To Clock:  SYSCLK0_300_P

Setup :            0  Failing Endpoints,  Worst Slack        1.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.345ns (27.261%)  route 0.921ns (72.739%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 5.378 - 3.332 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.170ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.155ns, distribution 0.852ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.150     2.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     2.452 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                                       net (fo=3, routed)           0.242     2.693    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]
    Moved         SLICE_X117Y181                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    Moved         SLICE_X117Y181       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.141     2.834 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                                       net (fo=6, routed)           0.128     2.962    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    Moved         SLICE_X117Y182                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    Moved         SLICE_X117Y182       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                                    0.123     3.085 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                                       net (fo=4, routed)           0.551     3.636    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    Moved         SLICE_X119Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.007     5.378    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X119Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                                       clock pessimism              0.251     5.629    
                                       clock uncertainty           -0.035     5.594    
                  SLICE_X119Y193       FDRE (Setup_EFF2_SLICEL_C_R)
                                                                   -0.074     5.520    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          5.520    
                                       arrival time                          -3.636    
  ---------------------------------------------------------------------------------
                                       slack                                  1.883    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.080ns (6.221%)  route 1.206ns (93.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 5.374 - 3.332 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.170ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.148     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y189       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                                    0.080     2.449 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                                       net (fo=1, routed)           1.206     3.655    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
    Routing       SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.003     5.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                                       clock pessimism              0.319     5.693    
                                       clock uncertainty           -0.035     5.658    
                  SLICE_X117Y189       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025     5.683    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          5.683    
                                       arrival time                          -3.655    
  ---------------------------------------------------------------------------------
                                       slack                                  2.028    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.387ns (31.915%)  route 0.826ns (68.085%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 5.378 - 3.332 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.170ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.155ns, distribution 0.852ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.150     2.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     2.452 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                                       net (fo=3, routed)           0.242     2.693    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]
    Moved         SLICE_X117Y181                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    Moved         SLICE_X117Y181       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.141     2.834 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                                       net (fo=6, routed)           0.298     3.133    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    Moved         SLICE_X117Y189                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/I0
    Moved         SLICE_X117Y189       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.165     3.298 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                                       net (fo=1, routed)           0.286     3.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    Moved         SLICE_X119Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.007     5.378    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X119Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                                       clock pessimism              0.251     5.629    
                                       clock uncertainty           -0.035     5.594    
                  SLICE_X119Y193       FDRE (Setup_EFF2_SLICEL_C_D)
                                                                    0.025     5.619    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          5.619    
                                       arrival time                          -3.584    
  ---------------------------------------------------------------------------------
                                       slack                                  2.035    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.301ns (27.370%)  route 0.799ns (72.630%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 5.386 - 3.332 ) 
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.155ns, distribution 0.860ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.155     2.376    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y182       FDSE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     2.455 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                                       net (fo=7, routed)           0.275     2.730    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]
    Moved         SLICE_X117Y189                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/I1
    Moved         SLICE_X117Y189       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.124     2.854 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                                       net (fo=1, routed)           0.316     3.170    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    Moved         SLICE_X117Y181                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I3
    Moved         SLICE_X117Y181       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                                    0.098     3.268 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                                       net (fo=1, routed)           0.208     3.476    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    Moved         SLICE_X118Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.015     5.386    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X118Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                                       clock pessimism              0.251     5.637    
                                       clock uncertainty           -0.035     5.602    
                  SLICE_X118Y181       FDRE (Setup_HFF2_SLICEM_C_D)
                                                                    0.025     5.627    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  ---------------------------------------------------------------------------------
                                       required time                          5.627    
                                       arrival time                          -3.476    
  ---------------------------------------------------------------------------------
                                       slack                                  2.151    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.345ns (33.155%)  route 0.696ns (66.845%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 5.376 - 3.332 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.170ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.150     2.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     2.452 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                                       net (fo=3, routed)           0.242     2.693    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]
    Moved         SLICE_X117Y181                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    Moved         SLICE_X117Y181       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.141     2.834 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                                       net (fo=6, routed)           0.128     2.962    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    Moved         SLICE_X117Y182                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    Moved         SLICE_X117Y182       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                                    0.123     3.085 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                                       net (fo=4, routed)           0.326     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    Moved         SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.005     5.376    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                                       clock pessimism              0.319     5.695    
                                       clock uncertainty           -0.035     5.660    
                  SLICE_X117Y181       FDRE (Setup_CFF2_SLICEL_C_R)
                                                                   -0.074     5.586    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.586    
                                       arrival time                          -3.411    
  ---------------------------------------------------------------------------------
                                       slack                                  2.174    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.345ns (33.155%)  route 0.696ns (66.845%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 5.376 - 3.332 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.170ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.150     2.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     2.452 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                                       net (fo=3, routed)           0.242     2.693    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]
    Moved         SLICE_X117Y181                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    Moved         SLICE_X117Y181       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.141     2.834 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                                       net (fo=6, routed)           0.128     2.962    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    Moved         SLICE_X117Y182                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    Moved         SLICE_X117Y182       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                                    0.123     3.085 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                                       net (fo=4, routed)           0.326     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    Moved         SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.005     5.376    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                                       clock pessimism              0.319     5.695    
                                       clock uncertainty           -0.035     5.660    
                  SLICE_X117Y181       FDRE (Setup_DFF_SLICEL_C_R)
                                                                   -0.074     5.586    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          5.586    
                                       arrival time                          -3.411    
  ---------------------------------------------------------------------------------
                                       slack                                  2.174    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.345ns (33.155%)  route 0.696ns (66.845%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 5.376 - 3.332 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.170ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.150     2.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     2.452 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                                       net (fo=3, routed)           0.242     2.693    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]
    Moved         SLICE_X117Y181                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    Moved         SLICE_X117Y181       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.141     2.834 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                                       net (fo=6, routed)           0.128     2.962    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    Moved         SLICE_X117Y182                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    Moved         SLICE_X117Y182       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                                    0.123     3.085 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                                       net (fo=4, routed)           0.326     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    Moved         SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.005     5.376    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                                       clock pessimism              0.319     5.695    
                                       clock uncertainty           -0.035     5.660    
                  SLICE_X117Y181       FDRE (Setup_DFF2_SLICEL_C_R)
                                                                   -0.074     5.586    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          5.586    
                                       arrival time                          -3.411    
  ---------------------------------------------------------------------------------
                                       slack                                  2.174    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.345ns (37.274%)  route 0.581ns (62.726%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 5.374 - 3.332 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.170ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.150     2.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     2.452 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                                       net (fo=3, routed)           0.242     2.693    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]
    Moved         SLICE_X117Y181                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    Moved         SLICE_X117Y181       LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                                    0.141     2.834 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                                       net (fo=6, routed)           0.289     3.124    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    Moved         SLICE_X117Y189                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    Moved         SLICE_X117Y189       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                                    0.123     3.247 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                                       net (fo=1, routed)           0.050     3.297    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    Moved         SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.003     5.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                                       clock pessimism              0.302     5.676    
                                       clock uncertainty           -0.035     5.641    
                  SLICE_X117Y189       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025     5.666    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg
  ---------------------------------------------------------------------------------
                                       required time                          5.666    
                                       arrival time                          -3.297    
  ---------------------------------------------------------------------------------
                                       slack                                  2.369    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.114ns (12.566%)  route 0.793ns (87.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 5.421 - 3.332 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.170ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.148     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                                    0.079     2.448 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                                       net (fo=2, routed)           0.099     2.547    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design
    Moved         SLICE_X117Y189                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
    Moved         SLICE_X117Y189       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                                    0.035     2.582 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                                       net (fo=1, routed)           0.694     3.276    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    Placement     SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.050     5.421    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                                       clock pessimism              0.251     5.672    
                                       clock uncertainty           -0.035     5.637    
                  SLICE_X126Y189       FDRE (Setup_AFF2_SLICEM_C_D)
                                                                    0.025     5.662    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg
  ---------------------------------------------------------------------------------
                                       required time                          5.662    
                                       arrival time                          -3.276    
  ---------------------------------------------------------------------------------
                                       slack                                  2.386    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (SYSCLK0_300_P rise@3.332ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.176ns (21.276%)  route 0.651ns (78.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.087ns = ( 5.419 - 3.332 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.170ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.148     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y189       FDRE (Prop_CFF_SLICEL_C_Q)
                                                                    0.079     2.448 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                                       net (fo=2, routed)           0.104     2.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design
    Moved         SLICE_X117Y189                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
    Moved         SLICE_X117Y189       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                                    0.097     2.649 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                                       net (fo=1, routed)           0.547     3.196    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    Placement     SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.048     5.419    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                                       clock pessimism              0.251     5.670    
                                       clock uncertainty           -0.035     5.635    
                  SLICE_X126Y193       FDRE (Setup_AFF2_SLICEM_C_D)
                                                                    0.025     5.660    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  ---------------------------------------------------------------------------------
                                       required time                          5.660    
                                       arrival time                          -3.196    
  ---------------------------------------------------------------------------------
                                       slack                                  2.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.700%)  route 0.037ns (38.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.657     1.322    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y182       FDSE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     1.361 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                                       net (fo=7, routed)           0.031     1.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]
    Moved         SLICE_X117Y182                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/I2
    Moved         SLICE_X117Y182       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                                    0.020     1.412 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                                       net (fo=1, routed)           0.006     1.418    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    Moved         SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.751     1.592    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                                       clock pessimism             -0.264     1.328    
                  SLICE_X117Y182       FDSE (Hold_HFF2_SLICEL_C_D)
                                                                    0.047     1.375    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -1.375    
                                       arrival time                           1.418    
  ---------------------------------------------------------------------------------
                                       slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.206%)  route 0.045ns (45.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.657     1.322    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y182       FDSE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     1.361 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                                       net (fo=7, routed)           0.029     1.390    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]
    Moved         SLICE_X117Y182                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I4
    Moved         SLICE_X117Y182       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                                    0.014     1.404 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                                       net (fo=1, routed)           0.016     1.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    Moved         SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.751     1.592    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                                       clock pessimism             -0.264     1.328    
                  SLICE_X117Y182       FDSE (Hold_GFF_SLICEL_C_D)
                                                                    0.046     1.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.374    
                                       arrival time                           1.420    
  ---------------------------------------------------------------------------------
                                       slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.654     1.319    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     1.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                                       net (fo=4, routed)           0.025     1.383    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[2]
    Moved         SLICE_X117Y181                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/I1
    Moved         SLICE_X117Y181       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                                    0.033     1.416 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                                       net (fo=1, routed)           0.006     1.422    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    Moved         SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.747     1.588    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                                       clock pessimism             -0.263     1.325    
                  SLICE_X117Y181       FDRE (Hold_DFF2_SLICEL_C_D)
                                                                    0.047     1.372    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.372    
                                       arrival time                           1.422    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.557%)  route 0.048ns (43.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.657     1.322    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y182       FDSE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     1.361 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                                       net (fo=7, routed)           0.031     1.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]
    Moved         SLICE_X117Y182                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/I2
    Moved         SLICE_X117Y182       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                                    0.023     1.415 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                                       net (fo=1, routed)           0.017     1.432    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    Moved         SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.751     1.592    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y182       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                                       clock pessimism             -0.264     1.328    
                  SLICE_X117Y182       FDSE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     1.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.374    
                                       arrival time                           1.432    
  ---------------------------------------------------------------------------------
                                       slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.062ns (36.938%)  route 0.106ns (63.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.654     1.319    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     1.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                                       net (fo=4, routed)           0.025     1.383    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[2]
    Moved         SLICE_X117Y181                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I2
    Moved         SLICE_X117Y181       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                                    0.023     1.406 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                                       net (fo=1, routed)           0.081     1.487    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    Moved         SLICE_X118Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.757     1.598    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X118Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                                       clock pessimism             -0.221     1.377    
                  SLICE_X118Y181       FDRE (Hold_HFF2_SLICEM_C_D)
                                                                    0.047     1.424    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.424    
                                       arrival time                           1.487    
  ---------------------------------------------------------------------------------
                                       slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.433%)  route 0.041ns (35.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.654     1.319    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y181       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     1.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                                       net (fo=4, routed)           0.025     1.383    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[2]
    Moved         SLICE_X117Y181                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/I2
    Moved         SLICE_X117Y181       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                                    0.035     1.418 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                                       net (fo=1, routed)           0.016     1.434    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    Moved         SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.747     1.588    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                                       clock pessimism             -0.263     1.325    
                  SLICE_X117Y181       FDRE (Hold_DFF_SLICEL_C_D)
                                                                    0.046     1.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.371    
                                       arrival time                           1.434    
  ---------------------------------------------------------------------------------
                                       slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.653     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y188       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.040     1.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                                       net (fo=1, routed)           0.081     1.439    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async[0]
    Routing       SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.746     1.587    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                                       clock pessimism             -0.263     1.324    
                  SLICE_X117Y188       FDPE (Hold_BFF2_SLICEL_C_D)
                                                                    0.047     1.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.371    
                                       arrival time                           1.439    
  ---------------------------------------------------------------------------------
                                       slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.653     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y189       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                                    0.040     1.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                                       net (fo=1, routed)           0.082     1.440    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    Routing       SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.746     1.587    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                                       clock pessimism             -0.263     1.324    
                  SLICE_X117Y189       FDRE (Hold_DFF2_SLICEL_C_D)
                                                                    0.047     1.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.371    
                                       arrival time                           1.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.054ns (33.305%)  route 0.108ns (66.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.657     1.322    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X119Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X119Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     1.362 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                                       net (fo=7, routed)           0.091     1.453    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst[6]
    Moved         SLICE_X117Y189                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_i_1/I0
    Moved         SLICE_X117Y189       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                                    0.014     1.467 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                                       net (fo=1, routed)           0.017     1.484    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    Moved         SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.746     1.587    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                                       clock pessimism             -0.221     1.366    
                  SLICE_X117Y189       FDRE (Hold_CFF_SLICEL_C_D)
                                                                    0.046     1.412    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.412    
                                       arrival time                           1.484    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             SYSCLK0_300_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK0_300_P rise@0.000ns - SYSCLK0_300_P rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.653     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y188       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                                    0.040     1.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                                       net (fo=1, routed)           0.099     1.457    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async[1]
    Routing       SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.746     1.587    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                                       clock pessimism             -0.251     1.336    
                  SLICE_X117Y189       FDRE (Hold_AFF2_SLICEL_C_D)
                                                                    0.047     1.383    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.383    
                                       arrival time                           1.457    
  ---------------------------------------------------------------------------------
                                       slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK0_300_P
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { SYSCLK0_300_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         3.332       2.042      BUFGCE_X0Y92    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.332       2.261      MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X119Y193  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X117Y189  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.332       96.668     MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X117Y182  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X117Y181  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.174ns (5.882%)  route 2.784ns (94.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 7.142 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.735     6.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y206                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][31]_i_1/I1
    Routing       SLICE_X117Y206       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                                    0.098     6.469 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][31]_i_1/O
                                       net (fo=1, routed)           0.049     6.518    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1119
    Routing       SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.042     7.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]/C
                                       clock pessimism             -0.411     6.731    
                                       clock uncertainty           -0.052     6.679    
                  SLICE_X117Y206       FDRE (Setup_BFF_SLICEL_C_D)
                                                                    0.025     6.704    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][31]
  ---------------------------------------------------------------------------------
                                       required time                          6.704    
                                       arrival time                          -6.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.186    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][95]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.192ns (6.519%)  route 2.753ns (93.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 7.142 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.735     6.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y206                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][95]_i_1/I1
    Routing       SLICE_X117Y206       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                                    0.116     6.487 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][95]_i_1/O
                                       net (fo=1, routed)           0.018     6.505    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1080
    Routing       SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][95]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.042     7.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][95]/C
                                       clock pessimism             -0.411     6.731    
                                       clock uncertainty           -0.052     6.679    
                  SLICE_X117Y206       FDRE (Setup_BFF2_SLICEL_C_D)
                                                                    0.025     6.704    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][95]
  ---------------------------------------------------------------------------------
                                       required time                          6.704    
                                       arrival time                          -6.505    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.172ns (5.850%)  route 2.768ns (94.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 7.149 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.718     6.354    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y200                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ACT_n_dly[0][3]_i_1/I1
    Routing       SLICE_X117Y200       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                                    0.096     6.450 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ACT_n_dly[0][3]_i_1/O
                                       net (fo=1, routed)           0.050     6.500    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/p_0_in_0[3]
    Routing       SLICE_X117Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.049     7.149    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][3]/C
                                       clock pessimism             -0.411     6.738    
                                       clock uncertainty           -0.052     6.686    
                  SLICE_X117Y200       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025     6.711    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][3]
  ---------------------------------------------------------------------------------
                                       required time                          6.711    
                                       arrival time                          -6.500    
  ---------------------------------------------------------------------------------
                                       slack                                  0.211    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][117]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.111ns (3.778%)  route 2.827ns (96.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 7.151 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.777     6.413    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y198                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][117]_i_1/I0
    Routing       SLICE_X117Y198       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                                    0.035     6.448 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][117]_i_1/O
                                       net (fo=1, routed)           0.050     6.498    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1068
    Routing       SLICE_X117Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][117]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.051     7.151    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][117]/C
                                       clock pessimism             -0.411     6.740    
                                       clock uncertainty           -0.052     6.688    
                  SLICE_X117Y198       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025     6.713    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][117]
  ---------------------------------------------------------------------------------
                                       required time                          6.713    
                                       arrival time                          -6.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.215    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.112ns (3.814%)  route 2.824ns (96.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 7.151 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.775     6.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y198                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly[0][0]_i_1/I4
    Routing       SLICE_X117Y198       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                                    0.036     6.447 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly[0][0]_i_1/O
                                       net (fo=1, routed)           0.049     6.496    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1046
    Routing       SLICE_X117Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.051     7.151    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]/C
                                       clock pessimism             -0.411     6.740    
                                       clock uncertainty           -0.052     6.688    
                  SLICE_X117Y198       FDRE (Setup_BFF_SLICEL_C_D)
                                                                    0.025     6.713    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CS_n_dly_reg[0][0]
  ---------------------------------------------------------------------------------
                                       required time                          6.713    
                                       arrival time                          -6.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.126ns (4.320%)  route 2.791ns (95.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 7.142 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.741     6.376    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y206                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][30]_i_1/I1
    Routing       SLICE_X117Y206       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                                    0.050     6.426 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][30]_i_1/O
                                       net (fo=1, routed)           0.050     6.476    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1120
    Routing       SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][30]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.042     7.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][30]/C
                                       clock pessimism             -0.411     6.731    
                                       clock uncertainty           -0.052     6.679    
                  SLICE_X117Y206       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025     6.704    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][30]
  ---------------------------------------------------------------------------------
                                       required time                          6.704    
                                       arrival time                          -6.476    
  ---------------------------------------------------------------------------------
                                       slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.126ns (4.323%)  route 2.789ns (95.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 7.142 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.740     6.375    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y206                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][24]_i_1/I1
    Routing       SLICE_X117Y206       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                                    0.050     6.425 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][24]_i_1/O
                                       net (fo=1, routed)           0.049     6.474    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1123
    Routing       SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.042     7.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]/C
                                       clock pessimism             -0.411     6.731    
                                       clock uncertainty           -0.052     6.679    
                  SLICE_X117Y206       FDRE (Setup_DFF_SLICEL_C_D)
                                                                    0.025     6.704    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][24]
  ---------------------------------------------------------------------------------
                                       required time                          6.704    
                                       arrival time                          -6.474    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][112]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.186ns (6.369%)  route 2.734ns (93.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 7.149 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.155ns, distribution 0.894ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.718     6.354    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y200                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][112]_i_1/I1
    Routing       SLICE_X117Y200       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                                    0.110     6.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][112]_i_1/O
                                       net (fo=1, routed)           0.016     6.480    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1071
    Routing       SLICE_X117Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][112]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.049     7.149    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][112]/C
                                       clock pessimism             -0.411     6.738    
                                       clock uncertainty           -0.052     6.686    
                  SLICE_X117Y200       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025     6.711    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][112]
  ---------------------------------------------------------------------------------
                                       required time                          6.711    
                                       arrival time                          -6.480    
  ---------------------------------------------------------------------------------
                                       slack                                  0.231    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.144ns (4.965%)  route 2.757ns (95.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 7.142 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.741     6.376    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y206                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][94]_i_1/I1
    Routing       SLICE_X117Y206       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                                    0.068     6.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][94]_i_1/O
                                       net (fo=1, routed)           0.016     6.460    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1081
    Routing       SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.042     7.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]/C
                                       clock pessimism             -0.411     6.731    
                                       clock uncertainty           -0.052     6.679    
                  SLICE_X117Y206       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025     6.704    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][94]
  ---------------------------------------------------------------------------------
                                       required time                          6.704    
                                       arrival time                          -6.460    
  ---------------------------------------------------------------------------------
                                       slack                                  0.244    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][88]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.142ns (4.902%)  route 2.755ns (95.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 7.142 - 3.332 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.219     3.560    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/div_clk
                  SLICE_X122Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y118       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.636 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg/Q
                                       net (fo=757, routed)         2.740     6.375    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_CS_n_dly_reg[0][0]_0
    Routing       SLICE_X117Y206                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][88]_i_1/I1
    Routing       SLICE_X117Y206       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                                    0.066     6.441 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/mcal_ADR_dly[0][88]_i_1/O
                                       net (fo=1, routed)           0.015     6.456    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal_n_1083
    Routing       SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][88]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.042     7.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][88]/C
                                       clock pessimism             -0.411     6.731    
                                       clock uncertainty           -0.052     6.679    
                  SLICE_X117Y206       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     6.704    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][88]
  ---------------------------------------------------------------------------------
                                       required time                          6.704    
                                       arrival time                          -6.456    
  ---------------------------------------------------------------------------------
                                       slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1263]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.061ns (35.882%)  route 0.109ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.171ns, distribution 1.084ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.088     3.856    memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X137Y126       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[132]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y126       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                                    0.061     3.917 r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[132]/Q
                                       net (fo=2, routed)           0.109     4.026    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/D[239]
    Routing       SLICE_X136Y125       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1263]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.255     3.596    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
                  SLICE_X136Y125       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1263]/C
                                       clock pessimism              0.359     3.955    
                  SLICE_X136Y125       FDRE (Hold_EFF2_SLICEL_C_D)
                                                                    0.062     4.017    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1263]
  ---------------------------------------------------------------------------------
                                       required time                         -4.017    
                                       arrival time                           4.026    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[54]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_EN
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      0.664ns (routing 0.096ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.108ns, distribution 0.787ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.664     2.265    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y169       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[54]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y169       FDSE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039     2.304 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[54]/Q
                                       net (fo=1, routed)           0.153     2.457    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_clb2phy_fifo_rden[0]
    Routing       BITSLICE_RX_TX_X0Y145
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_EN
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.895     2.239    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/div_clk
                  BITSLICE_RX_TX_X0Y145
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
                                       clock pessimism              0.185     2.425    
                  BITSLICE_RX_TX_X0Y145
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_FIFO_RD_EN)
                                                                    0.022     2.447    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -2.447    
                                       arrival time                           2.457    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1527]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.057ns (32.089%)  route 0.121ns (67.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.069ns (routing 0.155ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.171ns, distribution 1.073ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.069     3.837    memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X133Y91        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[123]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X133Y91        FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.057     3.894 r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[123]/Q
                                       net (fo=2, routed)           0.121     4.015    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/D[503]
    Routing       SLICE_X135Y93        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1527]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.244     3.585    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
                  SLICE_X135Y93        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1527]/C
                                       clock pessimism              0.357     3.942    
                  SLICE_X135Y93        FDRE (Hold_FFF2_SLICEL_C_D)
                                                                    0.062     4.004    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1527]
  ---------------------------------------------------------------------------------
                                       required time                         -4.004    
                                       arrival time                           4.015    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][373]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      1.088ns (routing 0.155ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.171ns, distribution 1.081ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.088     3.856    memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X133Y109       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[175]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X133Y109       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.058     3.914 r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[175]/Q
                                       net (fo=1, routed)           0.109     4.023    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[361]
    Routing       SLICE_X132Y108       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][373]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.252     3.593    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
                  SLICE_X132Y108       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][373]/C
                                       clock pessimism              0.358     3.950    
                  SLICE_X132Y108       FDRE (Hold_AFF2_SLICEL_C_D)
                                                                    0.062     4.012    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][373]
  ---------------------------------------------------------------------------------
                                       required time                         -4.012    
                                       arrival time                           4.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.060ns (29.126%)  route 0.146ns (70.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.059ns (routing 0.155ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.171ns, distribution 1.076ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.059     3.827    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
                  SLICE_X122Y79        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y79        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.060     3.887 r  memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                                       net (fo=1, routed)           0.146     4.033    memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIB0
    Routing       SLICE_X121Y78        RAMD32                                       r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.247     3.588    memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
                  SLICE_X121Y78        RAMD32                                       r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/CLK
                                       clock pessimism              0.357     3.945    
                  SLICE_X121Y78        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                                    0.078     4.023    memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB
  ---------------------------------------------------------------------------------
                                       required time                         -4.023    
                                       arrival time                           4.033    
  ---------------------------------------------------------------------------------
                                       slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.155ns (56.635%)  route 0.119ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.070ns (routing 0.155ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.171ns, distribution 1.118ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.070     3.838    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                  SLICE_X129Y179       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y179       FDRE (Prop_GFF_SLICEM_C_Q)
                                                                    0.058     3.896 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][3]/Q
                                       net (fo=7, routed)           0.089     3.985    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][4]_0[3]
    Routing       SLICE_X129Y180                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_2/I0
    Routing       SLICE_X129Y180       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.097     4.082 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r[0][5]_i_2/O
                                       net (fo=1, routed)           0.030     4.112    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/p_0_in__0[5]
    Routing       SLICE_X129Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.289     3.630    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                  SLICE_X129Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][5]/C
                                       clock pessimism              0.411     4.041    
                  SLICE_X129Y180       FDRE (Hold_HFF_SLICEM_C_D)
                                                                    0.060     4.101    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[0].rd_buf_indx_r_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                         -4.101    
                                       arrival time                           4.112    
  ---------------------------------------------------------------------------------
                                       slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.191%)  route 0.114ns (65.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.171ns, distribution 1.008ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.011     3.779    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y162       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[463]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y162       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.059     3.838 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[463]/Q
                                       net (fo=6, routed)           0.114     3.951    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rd_data_phy2mc_xif[463]
    Routing       SLICE_X118Y162       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[505]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.179     3.520    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X118Y162       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[505]/C
                                       clock pessimism              0.358     3.878    
                  SLICE_X118Y162       FDRE (Hold_GFF2_SLICEM_C_D)
                                                                    0.062     3.940    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[505]
  ---------------------------------------------------------------------------------
                                       required time                         -3.940    
                                       arrival time                           3.951    
  ---------------------------------------------------------------------------------
                                       slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][309]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.058ns (24.786%)  route 0.176ns (75.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.085ns (routing 0.155ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.171ns, distribution 1.092ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.085     3.853    memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X139Y123       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[111]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X139Y123       FDRE (Prop_GFF_SLICEM_C_Q)
                                                                    0.058     3.911 r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[111]/Q
                                       net (fo=1, routed)           0.176     4.087    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[297]
    Routing       SLICE_X136Y119       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][309]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.263     3.604    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
                  SLICE_X136Y119       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][309]/C
                                       clock pessimism              0.411     4.015    
                  SLICE_X136Y119       FDRE (Hold_FFF_SLICEL_C_D)
                                                                    0.060     4.075    memory_system_i/memory_system_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][309]
  ---------------------------------------------------------------------------------
                                       required time                         -4.075    
                                       arrival time                           4.087    
  ---------------------------------------------------------------------------------
                                       slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1455]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.078ns (routing 0.155ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.171ns, distribution 1.077ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.078     3.846    memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/clka
                  SLICE_X137Y95        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[42]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X137Y95        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.060     3.906 r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[42]/Q
                                       net (fo=2, routed)           0.114     4.020    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/D[431]
    Routing       SLICE_X136Y96        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1455]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.248     3.589    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/aclk
                  SLICE_X136Y96        FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1455]/C
                                       clock pessimism              0.357     3.946    
                  SLICE_X136Y96        FDRE (Hold_EFF2_SLICEL_C_D)
                                                                    0.062     4.008    memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer_reg[1455]
  ---------------------------------------------------------------------------------
                                       required time                         -4.008    
                                       arrival time                           4.020    
  ---------------------------------------------------------------------------------
                                       slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (28.008%)  route 0.157ns (71.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      1.067ns (routing 0.155ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.171ns, distribution 1.085ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.067     3.835    memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
                  SLICE_X138Y169       FDRE                                         r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X138Y169       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.061     3.896 r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                                       net (fo=23, routed)          0.157     4.053    memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    Routing       SLICE_X139Y170       RAMD32                                       r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.256     3.597    memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
                  SLICE_X139Y170       RAMD32                                       r  memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                                       clock pessimism              0.358     3.955    
                  SLICE_X139Y170       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                                    0.085     4.040    memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -4.040    
                                       arrival time                           4.053    
  ---------------------------------------------------------------------------------
                                       slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y58  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y60  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y61  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y62  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y63  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.332       10.954     PLL_X0Y2              memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.332       10.954     PLL_X0Y4              memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.332       10.954     PLL_X0Y7              memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y13  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y14  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y15  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X0Y2                memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.454      1.154      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.458      1.158      BITSLICE_CONTROL_X0Y14  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.461      1.161      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y15  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.465      1.165      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.467      1.167      BITSLICE_CONTROL_X0Y13  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.614      1.314      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.622      1.322      BITSLICE_CONTROL_X0Y14  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y58  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y60  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y61  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y62  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y63  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y52  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y54  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y55  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y56  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y57  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y18  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y21  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y22  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y23  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X0Y4                memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y18  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y18  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y18  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y18  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.456      1.156      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.460      1.160      BITSLICE_CONTROL_X0Y22  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y21  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.463      1.163      BITSLICE_CONTROL_X0Y18  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.464      1.164      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.464      1.164      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.464      1.164      BITSLICE_CONTROL_X0Y23  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.467      1.167      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.615      1.315      BITSLICE_CONTROL_X0Y20  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.623      1.323      BITSLICE_CONTROL_X0Y22  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y104  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y106  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y107  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y108  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y109  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y110  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y112  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y113  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y114  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y115  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y104  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y104  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y106  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y106  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y107  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y107  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y108  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y108  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y109  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y109  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y104  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y104  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y106  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y106  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y107  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y107  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y108  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y108  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y109  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y109  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y31  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y25  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y26  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.041      BITSLICE_CONTROL_X0Y27  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X0Y7                memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y31  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y31  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y31  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y31  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.467      1.167      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.476      1.176      BITSLICE_CONTROL_X0Y25  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.635      1.335      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.646      1.346      BITSLICE_CONTROL_X0Y25  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y184  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y185  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y186  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y187  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y190  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y192  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y193  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y194  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y195  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y196  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y184  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y184  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y185  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y185  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y186  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y186  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y187  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y187  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y190  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y190  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y184  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y184  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y185  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y185  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y186  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y186  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y187  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y187  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y190  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y190  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.328ns (13.386%)  route 2.122ns (86.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 17.305 - 13.328 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.977ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.454ns (routing 0.540ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.491ns, distribution 0.726ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.454     3.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y260       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                                       net (fo=45, routed)          1.630     5.496    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[4]
                  SLR Crossing[1->0]   
    Routing       SLICE_X130Y191                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]_i_2/I4
    Routing       SLICE_X130Y191       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                                    0.124     5.620 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]_i_2/O
                                       net (fo=1, routed)           0.434     6.054    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]_i_2_n_0
    Routing       SLICE_X126Y194                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]_i_1/I1
    Routing       SLICE_X126Y194       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                                    0.125     6.179 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]_i_1/O
                                       net (fo=1, routed)           0.058     6.237    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[3]
    Routing       SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.217    17.305    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[3]/C
                                       clock pessimism             -0.379    16.926    
                                       inter-SLR compensation      -0.109    16.817    
                                       clock uncertainty           -0.061    16.756    
                  SLICE_X126Y194       FDRE (Setup_HFF_SLICEM_C_D)
                                                                    0.025    16.781    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         16.781    
                                       arrival time                          -6.237    
  ---------------------------------------------------------------------------------
                                       slack                                 10.544    

Slack (MET) :             10.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.165ns (7.162%)  route 2.139ns (92.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 17.308 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.980ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.491ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.766     6.094    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.220    17.308    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]/C
                                       clock pessimism             -0.379    16.929    
                                       inter-SLR compensation      -0.109    16.820    
                                       clock uncertainty           -0.061    16.758    
                  SLICE_X126Y190       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                                   -0.061    16.697    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         16.697    
                                       arrival time                          -6.094    
  ---------------------------------------------------------------------------------
                                       slack                                 10.603    

Slack (MET) :             10.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.165ns (7.165%)  route 2.138ns (92.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 17.308 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.980ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.491ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.765     6.093    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[10]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.220    17.308    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[10]/C
                                       clock pessimism             -0.379    16.929    
                                       inter-SLR compensation      -0.109    16.820    
                                       clock uncertainty           -0.061    16.758    
                  SLICE_X126Y190       FDRE (Setup_EFF_SLICEM_C_CE)
                                                                   -0.061    16.697    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         16.697    
                                       arrival time                          -6.093    
  ---------------------------------------------------------------------------------
                                       slack                                 10.604    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.274ns (11.529%)  route 2.103ns (88.471%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 17.304 - 13.328 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.976ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.459ns (routing 0.540ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.491ns, distribution 0.725ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.459     3.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y260       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y260       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079     3.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]/Q
                                       net (fo=18, routed)          1.861     5.731    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[8]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y199                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]_i_2/I3
    Routing       SLICE_X123Y199       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                                    0.099     5.830 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]_i_2/O
                                       net (fo=1, routed)           0.192     6.022    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]_i_2_n_0
    Routing       SLICE_X123Y196                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]_i_1/I4
    Routing       SLICE_X123Y196       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                                    0.096     6.118 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]_i_1/O
                                       net (fo=1, routed)           0.050     6.168    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[5]
    Routing       SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.216    17.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[5]/C
                                       clock pessimism             -0.379    16.925    
                                       inter-SLR compensation      -0.109    16.816    
                                       clock uncertainty           -0.061    16.755    
                  SLICE_X123Y196       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025    16.780    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         16.780    
                                       arrival time                          -6.168    
  ---------------------------------------------------------------------------------
                                       slack                                 10.612    

Slack (MET) :             10.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.165ns (7.434%)  route 2.055ns (92.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 17.305 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.977ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.491ns, distribution 0.726ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.682     6.010    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.217    17.305    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[3]/C
                                       clock pessimism             -0.379    16.926    
                                       inter-SLR compensation      -0.109    16.817    
                                       clock uncertainty           -0.061    16.756    
                  SLICE_X126Y194       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                                   -0.061    16.695    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         16.695    
                                       arrival time                          -6.010    
  ---------------------------------------------------------------------------------
                                       slack                                 10.685    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.347ns (15.073%)  route 1.955ns (84.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 17.304 - 13.328 ) 
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.976ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.454ns (routing 0.540ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.491ns, distribution 0.725ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.454     3.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y260       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y260       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                                       net (fo=44, routed)          1.496     5.361    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[5]
                  SLR Crossing[1->0]   
    Routing       SLICE_X129Y194                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_2/I2
    Routing       SLICE_X129Y194       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                                    0.122     5.483 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_2/O
                                       net (fo=1, routed)           0.409     5.892    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_2_n_0
    Routing       SLICE_X125Y194                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_1/I1
    Routing       SLICE_X125Y194       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                                    0.146     6.038 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]_i_1/O
                                       net (fo=1, routed)           0.050     6.088    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[2]
    Routing       SLICE_X125Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.216    17.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]/C
                                       clock pessimism             -0.379    16.925    
                                       inter-SLR compensation      -0.109    16.816    
                                       clock uncertainty           -0.061    16.754    
                  SLICE_X125Y194       FDRE (Setup_CFF_SLICEL_C_D)
                                                                    0.025    16.779    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         16.779    
                                       arrival time                          -6.088    
  ---------------------------------------------------------------------------------
                                       slack                                 10.691    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.165ns (7.453%)  route 2.049ns (92.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 17.306 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.978ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.491ns, distribution 0.727ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.676     6.004    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[4]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.218    17.306    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[4]/C
                                       clock pessimism             -0.379    16.927    
                                       inter-SLR compensation      -0.109    16.818    
                                       clock uncertainty           -0.061    16.756    
                  SLICE_X126Y193       FDRE (Setup_HFF_SLICEM_C_CE)
                                                                   -0.061    16.695    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         16.695    
                                       arrival time                          -6.004    
  ---------------------------------------------------------------------------------
                                       slack                                 10.691    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.165ns (7.453%)  route 2.049ns (92.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 17.306 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.978ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.491ns, distribution 0.727ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.676     6.004    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[7]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.218    17.306    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[7]/C
                                       clock pessimism             -0.379    16.927    
                                       inter-SLR compensation      -0.109    16.818    
                                       clock uncertainty           -0.061    16.756    
                  SLICE_X126Y193       FDRE (Setup_GFF_SLICEM_C_CE)
                                                                   -0.061    16.695    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         16.695    
                                       arrival time                          -6.004    
  ---------------------------------------------------------------------------------
                                       slack                                 10.691    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.165ns (7.453%)  route 2.049ns (92.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 17.306 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.978ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.491ns, distribution 0.727ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.676     6.004    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.218    17.306    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]/C
                                       clock pessimism             -0.379    16.927    
                                       inter-SLR compensation      -0.109    16.818    
                                       clock uncertainty           -0.061    16.756    
                  SLICE_X126Y193       FDRE (Setup_FFF_SLICEM_C_CE)
                                                                   -0.061    16.695    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         16.695    
                                       arrival time                          -6.004    
  ---------------------------------------------------------------------------------
                                       slack                                 10.691    

Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.165ns (7.453%)  route 2.049ns (92.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 17.306 - 13.328 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.109ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.978ns
    Common Clock Delay      (CCD):    3.251ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.458ns (routing 0.540ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.491ns, distribution 0.727ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.458     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y261       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     3.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                                       net (fo=3, routed)           1.330     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[19]
                  SLR Crossing[1->0]   
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/I5
    Routing       SLICE_X123Y201       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                                    0.051     5.250 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2/O
                                       net (fo=3, routed)           0.043     5.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2_n_0
    Routing       SLICE_X123Y201                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/I0
    Routing       SLICE_X123Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.035     5.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test[15]_i_1/O
                                       net (fo=16, routed)          0.676     6.004    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0
    Routing       SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[9]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.218    17.306    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[9]/C
                                       clock pessimism             -0.379    16.927    
                                       inter-SLR compensation      -0.109    16.818    
                                       clock uncertainty           -0.061    16.756    
                  SLICE_X126Y193       FDRE (Setup_EFF_SLICEM_C_CE)
                                                                   -0.061    16.695    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         16.695    
                                       arrival time                          -6.004    
  ---------------------------------------------------------------------------------
                                       slack                                 10.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.768ns (routing 0.301ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.335ns, distribution 0.536ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.768     2.363    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y201       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039     2.402 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                                       net (fo=1, routed)           0.034     2.436    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]_0[12]
    Routing       SLICE_X123Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.871     2.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                                       clock pessimism              0.161     2.369    
                  SLICE_X123Y201       FDRE (Hold_GFF2_SLICEL_C_D)
                                                                    0.047     2.416    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         -2.416    
                                       arrival time                           2.436    
  ---------------------------------------------------------------------------------
                                       slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.765ns (routing 0.301ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.335ns, distribution 0.533ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.765     2.360    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y192       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.039     2.399 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                                       net (fo=1, routed)           0.034     2.433    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]_0[2]
    Routing       SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.868     2.205    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                                       clock pessimism              0.161     2.366    
                  SLICE_X123Y192       FDRE (Hold_BFF2_SLICEL_C_D)
                                                                    0.047     2.413    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.413    
                                       arrival time                           2.433    
  ---------------------------------------------------------------------------------
                                       slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.462%)  route 0.040ns (50.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.768ns (routing 0.301ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.335ns, distribution 0.534ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.768     2.363    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y200       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.402 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/Q
                                       net (fo=2, routed)           0.040     2.441    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[61]
    Routing       SLICE_X125Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.869     2.206    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]/C
                                       clock pessimism              0.163     2.369    
                  SLICE_X125Y200       FDRE (Hold_DFF_SLICEL_C_D)
                                                                    0.046     2.415    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[61]
  ---------------------------------------------------------------------------------
                                       required time                         -2.415    
                                       arrival time                           2.441    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.462%)  route 0.040ns (50.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.766ns (routing 0.301ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.335ns, distribution 0.534ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.766     2.361    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y199       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y199       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.400 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]/Q
                                       net (fo=2, routed)           0.040     2.439    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[85]
    Routing       SLICE_X123Y199       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.869     2.206    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y199       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]/C
                                       clock pessimism              0.161     2.367    
                  SLICE_X123Y199       FDRE (Hold_DFF_SLICEL_C_D)
                                                                    0.046     2.413    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[85]
  ---------------------------------------------------------------------------------
                                       required time                         -2.413    
                                       arrival time                           2.439    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.843%)  route 0.041ns (51.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      0.771ns (routing 0.301ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.335ns, distribution 0.538ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.771     2.366    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y200       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.405 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/Q
                                       net (fo=2, routed)           0.041     2.445    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[78]
    Routing       SLICE_X125Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.873     2.210    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/C
                                       clock pessimism              0.162     2.372    
                  SLICE_X125Y200       FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     2.418    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]
  ---------------------------------------------------------------------------------
                                       required time                         -2.418    
                                       arrival time                           2.445    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.843%)  route 0.041ns (51.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      0.773ns (routing 0.301ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.335ns, distribution 0.540ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.773     2.368    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y196       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.407 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/Q
                                       net (fo=2, routed)           0.041     2.447    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[75]
    Routing       SLICE_X125Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.875     2.212    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]/C
                                       clock pessimism              0.162     2.374    
                  SLICE_X125Y196       FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     2.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[75]
  ---------------------------------------------------------------------------------
                                       required time                         -2.420    
                                       arrival time                           2.447    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.843%)  route 0.041ns (51.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      0.772ns (routing 0.301ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.335ns, distribution 0.539ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.772     2.367    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y198       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.406 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]/Q
                                       net (fo=2, routed)           0.041     2.446    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[111]
    Routing       SLICE_X125Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.874     2.211    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]/C
                                       clock pessimism              0.162     2.373    
                  SLICE_X125Y198       FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     2.419    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[111]
  ---------------------------------------------------------------------------------
                                       required time                         -2.419    
                                       arrival time                           2.446    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.843%)  route 0.041ns (51.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      0.770ns (routing 0.301ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.335ns, distribution 0.539ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.770     2.365    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y197       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.404 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]/Q
                                       net (fo=2, routed)           0.041     2.444    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[22]
    Routing       SLICE_X123Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.874     2.211    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X123Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]/C
                                       clock pessimism              0.160     2.371    
                  SLICE_X123Y197       FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     2.417    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -2.417    
                                       arrival time                           2.444    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.694%)  route 0.041ns (51.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.771ns (routing 0.301ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.335ns, distribution 0.539ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.771     2.366    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y199       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y199       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.405 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]/Q
                                       net (fo=2, routed)           0.041     2.446    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[109]
    Routing       SLICE_X125Y199       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.874     2.211    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y199       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]/C
                                       clock pessimism              0.161     2.372    
                  SLICE_X125Y199       FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     2.418    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[109]
  ---------------------------------------------------------------------------------
                                       required time                         -2.418    
                                       arrival time                           2.446    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.694%)  route 0.041ns (51.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      0.774ns (routing 0.301ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.335ns, distribution 0.541ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.774     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y194       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.408 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]/Q
                                       net (fo=2, routed)           0.041     2.449    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[74]
    Routing       SLICE_X125Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.876     2.213    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
                  SLICE_X125Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]/C
                                       clock pessimism              0.162     2.375    
                  SLICE_X125Y194       FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.046     2.421    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[74]
  ---------------------------------------------------------------------------------
                                       required time                         -2.421    
                                       arrival time                           2.449    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         13.328      12.038     BUFGCE_X0Y48    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.071         13.328      12.257     MMCM_X0Y2       memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X122Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.081ns (1.577%)  route 5.054ns (98.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 10.510 - 6.664 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.155ns, distribution 0.911ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.235     3.593    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X123Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.674 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/Q
                                       net (fo=24, routed)          5.054     8.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_2[0]
    Routing       BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.066    10.510    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.104    
                                       clock uncertainty           -0.056    10.048    
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[0])
                                                                    0.184    10.232    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.232    
                                       arrival time                          -8.728    
  ---------------------------------------------------------------------------------
                                       slack                                  1.503    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.081ns (1.577%)  route 5.054ns (98.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 10.512 - 6.664 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.235     3.593    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X123Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.674 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/Q
                                       net (fo=24, routed)          5.054     8.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_4[0]
    Routing       BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.068    10.512    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.106    
                                       clock uncertainty           -0.056    10.050    
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[0])
                                                                    0.225    10.275    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.275    
                                       arrival time                          -8.728    
  ---------------------------------------------------------------------------------
                                       slack                                  1.546    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.081ns (1.662%)  route 4.792ns (98.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 10.502 - 6.664 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.235     3.593    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X123Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.674 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/Q
                                       net (fo=24, routed)          4.792     8.466    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_2[0]
    Routing       BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.058    10.502    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.096    
                                       clock uncertainty           -0.056    10.040    
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[0])
                                                                    0.184    10.224    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.224    
                                       arrival time                          -8.466    
  ---------------------------------------------------------------------------------
                                       slack                                  1.758    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.081ns (1.662%)  route 4.792ns (98.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 10.496 - 6.664 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.155ns, distribution 0.897ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.235     3.593    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X123Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.674 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/Q
                                       net (fo=24, routed)          4.792     8.466    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_4[0]
    Routing       BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.052    10.496    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.090    
                                       clock uncertainty           -0.056    10.034    
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[0])
                                                                    0.225    10.259    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.259    
                                       arrival time                          -8.466    
  ---------------------------------------------------------------------------------
                                       slack                                  1.793    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.081ns (1.680%)  route 4.742ns (98.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 10.488 - 6.664 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.235     3.593    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X123Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.674 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/Q
                                       net (fo=24, routed)          4.742     8.416    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_2[0]
    Routing       BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.044    10.488    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.082    
                                       clock uncertainty           -0.056    10.026    
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[0])
                                                                    0.184    10.210    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.210    
                                       arrival time                          -8.416    
  ---------------------------------------------------------------------------------
                                       slack                                  1.794    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[13]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 0.079ns (1.627%)  route 4.778ns (98.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 10.502 - 6.664 ) 
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.197     3.555    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[141]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y196       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.079     3.634 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[141]/Q
                                       net (fo=24, routed)          4.778     8.412    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_2[13]
    Routing       BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.058    10.502    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.096    
                                       clock uncertainty           -0.056    10.040    
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[13])
                                                                    0.185    10.225    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.225    
                                       arrival time                          -8.412    
  ---------------------------------------------------------------------------------
                                       slack                                  1.813    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.504ns (11.890%)  route 3.735ns (88.110%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 10.506 - 6.664 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.171ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.266     3.624    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X140Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X140Y195       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=57, routed)          0.789     4.492    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X132Y196                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X132Y196       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                                    0.146     4.638 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.009     4.647    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_9
    Routing       SLICE_X132Y196                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[3]
    Routing       SLICE_X132Y196       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                                    0.189     4.836 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[7]
                                       net (fo=27, routed)          0.955     5.792    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Data_Addr[4]
    Routing       SLICE_X137Y203                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/I0
    Routing       SLICE_X137Y203       LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                                    0.090     5.882 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                                       net (fo=25, routed)          1.982     7.863    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    Routing       RAMB36_X8Y34         RAMB36E2                                     r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.062    10.506    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
                  RAMB36_X8Y34         RAMB36E2                                     r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                                       clock pessimism             -0.406    10.100    
                                       clock uncertainty           -0.056    10.043    
                  RAMB36_X8Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                                   -0.362     9.681    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          9.681    
                                       arrival time                          -7.863    
  ---------------------------------------------------------------------------------
                                       slack                                  1.818    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.412ns (9.600%)  route 3.880ns (90.400%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 10.542 - 6.664 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.171ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.155ns, distribution 0.943ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.266     3.624    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
                  SLICE_X140Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X140Y195       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[29]/Q
                                       net (fo=57, routed)          0.789     4.492    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    Routing       SLICE_X132Y196                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    Routing       SLICE_X132Y196       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                                    0.146     4.638 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                                       net (fo=1, routed)           0.009     4.647    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_9
    Routing       SLICE_X132Y196                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[3]
    Routing       SLICE_X132Y196       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                                    0.187     4.834 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[5]
                                       net (fo=27, routed)          3.082     7.916    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    Routing       RAMB36_X9Y32         RAMB36E2                                     r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.098    10.542    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
                  RAMB36_X9Y32         RAMB36E2                                     r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                                       clock pessimism             -0.406    10.136    
                                       clock uncertainty           -0.056    10.079    
                  RAMB36_X9Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                                   -0.338     9.741    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  ---------------------------------------------------------------------------------
                                       required time                          9.741    
                                       arrival time                          -7.916    
  ---------------------------------------------------------------------------------
                                       slack                                  1.825    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.081ns (1.680%)  route 4.742ns (98.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 10.511 - 6.664 ) 
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.235     3.593    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X123Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y193       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.674 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[128]/Q
                                       net (fo=24, routed)          4.742     8.416    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_4[0]
    Routing       BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.067    10.511    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.105    
                                       clock uncertainty           -0.056    10.049    
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[0])
                                                                    0.225    10.274    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.274    
                                       arrival time                          -8.416    
  ---------------------------------------------------------------------------------
                                       slack                                  1.858    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[13]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 0.079ns (1.649%)  route 4.712ns (98.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 10.510 - 6.664 ) 
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.155ns, distribution 0.911ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.197     3.555    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[141]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y196       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.079     3.634 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[141]/Q
                                       net (fo=24, routed)          4.712     8.346    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_2[13]
    Routing       BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.066    10.510    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                                       clock pessimism             -0.406    10.104    
                                       clock uncertainty           -0.056    10.048    
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_WR_DATA[13])
                                                                    0.185    10.233    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         10.233    
                                       arrival time                          -8.346    
  ---------------------------------------------------------------------------------
                                       slack                                  1.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.293%)  route 0.118ns (66.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      1.107ns (routing 0.155ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.171ns, distribution 1.140ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.107     3.887    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X136Y202       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y202       FDSE (Prop_EFF_SLICEL_C_Q)
                                                                    0.059     3.946 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/Q
                                       net (fo=4, routed)           0.118     4.065    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S67_in
    Routing       SLICE_X137Y202       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.311     3.669    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X137Y202       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/CLK
                                       clock pessimism              0.349     4.017    
                  SLICE_X137Y202       SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                                    0.029     4.046    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4
  ---------------------------------------------------------------------------------
                                       required time                         -4.046    
                                       arrival time                           4.065    
  ---------------------------------------------------------------------------------
                                       slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.708ns (routing 0.096ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.108ns, distribution 0.699ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.708     2.319    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X135Y208       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X135Y208       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/Q
                                       net (fo=1, routed)           0.033     2.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access
    Routing       SLICE_X135Y208       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.807     2.162    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X135Y208       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/C
                                       clock pessimism              0.163     2.325    
                  SLICE_X135Y208       FDRE (Hold_HFF2_SLICEL_C_D)
                                                                    0.047     2.372    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.372    
                                       arrival time                           2.391    
  ---------------------------------------------------------------------------------
                                       slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.560%)  route 0.138ns (70.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      1.107ns (routing 0.155ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.171ns, distribution 1.136ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.107     3.887    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X136Y202       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X136Y202       FDSE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.945 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[14]/Q
                                       net (fo=4, routed)           0.138     4.084    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S82_in
    Routing       SLICE_X137Y205       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.307     3.665    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X137Y205       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4/CLK
                                       clock pessimism              0.349     4.013    
                  SLICE_X137Y205       SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                                    0.047     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4
  ---------------------------------------------------------------------------------
                                       required time                         -4.060    
                                       arrival time                           4.084    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    3.881ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.101ns (routing 0.155ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.171ns, distribution 1.091ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.101     3.881    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
                  SLICE_X128Y186       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y186       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.058     3.939 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[17]/Q
                                       net (fo=1, routed)           0.117     4.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[17]
    Routing       SLICE_X127Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.262     3.620    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
                  SLICE_X127Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[17]/C
                                       clock pessimism              0.348     3.969    
                  SLICE_X127Y185       FDRE (Hold_EFF_SLICEL_C_D)
                                                                    0.060     4.029    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -4.029    
                                       arrival time                           4.056    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.717ns (routing 0.096ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.108ns, distribution 0.707ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.717     2.328    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
                  SLICE_X132Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X132Y191       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.039     2.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_reg/Q
                                       net (fo=1, routed)           0.043     2.410    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read
    Routing       SLICE_X132Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_Q_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.815     2.170    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
                  SLICE_X132Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_Q_reg/C
                                       clock pessimism              0.164     2.334    
                  SLICE_X132Y191       FDRE (Hold_EFF_SLICEL_C_D)
                                                                    0.046     2.380    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/lmb_reg_read_Q_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.380    
                                       arrival time                           2.410    
  ---------------------------------------------------------------------------------
                                       slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.116ns (54.876%)  route 0.095ns (45.124%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.095ns (routing 0.155ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.171ns, distribution 1.117ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.095     3.875    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X135Y204       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X135Y204       FDSE (Prop_GFF_SLICEL_C_Q)
                                                                    0.059     3.934 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/Q
                                       net (fo=4, routed)           0.066     4.000    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Q[0]
    Routing       SLICE_X137Y204                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Using_FPGA.Native_i_2__107/I0
    Routing       SLICE_X137Y204       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                                    0.035     4.035 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Using_FPGA.Native_i_2__107/O
                                       net (fo=1, routed)           0.019     4.054    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/I175_out
    Routing       SLICE_X137Y204                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Using_FPGA.Native/I1
    Routing       SLICE_X137Y204       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                                    0.022     4.076 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Using_FPGA.Native/O
                                       net (fo=1, routed)           0.010     4.086    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_pc_ii_19
    Routing       SLICE_X137Y204       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.288     3.646    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
                  SLICE_X137Y204       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C
                                       clock pessimism              0.348     3.994    
                  SLICE_X137Y204       FDRE (Hold_DFF_SLICEM_C_D)
                                                                    0.060     4.054    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                         -4.054    
                                       arrival time                           4.086    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.059ns (32.169%)  route 0.124ns (67.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.102ns (routing 0.155ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.171ns, distribution 1.136ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.102     3.882    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X133Y205       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X133Y205       FDSE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.059     3.941 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[6]/Q
                                       net (fo=4, routed)           0.124     4.065    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S122_in
    Routing       SLICE_X137Y205       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.307     3.665    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X137Y205       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4/CLK
                                       clock pessimism              0.348     4.013    
                  SLICE_X137Y205       SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                                    0.020     4.033    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4
  ---------------------------------------------------------------------------------
                                       required time                         -4.033    
                                       arrival time                           4.065    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.077%)  route 0.142ns (69.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.091ns (routing 0.155ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.171ns, distribution 1.136ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.091     3.871    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X135Y206       FDSE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X135Y206       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.061     3.932 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[3]/Q
                                       net (fo=4, routed)           0.142     4.074    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S137_in
    Routing       SLICE_X137Y205       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.307     3.665    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
                  SLICE_X137Y205       SRL16E                                       r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4/CLK
                                       clock pessimism              0.348     4.013    
                  SLICE_X137Y205       SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                                    0.028     4.041    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4
  ---------------------------------------------------------------------------------
                                       required time                         -4.041    
                                       arrival time                           4.074    
  ---------------------------------------------------------------------------------
                                       slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.313%)  route 0.070ns (54.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.631ns
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.285ns
  Clock Net Delay (Source):      1.104ns (routing 0.155ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.171ns, distribution 1.102ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.104     3.884    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
                  SLICE_X132Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X132Y198       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.058     3.942 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[20]/Q
                                       net (fo=1, routed)           0.070     4.012    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_ub[20]
    Routing       SLICE_X131Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.273     3.631    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
                  SLICE_X131Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[18]/C
                                       clock pessimism              0.285     3.915    
                  SLICE_X131Y198       FDRE (Hold_FFF2_SLICEL_C_D)
                                                                    0.062     3.977    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -3.977    
                                       arrival time                           4.012    
  ---------------------------------------------------------------------------------
                                       slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.081ns (39.263%)  route 0.125ns (60.737%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Net Delay (Source):      1.092ns (routing 0.155ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.171ns, distribution 1.106ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.092     3.872    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                  SLICE_X134Y206       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X134Y206       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.059     3.931 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg/Q
                                       net (fo=5, routed)           0.115     4.046    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7/ex_branch_with_delayslot
    Routing       SLICE_X135Y207                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7/Using_FPGA.Native/S
    Routing       SLICE_X135Y207       MUXF7 (Prop_F7MUX_EF_SLICEL_S_O)
                                                                    0.022     4.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7/Using_FPGA.Native/O
                                       net (fo=1, routed)           0.010     4.078    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/sel_input_i_1
    Routing       SLICE_X135Y207       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.277     3.635    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Clk
                  SLICE_X135Y207       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native/C
                                       clock pessimism              0.348     3.983    
                  SLICE_X135Y207       FDRE (Hold_FFF_SLICEL_C_D)
                                                                    0.060     4.043    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native
  ---------------------------------------------------------------------------------
                                       required time                         -4.043    
                                       arrival time                           4.078    
  ---------------------------------------------------------------------------------
                                       slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y31  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y12  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y13  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y28  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y29  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y30  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.881       1.103      BITSLICE_CONTROL_X0Y25  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.875       1.109      BITSLICE_CONTROL_X0Y9   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.873       1.111      BITSLICE_CONTROL_X0Y17  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.873       1.111      BITSLICE_CONTROL_X0Y24  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.871       1.113      BITSLICE_CONTROL_X0Y13  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.870       1.114      BITSLICE_CONTROL_X0Y11  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.868       1.116      BITSLICE_CONTROL_X0Y8   memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.868       1.116      BITSLICE_CONTROL_X0Y19  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.866       1.118      BITSLICE_CONTROL_X0Y16  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.865       1.119      BITSLICE_CONTROL_X0Y10  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.216ns (6.624%)  route 3.045ns (93.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.903ns (routing 0.965ns, distribution 0.938ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.903     8.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
                  SLICE_X128Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y271       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                                    0.077     8.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                                       net (fo=1, routed)           1.937    10.395    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    Routing       SLICE_X214Y347                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/I2
    Routing       SLICE_X214Y347       LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                                    0.100    10.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                                       net (fo=2, routed)           0.169    10.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    Routing       SLICE_X216Y347                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/I5
    Routing       SLICE_X216Y347       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.039    10.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                                       net (fo=1, routed)           0.939    11.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    Routing       CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                       clock pessimism              0.000    25.000    
                                       clock uncertainty           -0.235    24.765    
                  CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                                    0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  ---------------------------------------------------------------------------------
                                       required time                         24.765    
                                       arrival time                         -11.642    
  ---------------------------------------------------------------------------------
                                       slack                                 13.123    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.429ns (64.186%)  route 3.029ns (35.814%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 53.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.687ns (routing 0.877ns, distribution 0.810ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X129Y273       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                                    0.145    32.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.170    33.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X128Y271                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X128Y271       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                                    0.145    33.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.211    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.687    53.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                                       clock pessimism              0.000    53.677    
                                       clock uncertainty           -0.235    53.441    
                  SLICE_X127Y271       FDRE (Setup_BFF2_SLICEL_C_R)
                                                                   -0.074    53.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         53.367    
                                       arrival time                         -33.458    
  ---------------------------------------------------------------------------------
                                       slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.429ns (64.186%)  route 3.029ns (35.814%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 53.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.687ns (routing 0.877ns, distribution 0.810ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X129Y273       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                                    0.145    32.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.170    33.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X128Y271                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X128Y271       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                                    0.145    33.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.211    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.687    53.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                                       clock pessimism              0.000    53.677    
                                       clock uncertainty           -0.235    53.441    
                  SLICE_X127Y271       FDRE (Setup_DFF_SLICEL_C_R)
                                                                   -0.074    53.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         53.367    
                                       arrival time                         -33.458    
  ---------------------------------------------------------------------------------
                                       slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.429ns (64.186%)  route 3.029ns (35.814%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 53.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.687ns (routing 0.877ns, distribution 0.810ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X129Y273       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                                    0.145    32.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.170    33.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X128Y271                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X128Y271       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                                    0.145    33.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.211    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.687    53.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                                       clock pessimism              0.000    53.677    
                                       clock uncertainty           -0.235    53.441    
                  SLICE_X127Y271       FDRE (Setup_DFF2_SLICEL_C_R)
                                                                   -0.074    53.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         53.367    
                                       arrival time                         -33.458    
  ---------------------------------------------------------------------------------
                                       slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.429ns (64.186%)  route 3.029ns (35.814%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 53.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.687ns (routing 0.877ns, distribution 0.810ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X129Y273       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                                    0.145    32.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.170    33.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X128Y271                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X128Y271       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                                    0.145    33.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.211    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.687    53.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                                       clock pessimism              0.000    53.677    
                                       clock uncertainty           -0.235    53.441    
                  SLICE_X127Y271       FDRE (Setup_CFF_SLICEL_C_R)
                                                                   -0.074    53.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         53.367    
                                       arrival time                         -33.458    
  ---------------------------------------------------------------------------------
                                       slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.429ns (64.186%)  route 3.029ns (35.814%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 53.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.687ns (routing 0.877ns, distribution 0.810ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X129Y273       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                                    0.145    32.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.170    33.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X128Y271                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X128Y271       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                                    0.145    33.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.211    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.687    53.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                                       clock pessimism              0.000    53.677    
                                       clock uncertainty           -0.235    53.441    
                  SLICE_X127Y271       FDRE (Setup_CFF2_SLICEL_C_R)
                                                                   -0.074    53.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         53.367    
                                       arrival time                         -33.458    
  ---------------------------------------------------------------------------------
                                       slack                                 19.909    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.458ns  (logic 5.429ns (64.186%)  route 3.029ns (35.814%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 53.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.687ns (routing 0.877ns, distribution 0.810ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/I1
    Routing       SLICE_X129Y273       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                                    0.145    32.932 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                                       net (fo=1, routed)           0.170    33.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    Routing       SLICE_X128Y271                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/I4
    Routing       SLICE_X128Y271       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                                    0.145    33.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                                       net (fo=6, routed)           0.211    33.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    Routing       SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.687    53.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                  SLICE_X127Y271       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                                       clock pessimism              0.000    53.677    
                                       clock uncertainty           -0.235    53.441    
                  SLICE_X127Y271       FDRE (Setup_AFF_SLICEL_C_R)
                                                                   -0.074    53.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         53.367    
                                       arrival time                         -33.458    
  ---------------------------------------------------------------------------------
                                       slack                                 19.909    

Slack (MET) :             20.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.316ns  (logic 5.297ns (63.694%)  route 3.019ns (36.306%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X129Y273       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                                    0.158    32.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.371    33.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X128Y270       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLICE_X128Y270       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                                       clock pessimism              0.000    53.675    
                                       clock uncertainty           -0.235    53.439    
                  SLICE_X128Y270       FDRE (Setup_AFF_SLICEM_C_R)
                                                                   -0.074    53.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         53.365    
                                       arrival time                         -33.316    
  ---------------------------------------------------------------------------------
                                       slack                                 20.049    

Slack (MET) :             20.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.316ns  (logic 5.297ns (63.694%)  route 3.019ns (36.306%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X129Y273       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                                    0.158    32.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.371    33.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X128Y270       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLICE_X128Y270       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                                       clock pessimism              0.000    53.675    
                                       clock uncertainty           -0.235    53.439    
                  SLICE_X128Y270       FDRE (Setup_AFF2_SLICEM_C_R)
                                                                   -0.074    53.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         53.365    
                                       arrival time                         -33.316    
  ---------------------------------------------------------------------------------
                                       slack                                 20.049    

Slack (MET) :             20.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.316ns  (logic 5.297ns (63.694%)  route 3.019ns (36.306%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                                   25.000    25.000 f  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  ---------------------------------------------------------------------------------    -------------------
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                                    5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                                       net (fo=37, routed)          0.604    30.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/I4
    Routing       SLICE_X216Y346       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                                    0.039    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                                       net (fo=4, routed)           2.044    32.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    Routing       SLICE_X129Y273                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/I0
    Routing       SLICE_X129Y273       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                                    0.158    32.945 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                                       net (fo=4, routed)           0.371    33.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    Routing       SLICE_X128Y270       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLICE_X128Y270       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                                       clock pessimism              0.000    53.675    
                                       clock uncertainty           -0.235    53.439    
                  SLICE_X128Y270       FDRE (Setup_BFF_SLICEM_C_R)
                                                                   -0.074    53.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         53.365    
                                       arrival time                         -33.316    
  ---------------------------------------------------------------------------------
                                       slack                                 20.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.973ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    4.329ns
  Clock Net Delay (Source):      1.050ns (routing 0.527ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.587ns, distribution 0.600ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.050     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                                       net (fo=1, routed)           0.034     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    Routing       SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.187     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                                       clock pessimism             -4.329     2.644    
                  SLICE_X127Y269       FDRE (Hold_EFF2_SLICEL_C_D)
                                                                    0.047     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.691    
                                       arrival time                           2.711    
  ---------------------------------------------------------------------------------
                                       slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.068ns
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    4.338ns
  Clock Net Delay (Source):      1.137ns (routing 0.527ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.587ns, distribution 0.695ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.137     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X215Y351       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X215Y351       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.039     2.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                                       net (fo=2, routed)           0.035     2.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    Routing       SLICE_X215Y351       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.282     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X215Y351       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                                       clock pessimism             -4.338     2.731    
                  SLICE_X215Y351       FDRE (Hold_EFF2_SLICEL_C_D)
                                                                    0.047     2.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         -2.778    
                                       arrival time                           2.799    
  ---------------------------------------------------------------------------------
                                       slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.070ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    4.338ns
  Clock Net Delay (Source):      1.139ns (routing 0.527ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.587ns, distribution 0.697ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.139     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X216Y352       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X216Y352       FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/Q
                                       net (fo=2, routed)           0.041     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[12]
    Routing       SLICE_X216Y352       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.284     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X216Y352       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                                       clock pessimism             -4.338     2.733    
                  SLICE_X216Y352       FDRE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -2.780    
                                       arrival time                           2.805    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.972ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    4.329ns
  Clock Net Delay (Source):      1.049ns (routing 0.527ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.587ns, distribution 0.599ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.049     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
                  SLICE_X129Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y274       FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                                       net (fo=2, routed)           0.041     2.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    Routing       SLICE_X129Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.186     6.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
                  SLICE_X129Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                                       clock pessimism             -4.329     2.643    
                  SLICE_X129Y274       FDRE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.690    
                                       arrival time                           2.715    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.194%)  route 0.041ns (51.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.003ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    4.334ns
  Clock Net Delay (Source):      1.076ns (routing 0.527ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.587ns, distribution 0.630ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.076     2.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLICE_X126Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y242       FDCE (Prop_AFF_SLICEM_C_Q)
                                                                    0.038     2.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                                       net (fo=2, routed)           0.041     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[1]
    Routing       SLICE_X126Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.217     7.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLICE_X126Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                                       clock pessimism             -4.334     2.670    
                  SLICE_X126Y242       FDCE (Hold_BFF2_SLICEM_C_D)
                                                                    0.047     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.717    
                                       arrival time                           2.742    
  ---------------------------------------------------------------------------------
                                       slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.003ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    4.334ns
  Clock Net Delay (Source):      1.076ns (routing 0.527ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.587ns, distribution 0.630ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.076     2.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLICE_X126Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y242       FDCE (Prop_BFF_SLICEM_C_Q)
                                                                    0.038     2.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                                       net (fo=2, routed)           0.041     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    Routing       SLICE_X126Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.217     7.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLICE_X126Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                                       clock pessimism             -4.334     2.670    
                  SLICE_X126Y242       FDCE (Hold_CFF2_SLICEM_C_D)
                                                                    0.047     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.717    
                                       arrival time                           2.743    
  ---------------------------------------------------------------------------------
                                       slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.338%)  route 0.043ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.069ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    4.338ns
  Clock Net Delay (Source):      1.138ns (routing 0.527ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.587ns, distribution 0.696ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.138     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X216Y348       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X216Y348       FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                                       net (fo=2, routed)           0.043     2.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    Routing       SLICE_X216Y348       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.283     7.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X216Y348       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                                       clock pessimism             -4.338     2.732    
                  SLICE_X216Y348       FDRE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.779    
                                       arrival time                           2.805    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.000ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    4.331ns
  Clock Net Delay (Source):      1.075ns (routing 0.527ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.587ns, distribution 0.627ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.075     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
                  SLICE_X122Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y241       FDCE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                                       net (fo=2, routed)           0.045     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[11]
    Routing       SLICE_X122Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.214     7.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
                  SLICE_X122Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                                       clock pessimism             -4.331     2.669    
                  SLICE_X122Y241       FDCE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -2.716    
                                       arrival time                           2.745    
  ---------------------------------------------------------------------------------
                                       slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.004ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    4.332ns
  Clock Net Delay (Source):      1.079ns (routing 0.527ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.587ns, distribution 0.631ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.079     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
                  SLICE_X122Y243       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y243       FDCE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                                       net (fo=2, routed)           0.045     2.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[4]
    Routing       SLICE_X122Y243       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.218     7.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
                  SLICE_X122Y243       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                                       clock pessimism             -4.332     2.673    
                  SLICE_X122Y243       FDCE (Hold_EFF2_SLICEM_C_D)
                                                                    0.047     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -2.720    
                                       arrival time                           2.748    
  ---------------------------------------------------------------------------------
                                       slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.605%)  route 0.045ns (53.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    4.330ns
  Clock Net Delay (Source):      1.070ns (routing 0.527ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.587ns, distribution 0.620ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.070     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
                  SLICE_X123Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y263       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                                       net (fo=2, routed)           0.045     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    Routing       SLICE_X123Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.207     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
                  SLICE_X123Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                                       clock pessimism             -4.330     2.664    
                  SLICE_X123Y263       FDRE (Hold_CFF_SLICEL_C_D)
                                                                    0.046     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -2.710    
                                       arrival time                           2.741    
  ---------------------------------------------------------------------------------
                                       slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y128   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y242  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.499ns  (logic 0.081ns (16.232%)  route 0.418ns (83.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y187                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
    Routing       SLICE_X123Y187       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/Q
                                       net (fo=1, routed)           0.418     0.499    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[0]
    Routing       SLICE_X120Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X120Y185       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.499    
  ---------------------------------------------------------------------------------
                                       slack                                  2.526    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y185                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    Routing       SLICE_X125Y185       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                                       net (fo=1, routed)           0.388     0.467    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    Routing       SLICE_X120Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X120Y185       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.467    
  ---------------------------------------------------------------------------------
                                       slack                                  2.558    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.450ns  (logic 0.081ns (18.000%)  route 0.369ns (82.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y204                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
    Routing       SLICE_X123Y204       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/Q
                                       net (fo=1, routed)           0.369     0.450    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[13]
    Routing       SLICE_X123Y205       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X123Y205       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.450    
  ---------------------------------------------------------------------------------
                                       slack                                  2.575    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.445ns  (logic 0.081ns (18.202%)  route 0.364ns (81.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y195                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[5]/C
    Routing       SLICE_X125Y195       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[5]/Q
                                       net (fo=1, routed)           0.364     0.445    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[5]
    Routing       SLICE_X121Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X121Y190       FDRE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[5].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.445    
  ---------------------------------------------------------------------------------
                                       slack                                  2.580    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y195                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    Routing       SLICE_X125Y195       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                                       net (fo=1, routed)           0.364     0.443    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    Routing       SLICE_X121Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X121Y192       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.443    
  ---------------------------------------------------------------------------------
                                       slack                                  2.582    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.429ns  (logic 0.081ns (18.881%)  route 0.348ns (81.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y190                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
    Routing       SLICE_X123Y190       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                                       net (fo=1, routed)           0.348     0.429    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
    Routing       SLICE_X123Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X123Y190       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.429    
  ---------------------------------------------------------------------------------
                                       slack                                  2.596    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.427ns  (logic 0.079ns (18.501%)  route 0.348ns (81.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y189                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/C
    Routing       SLICE_X126Y189       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[4]/Q
                                       net (fo=1, routed)           0.348     0.427    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[4]
    Routing       SLICE_X125Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X125Y190       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[4].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.427    
  ---------------------------------------------------------------------------------
                                       slack                                  2.598    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.416ns  (logic 0.080ns (19.231%)  route 0.336ns (80.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y195                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/C
    Routing       SLICE_X125Y195       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.080     0.080 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[7]/Q
                                       net (fo=1, routed)           0.336     0.416    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[7]
    Routing       SLICE_X122Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X122Y191       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[7].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.416    
  ---------------------------------------------------------------------------------
                                       slack                                  2.609    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.506%)  route 0.326ns (80.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y195                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
    Routing       SLICE_X123Y195       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/Q
                                       net (fo=1, routed)           0.326     0.405    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[5]
    Routing       SLICE_X121Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X121Y194       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.405    
  ---------------------------------------------------------------------------------
                                       slack                                  2.620    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.394ns  (logic 0.079ns (20.051%)  route 0.315ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y195                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
    Routing       SLICE_X125Y195       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/Q
                                       net (fo=1, routed)           0.315     0.394    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[6]
    Routing       SLICE_X122Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X122Y197       FDRE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.394    
  ---------------------------------------------------------------------------------
                                       slack                                  2.631    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.914ns  (logic 0.079ns (4.128%)  route 1.835ns (95.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X132Y200                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    Routing       SLICE_X132Y200       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                                       net (fo=42, routed)          1.835     1.914    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    Routing       SLICE_X125Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X125Y185       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -1.914    
  ---------------------------------------------------------------------------------
                                       slack                                  1.111    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.208ns  (logic 0.081ns (6.703%)  route 1.127ns (93.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X132Y200                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    Routing       SLICE_X132Y200       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                                       net (fo=42, routed)          1.127     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    Routing       SLICE_X125Y183       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X125Y183       FDRE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -1.208    
  ---------------------------------------------------------------------------------
                                       slack                                  1.817    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.130ns  (logic 0.079ns (6.994%)  route 1.051ns (93.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X132Y200                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24]/C
    Routing       SLICE_X132Y200       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[24]/Q
                                       net (fo=4, routed)           1.051     1.130    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[24]
    Routing       SLICE_X126Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X126Y192       FDRE (Setup_HFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -1.130    
  ---------------------------------------------------------------------------------
                                       slack                                  1.895    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.123ns  (logic 0.079ns (7.036%)  route 1.044ns (92.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X131Y199                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    Routing       SLICE_X131Y199       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                                       net (fo=42, routed)          1.044     1.123    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    Routing       SLICE_X126Y183       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X126Y183       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -1.123    
  ---------------------------------------------------------------------------------
                                       slack                                  1.902    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.014ns  (logic 0.081ns (7.991%)  route 0.933ns (92.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X131Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
    Routing       SLICE_X131Y196       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                                       net (fo=43, routed)          0.933     1.014    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[1]
    Routing       SLICE_X125Y173       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X125Y173       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -1.014    
  ---------------------------------------------------------------------------------
                                       slack                                  2.011    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.992ns  (logic 0.079ns (7.965%)  route 0.913ns (92.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X131Y197                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
    Routing       SLICE_X131Y197       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                                       net (fo=56, routed)          0.913     0.992    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[6]
    Routing       SLICE_X126Y188       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X126Y188       FDRE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.992    
  ---------------------------------------------------------------------------------
                                       slack                                  2.033    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.983ns  (logic 0.080ns (8.140%)  route 0.903ns (91.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X131Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    Routing       SLICE_X131Y196       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                                    0.080     0.080 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                                       net (fo=40, routed)          0.903     0.983    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[3]
    Routing       SLICE_X125Y179       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X125Y179       FDRE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.983    
  ---------------------------------------------------------------------------------
                                       slack                                  2.042    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.953ns  (logic 0.079ns (8.286%)  route 0.874ns (91.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X131Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    Routing       SLICE_X131Y196       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                                       net (fo=51, routed)          0.874     0.953    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[4]
    Routing       SLICE_X127Y188       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X127Y188       FDRE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.953    
  ---------------------------------------------------------------------------------
                                       slack                                  2.072    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.493%)  route 0.851ns (91.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X131Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    Routing       SLICE_X131Y196       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                                       net (fo=42, routed)          0.851     0.930    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[2]
    Routing       SLICE_X126Y172       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X126Y172       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.930    
  ---------------------------------------------------------------------------------
                                       slack                                  2.095    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.912ns  (logic 0.081ns (8.883%)  route 0.831ns (91.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X130Y197                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
    Routing       SLICE_X130Y197       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                                       net (fo=46, routed)          0.831     0.912    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[5]
    Routing       SLICE_X126Y188       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    3.000     3.000    
                  SLICE_X126Y188       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     3.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          3.025    
                                       arrival time                          -0.912    
  ---------------------------------------------------------------------------------
                                       slack                                  2.113    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.076ns (4.709%)  route 1.538ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 6.554 - 3.332 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.197     3.538    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X118Y175       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y175       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.614 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                                       net (fo=9, routed)           1.538     5.152    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    Routing       BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.102     6.373    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y9
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.479 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.554 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.143    
                                       clock uncertainty           -0.153     5.990    
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                                   -0.158     5.832    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.832    
                                       arrival time                          -5.152    
  ---------------------------------------------------------------------------------
                                       slack                                  0.680    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.079ns (4.943%)  route 1.519ns (95.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 6.566 - 3.332 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.211ns (routing 0.171ns, distribution 1.040ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.211     3.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X117Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y180       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     3.631 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                                       net (fo=9, routed)           1.519     5.150    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    Routing       BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.103     6.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y8
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.491 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.566 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.155    
                                       clock uncertainty           -0.153     6.002    
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                                   -0.156     5.846    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.846    
                                       arrival time                          -5.150    
  ---------------------------------------------------------------------------------
                                       slack                                  0.696    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.078ns (5.014%)  route 1.478ns (94.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 6.554 - 3.332 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.199ns (routing 0.171ns, distribution 1.028ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.199     3.540    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X118Y175       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y175       FDRE (Prop_BFF_SLICEM_C_Q)
                                                                    0.078     3.618 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                                       net (fo=9, routed)           1.478     5.096    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    Routing       BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.102     6.373    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y9
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.479 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.554 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.143    
                                       clock uncertainty           -0.153     5.990    
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                                   -0.168     5.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.822    
                                       arrival time                          -5.096    
  ---------------------------------------------------------------------------------
                                       slack                                  0.726    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.078ns (4.969%)  route 1.492ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 6.554 - 3.332 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.199ns (routing 0.171ns, distribution 1.028ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.199     3.540    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X118Y175       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y175       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.618 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                                       net (fo=9, routed)           1.492     5.110    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    Routing       BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.102     6.373    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y9
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.479 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.554 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.143    
                                       clock uncertainty           -0.153     5.990    
                  BITSLICE_CONTROL_X0Y9
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                                   -0.153     5.837    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.837    
                                       arrival time                          -5.110    
  ---------------------------------------------------------------------------------
                                       slack                                  0.727    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.079ns (4.686%)  route 1.607ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 6.563 - 3.332 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.172ns (routing 0.171ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.172     3.513    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/div_clk
                  SLICE_X117Y163       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y163       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     3.592 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                                       net (fo=1, routed)           1.607     5.199    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    Routing       BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.102     6.373    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y13
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.112     6.485 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.078     6.563 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.152    
                                       clock uncertainty           -0.153     5.999    
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                                   -0.047     5.952    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.952    
                                       arrival time                          -5.199    
  ---------------------------------------------------------------------------------
                                       slack                                  0.753    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.079ns (5.104%)  route 1.469ns (94.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 6.566 - 3.332 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.211ns (routing 0.171ns, distribution 1.040ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.211     3.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X117Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.631 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                                       net (fo=9, routed)           1.469     5.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    Routing       BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.103     6.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y8
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.491 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.566 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.155    
                                       clock uncertainty           -0.153     6.002    
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                                   -0.115     5.887    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.887    
                                       arrival time                          -5.100    
  ---------------------------------------------------------------------------------
                                       slack                                  0.787    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.079ns (5.223%)  route 1.434ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 6.566 - 3.332 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.211ns (routing 0.171ns, distribution 1.040ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.211     3.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X117Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y180       FDRE (Prop_CFF_SLICEL_C_Q)
                                                                    0.079     3.631 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                                       net (fo=9, routed)           1.434     5.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    Routing       BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.103     6.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y8
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.491 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.566 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.155    
                                       clock uncertainty           -0.153     6.002    
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                                   -0.144     5.858    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.858    
                                       arrival time                          -5.064    
  ---------------------------------------------------------------------------------
                                       slack                                  0.793    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.079ns (5.219%)  route 1.435ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 6.566 - 3.332 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.211ns (routing 0.171ns, distribution 1.040ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.211     3.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X117Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y180       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.631 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                                       net (fo=9, routed)           1.435     5.066    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    Routing       BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.103     6.374    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y8
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.491 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.566 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.155    
                                       clock uncertainty           -0.153     6.002    
                  BITSLICE_CONTROL_X0Y8
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                                   -0.140     5.862    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.862    
                                       arrival time                          -5.066    
  ---------------------------------------------------------------------------------
                                       slack                                  0.796    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.076ns (5.095%)  route 1.416ns (94.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 6.549 - 3.332 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.197     3.538    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X118Y175       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y175       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     3.614 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                                       net (fo=9, routed)           1.416     5.030    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    Routing       BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.368    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y11
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.474 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.549 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.138    
                                       clock uncertainty           -0.153     5.985    
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                                   -0.158     5.827    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.827    
                                       arrival time                          -5.030    
  ---------------------------------------------------------------------------------
                                       slack                                  0.797    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.078ns (5.280%)  route 1.399ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 6.549 - 3.332 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.199ns (routing 0.171ns, distribution 1.028ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.155ns, distribution 0.729ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.199     3.540    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X118Y175       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y175       FDRE (Prop_BFF_SLICEM_C_Q)
                                                                    0.078     3.618 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                                       net (fo=9, routed)           1.399     5.017    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    Routing       BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.884     6.984    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.271 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.368    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y11
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.474 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.549 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.138    
                                       clock uncertainty           -0.153     5.985    
                  BITSLICE_CONTROL_X0Y11
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                                   -0.168     5.817    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.817    
                                       arrival time                          -5.017    
  ---------------------------------------------------------------------------------
                                       slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.058ns (15.026%)  route 0.328ns (84.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.017ns (routing 0.155ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.171ns, distribution 0.832ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.017     3.785    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y132       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y132       FDRE (Prop_CFF_SLICEL_C_Q)
                                                                    0.058     3.843 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                                       net (fo=1, routed)           0.328     4.171    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    Routing       BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.148     2.351    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y14
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.544 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.663 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.411     3.074    
                                       clock uncertainty            0.153     3.227    
                  BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                                    0.267     3.494    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.494    
                                       arrival time                           4.171    
  ---------------------------------------------------------------------------------
                                       slack                                  0.676    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.058ns (16.619%)  route 0.291ns (83.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.008ns (routing 0.155ns, distribution 0.853ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.008     3.776    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y92        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y92        FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.058     3.834 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                                       net (fo=1, routed)           0.291     4.125    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    Routing       BITSLICE_RX_TX_X0Y83 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.141     2.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y12
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.521 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.630 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.192     2.822 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.024     2.846    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y83 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.207    
                                       clock uncertainty            0.153     3.360    
                  BITSLICE_RX_TX_X0Y83 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                                    0.073     3.433    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.433    
                                       arrival time                           4.125    
  ---------------------------------------------------------------------------------
                                       slack                                  0.692    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.058ns (16.619%)  route 0.291ns (83.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.028ns (routing 0.155ns, distribution 0.873ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.028     3.796    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/div_clk
                  SLICE_X118Y95        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y95        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.058     3.854 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                                       net (fo=1, routed)           0.291     4.145    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    Routing       BITSLICE_RX_TX_X0Y82 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.141     2.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y12
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.521 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.630 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.186     2.816 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.022     2.838    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y82 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.199    
                                       clock uncertainty            0.153     3.352    
                  BITSLICE_RX_TX_X0Y82 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                                    0.078     3.430    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.430    
                                       arrival time                           4.145    
  ---------------------------------------------------------------------------------
                                       slack                                  0.715    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.058ns (13.744%)  route 0.364ns (86.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.019ns (routing 0.155ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.171ns, distribution 0.832ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.019     3.787    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y127       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y127       FDRE (Prop_CFF_SLICEL_C_Q)
                                                                    0.058     3.845 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                                       net (fo=1, routed)           0.364     4.209    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    Routing       BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.141     2.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y12
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.537 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.656 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.411     3.067    
                                       clock uncertainty            0.153     3.220    
                  BITSLICE_CONTROL_X0Y12
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                                    0.270     3.490    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.490    
                                       arrival time                           4.209    
  ---------------------------------------------------------------------------------
                                       slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.059ns (18.671%)  route 0.257ns (81.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.031ns (routing 0.155ns, distribution 0.876ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.031     3.799    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y118       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.059     3.858 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                                       net (fo=1, routed)           0.257     4.115    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    Routing       BITSLICE_RX_TX_X0Y102
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.150     2.353    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y15
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y15
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.151     2.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y15
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.613 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y15
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.182     2.795 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.024     2.819    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y102
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.180    
                                       clock uncertainty            0.153     3.333    
                  BITSLICE_RX_TX_X0Y102
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                    0.064     3.397    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.397    
                                       arrival time                           4.115    
  ---------------------------------------------------------------------------------
                                       slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.059ns (17.771%)  route 0.273ns (82.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.025ns (routing 0.155ns, distribution 0.870ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.025     3.793    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y80        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y80        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.059     3.852 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                                       net (fo=1, routed)           0.273     4.125    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    Routing       BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.143     2.346    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y10
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.523 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.632 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.187     2.819 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.021     2.840    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.201    
                                       clock uncertainty            0.153     3.354    
                  BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                                    0.053     3.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.407    
                                       arrival time                           4.125    
  ---------------------------------------------------------------------------------
                                       slack                                  0.718    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.058ns (18.125%)  route 0.262ns (81.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.037ns (routing 0.155ns, distribution 0.882ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.037     3.805    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/div_clk
                  SLICE_X118Y80        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y80        FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.058     3.863 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                                       net (fo=1, routed)           0.262     4.125    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    Routing       BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.143     2.346    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y10
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.523 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.632 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.187     2.819 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.021     2.840    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.201    
                                       clock uncertainty            0.153     3.354    
                  BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                                    0.041     3.395    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.395    
                                       arrival time                           4.125    
  ---------------------------------------------------------------------------------
                                       slack                                  0.730    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.058ns (17.683%)  route 0.270ns (82.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.035ns (routing 0.155ns, distribution 0.880ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.035     3.803    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/div_clk
                  SLICE_X118Y101       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y101       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.058     3.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                                       net (fo=1, routed)           0.270     4.131    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    Routing       BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.146     2.349    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y13
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.151     2.500 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.609 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y13
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.182     2.791 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.024     2.815    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.176    
                                       clock uncertainty            0.153     3.329    
                  BITSLICE_RX_TX_X0Y89 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                                    0.068     3.397    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.397    
                                       arrival time                           4.131    
  ---------------------------------------------------------------------------------
                                       slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.059ns (17.201%)  route 0.284ns (82.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.033ns (routing 0.155ns, distribution 0.878ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.033     3.801    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/div_clk
                  SLICE_X119Y80        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y80        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.059     3.860 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                                       net (fo=1, routed)           0.284     4.144    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    Routing       BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.143     2.346    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y10
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.523 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.632 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y10
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.186     2.818 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.022     2.840    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.201    
                                       clock uncertainty            0.153     3.354    
                  BITSLICE_RX_TX_X0Y69 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                                    0.056     3.410    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.410    
                                       arrival time                           4.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.734    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.060ns (16.901%)  route 0.295ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.023ns (routing 0.155ns, distribution 0.868ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.023     3.791    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y107       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y107       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.060     3.851 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                                       net (fo=1, routed)           0.295     4.146    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    Routing       BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[0]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.003     3.344    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y2                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.203 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.148     2.351    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y14
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.528 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.637 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y14
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.187     2.824 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.021     2.845    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.361     3.206    
                                       clock uncertainty            0.153     3.359    
                  BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                                    0.052     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.411    
                                       arrival time                           4.146    
  ---------------------------------------------------------------------------------
                                       slack                                  0.735    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.079ns (4.448%)  route 1.697ns (95.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 6.675 - 3.332 ) 
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.191ns (routing 0.171ns, distribution 1.020ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.191     3.532    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/div_clk
                  SLICE_X119Y97        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y97        FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     3.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                                       net (fo=1, routed)           1.697     5.308    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    Routing       BITSLICE_RX_TX_X0Y125
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.357    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y19
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y19
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.463 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y19
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.538 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y19
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.124     6.662 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.013     6.675    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y125
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.264    
                                       clock uncertainty           -0.153     6.111    
                  BITSLICE_RX_TX_X0Y125
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                                   -0.025     6.086    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.086    
                                       arrival time                          -5.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.778    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.079ns (4.540%)  route 1.661ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 6.567 - 3.332 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.159ns (routing 0.171ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.155ns, distribution 0.718ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.159     3.500    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y142       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y142       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.579 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                                       net (fo=1, routed)           1.661     5.240    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    Routing       BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.099     6.359    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y20
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.126     6.485 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.082     6.567 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism             -0.361     6.206    
                                       clock uncertainty           -0.153     6.052    
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                                   -0.026     6.026    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          6.026    
                                       arrival time                          -5.240    
  ---------------------------------------------------------------------------------
                                       slack                                  0.786    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.077ns (4.570%)  route 1.608ns (95.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 6.696 - 3.332 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.211ns (routing 0.171ns, distribution 1.040ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.211     3.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/div_clk
                  SLICE_X118Y113       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y113       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.077     3.629 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                                       net (fo=1, routed)           1.608     5.237    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    Routing       BITSLICE_RX_TX_X0Y146
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.104     6.364    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y22
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.481 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.556 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.128     6.684 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.012     6.696    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y146
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.285    
                                       clock uncertainty           -0.153     6.132    
                  BITSLICE_RX_TX_X0Y146
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                                   -0.084     6.048    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.048    
                                       arrival time                          -5.237    
  ---------------------------------------------------------------------------------
                                       slack                                  0.811    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.079ns (5.424%)  route 1.378ns (94.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.219ns = ( 6.551 - 3.332 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.211ns (routing 0.171ns, distribution 1.040ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.155ns, distribution 0.718ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.211     3.552    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X117Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y180       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     3.631 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                                       net (fo=9, routed)           1.378     5.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    Routing       BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.099     6.359    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y20
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.476 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.551 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.411     6.140    
                                       clock uncertainty           -0.153     5.987    
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                                   -0.156     5.831    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.831    
                                       arrival time                          -5.008    
  ---------------------------------------------------------------------------------
                                       slack                                  0.822    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.079ns (4.451%)  route 1.696ns (95.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 6.696 - 3.332 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.196     3.537    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/div_clk
                  SLICE_X119Y129       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y129       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.616 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                                       net (fo=1, routed)           1.696     5.312    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    Routing       BITSLICE_RX_TX_X0Y147
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.104     6.364    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y22
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.481 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.556 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.127     6.683 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.013     6.696    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y147
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.362     6.334    
                                       clock uncertainty           -0.153     6.181    
                  BITSLICE_RX_TX_X0Y147
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                   -0.040     6.141    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.141    
                                       arrival time                          -5.312    
  ---------------------------------------------------------------------------------
                                       slack                                  0.829    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.078ns (5.229%)  route 1.414ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 6.543 - 3.332 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.199ns (routing 0.171ns, distribution 1.028ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.155ns, distribution 0.718ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.199     3.540    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/div_clk
                  SLICE_X118Y175       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y175       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.618 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                                       net (fo=9, routed)           1.414     5.032    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    Routing       BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.102     6.362    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y21
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.468 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.543 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.362     6.181    
                                       clock uncertainty           -0.153     6.028    
                  BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                                   -0.153     5.875    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.875    
                                       arrival time                          -5.032    
  ---------------------------------------------------------------------------------
                                       slack                                  0.844    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.078ns (4.610%)  route 1.614ns (95.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 6.684 - 3.332 ) 
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.185ns (routing 0.171ns, distribution 1.014ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.185     3.526    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/div_clk
                  SLICE_X121Y141       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y141       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.604 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                                       net (fo=1, routed)           1.614     5.218    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    Routing       BITSLICE_RX_TX_X0Y141
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.102     6.362    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y21
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.468 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.543 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y21
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.126     6.669 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.015     6.684    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y141
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.362     6.323    
                                       clock uncertainty           -0.153     6.169    
                  BITSLICE_RX_TX_X0Y141
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                                   -0.060     6.109    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.109    
                                       arrival time                          -5.218    
  ---------------------------------------------------------------------------------
                                       slack                                  0.891    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.078ns (4.567%)  route 1.630ns (95.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 6.683 - 3.332 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.197     3.538    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/div_clk
                  SLICE_X118Y141       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y141       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.616 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                                       net (fo=1, routed)           1.630     5.246    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    Routing       BITSLICE_RX_TX_X0Y151
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.105     6.365    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y23
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.471 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.546 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.124     6.670 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.013     6.683    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y151
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.362     6.321    
                                       clock uncertainty           -0.153     6.168    
                  BITSLICE_RX_TX_X0Y151
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                   -0.026     6.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.142    
                                       arrival time                          -5.246    
  ---------------------------------------------------------------------------------
                                       slack                                  0.896    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.079ns (4.733%)  route 1.590ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.364ns = ( 6.696 - 3.332 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.184ns (routing 0.171ns, distribution 1.013ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.184     3.525    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/div_clk
                  SLICE_X120Y128       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X120Y128       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.604 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                                       net (fo=1, routed)           1.590     5.194    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    Routing       BITSLICE_RX_TX_X0Y147
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.104     6.364    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y22
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.481 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.556 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.127     6.683 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.013     6.696    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y147
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.362     6.335    
                                       clock uncertainty           -0.153     6.181    
                  BITSLICE_RX_TX_X0Y147
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                                   -0.085     6.096    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.096    
                                       arrival time                          -5.194    
  ---------------------------------------------------------------------------------
                                       slack                                  0.902    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.079ns (4.782%)  route 1.573ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 6.691 - 3.332 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.194ns (routing 0.171ns, distribution 1.023ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.194     3.535    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/div_clk
                  SLICE_X119Y133       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y133       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.614 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                                       net (fo=1, routed)           1.573     5.187    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    Routing       BITSLICE_RX_TX_X0Y133
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.873     6.973    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.260 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.099     6.359    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y20
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.476 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.551 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.128     6.679 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.012     6.691    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y133
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.362     6.329    
                                       clock uncertainty           -0.153     6.176    
                  BITSLICE_RX_TX_X0Y133
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                                   -0.084     6.092    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.092    
                                       arrival time                          -5.187    
  ---------------------------------------------------------------------------------
                                       slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.018ns (routing 0.155ns, distribution 0.863ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.018     3.786    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y170       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y170       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.058     3.844 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                                       net (fo=1, routed)           0.169     4.013    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    Routing       BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.148     2.339    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y22
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.532 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.651 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     3.013    
                                       clock uncertainty            0.153     3.166    
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                                    0.267     3.433    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.433    
                                       arrival time                           4.013    
  ---------------------------------------------------------------------------------
                                       slack                                  0.580    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.058ns (24.268%)  route 0.181ns (75.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.023ns (routing 0.155ns, distribution 0.868ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.023     3.791    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X118Y168       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y168       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.058     3.849 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                                       net (fo=1, routed)           0.181     4.030    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    Routing       BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.148     2.339    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y22
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.532 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.651 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     3.013    
                                       clock uncertainty            0.153     3.166    
                  BITSLICE_CONTROL_X0Y22
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                                    0.268     3.434    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.434    
                                       arrival time                           4.030    
  ---------------------------------------------------------------------------------
                                       slack                                  0.596    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.059ns (20.275%)  route 0.232ns (79.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.015ns (routing 0.155ns, distribution 0.860ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.015     3.783    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y137       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y137       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.059     3.842 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                                       net (fo=1, routed)           0.232     4.074    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    Routing       BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.143     2.334    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y18
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.527 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.646 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     3.008    
                                       clock uncertainty            0.153     3.161    
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                                    0.267     3.428    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.428    
                                       arrival time                           4.074    
  ---------------------------------------------------------------------------------
                                       slack                                  0.646    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.059ns (22.433%)  route 0.204ns (77.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.020ns (routing 0.155ns, distribution 0.865ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.020     3.788    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y136       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y136       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.059     3.847 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                                       net (fo=1, routed)           0.204     4.051    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    Routing       BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.143     2.334    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y18
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.527 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.646 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     3.008    
                                       clock uncertainty            0.153     3.161    
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                                    0.236     3.397    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.397    
                                       arrival time                           4.051    
  ---------------------------------------------------------------------------------
                                       slack                                  0.654    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.058ns (20.000%)  route 0.232ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.032ns (routing 0.155ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.032     3.800    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X118Y137       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y137       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.058     3.858 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                                       net (fo=1, routed)           0.232     4.090    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    Routing       BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.143     2.334    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y18
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.527 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.646 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     3.008    
                                       clock uncertainty            0.153     3.161    
                  BITSLICE_CONTROL_X0Y18
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                                    0.270     3.431    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.431    
                                       arrival time                           4.090    
  ---------------------------------------------------------------------------------
                                       slack                                  0.659    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (28.019%)  route 0.149ns (71.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.032ns (routing 0.155ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.032     3.800    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/div_clk
                  SLICE_X118Y176       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y176       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.058     3.858 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                                       net (fo=1, routed)           0.149     4.007    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    Routing       BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.150     2.341    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y23
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.162     2.503 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.118     2.621 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     2.983    
                                       clock uncertainty            0.153     3.136    
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                                    0.189     3.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.325    
                                       arrival time                           4.007    
  ---------------------------------------------------------------------------------
                                       slack                                  0.682    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.058ns (19.931%)  route 0.233ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.010ns (routing 0.155ns, distribution 0.855ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.010     3.778    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/div_clk
                  SLICE_X117Y172       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y172       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.058     3.836 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                                       net (fo=1, routed)           0.233     4.069    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    Routing       BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.150     2.341    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y23
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.162     2.503 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.118     2.621 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     2.983    
                                       clock uncertainty            0.153     3.136    
                  BITSLICE_CONTROL_X0Y23
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                                    0.216     3.352    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.352    
                                       arrival time                           4.069    
  ---------------------------------------------------------------------------------
                                       slack                                  0.717    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.058ns (17.160%)  route 0.280ns (82.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.009ns (routing 0.155ns, distribution 0.854ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.009     3.777    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X119Y150       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y150       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.835 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                                       net (fo=1, routed)           0.280     4.115    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    Routing       BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.141     2.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y20
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.525 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.644 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.362     3.006    
                                       clock uncertainty            0.153     3.159    
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                                    0.236     3.395    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.395    
                                       arrival time                           4.115    
  ---------------------------------------------------------------------------------
                                       slack                                  0.720    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.058ns (16.959%)  route 0.284ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.022ns (routing 0.155ns, distribution 0.867ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.022     3.790    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y122       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y122       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.848 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                                       net (fo=1, routed)           0.284     4.132    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    Routing       BITSLICE_RX_TX_X0Y106
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.147     2.338    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y16
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y16
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.515 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y16
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.624 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y16
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.187     2.811 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.018     2.829    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y106
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.362     3.191    
                                       clock uncertainty            0.153     3.344    
                  BITSLICE_RX_TX_X0Y106
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                                    0.066     3.410    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.410    
                                       arrival time                           4.132    
  ---------------------------------------------------------------------------------
                                       slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.058ns (17.009%)  route 0.283ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    3.774ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.006ns (routing 0.155ns, distribution 0.851ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.006     3.774    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y154       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y154       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.832 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                                       net (fo=1, routed)           0.283     4.115    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    Routing       BITSLICE_RX_TX_X0Y134
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[1]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.991     3.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y4                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y4             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.191 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.141     2.332    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y20
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.509 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.618 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y20
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.186     2.804 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.022     2.826    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y134
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.362     3.188    
                                       clock uncertainty            0.153     3.341    
                  BITSLICE_RX_TX_X0Y134
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                    0.052     3.393    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.393    
                                       arrival time                           4.115    
  ---------------------------------------------------------------------------------
                                       slack                                  0.722    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.079ns (4.286%)  route 1.764ns (95.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 6.726 - 3.332 ) 
    Source Clock Delay      (SCD):    3.551ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.210ns (routing 0.171ns, distribution 1.039ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.210     3.551    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/div_clk
                  SLICE_X119Y119       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y119       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.079     3.630 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                                       net (fo=1, routed)           1.764     5.394    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    Routing       BITSLICE_RX_TX_X0Y158
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y24
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.509 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.584 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.129     6.713 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.013     6.726    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y158
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.315    
                                       clock uncertainty           -0.153     6.162    
                  BITSLICE_RX_TX_X0Y158
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                                   -0.020     6.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.142    
                                       arrival time                          -5.394    
  ---------------------------------------------------------------------------------
                                       slack                                  0.748    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.079ns (4.441%)  route 1.700ns (95.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 6.706 - 3.332 ) 
    Source Clock Delay      (SCD):    3.547ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.206     3.547    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/div_clk
                  SLICE_X123Y126       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y126       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     3.626 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                                       net (fo=1, routed)           1.700     5.326    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    Routing       BITSLICE_RX_TX_X0Y165
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.096     6.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y25
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.497 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.572 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.122     6.694 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.012     6.706    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y165
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.295    
                                       clock uncertainty           -0.153     6.142    
                  BITSLICE_RX_TX_X0Y165
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                                   -0.043     6.099    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.099    
                                       arrival time                          -5.326    
  ---------------------------------------------------------------------------------
                                       slack                                  0.773    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.079ns (4.399%)  route 1.717ns (95.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 6.706 - 3.332 ) 
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.200ns (routing 0.171ns, distribution 1.029ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.200     3.541    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/div_clk
                  SLICE_X119Y130       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y130       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.079     3.620 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                                       net (fo=1, routed)           1.717     5.337    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    Routing       BITSLICE_RX_TX_X0Y165
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.096     6.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y25
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.497 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.572 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                                    0.122     6.694 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                                       net (fo=1, routed)           0.012     6.706    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
                  BITSLICE_RX_TX_X0Y165
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.295    
                                       clock uncertainty           -0.153     6.142    
                  BITSLICE_RX_TX_X0Y165
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                                   -0.022     6.120    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.120    
                                       arrival time                          -5.337    
  ---------------------------------------------------------------------------------
                                       slack                                  0.783    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.079ns (4.382%)  route 1.724ns (95.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 6.709 - 3.332 ) 
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.185ns (routing 0.171ns, distribution 1.014ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.185     3.526    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/div_clk
                  SLICE_X117Y117       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y117       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.079     3.605 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                                       net (fo=1, routed)           1.724     5.329    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    Routing       BITSLICE_RX_TX_X0Y164
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.096     6.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y25
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.497 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.572 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.124     6.696 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.013     6.709    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y164
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.298    
                                       clock uncertainty           -0.153     6.145    
                  BITSLICE_RX_TX_X0Y164
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                                   -0.021     6.124    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.124    
                                       arrival time                          -5.329    
  ---------------------------------------------------------------------------------
                                       slack                                  0.795    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.078ns (4.493%)  route 1.658ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 6.726 - 3.332 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.212ns (routing 0.171ns, distribution 1.041ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.212     3.553    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/div_clk
                  SLICE_X118Y118       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y118       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.078     3.631 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                                       net (fo=1, routed)           1.658     5.289    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    Routing       BITSLICE_RX_TX_X0Y158
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y24
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.509 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.584 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.129     6.713 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.013     6.726    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y158
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.315    
                                       clock uncertainty           -0.153     6.162    
                  BITSLICE_RX_TX_X0Y158
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                   -0.071     6.091    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.091    
                                       arrival time                          -5.289    
  ---------------------------------------------------------------------------------
                                       slack                                  0.802    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.078ns (4.483%)  route 1.662ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 6.730 - 3.332 ) 
    Source Clock Delay      (SCD):    3.566ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.225ns (routing 0.171ns, distribution 1.054ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.225     3.566    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/div_clk
                  SLICE_X122Y133       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y133       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     3.644 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                                       net (fo=1, routed)           1.662     5.306    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    Routing       BITSLICE_RX_TX_X0Y161
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y24
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.509 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.584 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.131     6.715 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.015     6.730    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y161
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.319    
                                       clock uncertainty           -0.153     6.166    
                  BITSLICE_RX_TX_X0Y161
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                   -0.049     6.117    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.117    
                                       arrival time                          -5.306    
  ---------------------------------------------------------------------------------
                                       slack                                  0.811    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.079ns (4.461%)  route 1.692ns (95.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 6.709 - 3.332 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.186ns (routing 0.171ns, distribution 1.015ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.186     3.527    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/div_clk
                  SLICE_X120Y124       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X120Y124       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.606 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                                       net (fo=1, routed)           1.692     5.298    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    Routing       BITSLICE_RX_TX_X0Y164
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.096     6.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y25
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.497 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.572 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.124     6.696 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.013     6.709    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y164
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.298    
                                       clock uncertainty           -0.153     6.145    
                  BITSLICE_RX_TX_X0Y164
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                                   -0.025     6.120    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.120    
                                       arrival time                          -5.298    
  ---------------------------------------------------------------------------------
                                       slack                                  0.822    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.285%)  route 1.416ns (94.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 6.580 - 3.332 ) 
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.234ns (routing 0.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.155ns, distribution 0.753ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.234     3.575    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
                  SLICE_X118Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y196       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     3.654 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                                       net (fo=6, routed)           1.416     5.070    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    Routing       BITSLICE_CONTROL_X0Y28
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.093     6.388    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y28
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y28
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.505 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y28
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.580 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                                       clock pessimism             -0.358     6.222    
                                       clock uncertainty           -0.153     6.069    
                  BITSLICE_CONTROL_X0Y28
                                       BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                                   -0.144     5.925    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                          5.925    
                                       arrival time                          -5.070    
  ---------------------------------------------------------------------------------
                                       slack                                  0.855    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.079ns (4.597%)  route 1.640ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 6.710 - 3.332 ) 
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.224     3.565    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X118Y218       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y218       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.079     3.644 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][2]/Q
                                       net (fo=2, routed)           1.640     5.283    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[1]
    Routing       BITSLICE_RX_TX_X0Y192
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 f  
                  AY37                                              0.000     3.332 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.096     6.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y29
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y29
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.106     6.497 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y29
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.572 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y29
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.125     6.697 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.013     6.710    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y192
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.358     6.353    
                                       clock uncertainty           -0.153     6.199    
                  BITSLICE_RX_TX_X0Y192
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                                   -0.039     6.160    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.160    
                                       arrival time                          -5.283    
  ---------------------------------------------------------------------------------
                                       slack                                  0.877    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.079ns (4.564%)  route 1.652ns (95.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 6.730 - 3.332 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.204ns (routing 0.171ns, distribution 1.033ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.204     3.545    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/div_clk
                  SLICE_X123Y131       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y131       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.079     3.624 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                                       net (fo=1, routed)           1.652     5.276    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    Routing       BITSLICE_RX_TX_X0Y161
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     3.411    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     4.020 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     4.060    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.060 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     4.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     4.371 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     5.231    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     5.861 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     6.076    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     6.100 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       0.908     7.008    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -0.713     6.295 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.097     6.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y24
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.117     6.509 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.075     6.584 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.131     6.715 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.015     6.730    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y161
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism             -0.411     6.319    
                                       clock uncertainty           -0.153     6.166    
                  BITSLICE_RX_TX_X0Y161
                                       RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                                   -0.011     6.155    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                          6.155    
                                       arrival time                          -5.276    
  ---------------------------------------------------------------------------------
                                       slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.060ns (25.974%)  route 0.171ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.057ns (routing 0.155ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.171ns, distribution 0.859ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.057     3.825    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X117Y183       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X117Y183       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.060     3.885 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                                       net (fo=1, routed)           0.171     4.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    Placement     BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.139     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y24
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.562 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.681 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.358     3.039    
                                       clock uncertainty            0.153     3.192    
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                                    0.267     3.459    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.459    
                                       arrival time                           4.056    
  ---------------------------------------------------------------------------------
                                       slack                                  0.597    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.061ns (21.181%)  route 0.227ns (78.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.058ns (routing 0.155ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.171ns, distribution 0.859ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.058     3.826    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/div_clk
                  SLICE_X119Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X119Y181       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.061     3.887 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                                       net (fo=1, routed)           0.227     4.114    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    Placement     BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.139     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y24
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.193     2.562 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.119     2.681 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.358     3.039    
                                       clock uncertainty            0.153     3.192    
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                                    0.268     3.460    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.460    
                                       arrival time                           4.114    
  ---------------------------------------------------------------------------------
                                       slack                                  0.654    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.059ns (26.222%)  route 0.166ns (73.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.048ns (routing 0.155ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.171ns, distribution 0.859ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.048     3.816    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/div_clk
                  SLICE_X117Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y190       FDRE (Prop_BFF_SLICEL_C_Q)
                                                                    0.059     3.875 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                                       net (fo=1, routed)           0.166     4.041    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    Routing       BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.137     2.367    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y25
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                                    0.162     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                                    0.118     2.647 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                                       clock pessimism              0.358     3.005    
                                       clock uncertainty            0.153     3.158    
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                                    0.227     3.385    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  ---------------------------------------------------------------------------------
                                       required time                         -3.385    
                                       arrival time                           4.041    
  ---------------------------------------------------------------------------------
                                       slack                                  0.656    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.060ns (18.750%)  route 0.260ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.063ns (routing 0.155ns, distribution 0.908ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.063     3.831    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X118Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y198       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.060     3.891 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][7]/Q
                                       net (fo=1, routed)           0.260     4.151    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq2[7]
    Routing       BITSLICE_RX_TX_X0Y171
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.134     2.364    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y26
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.541 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.650 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                                    0.187     2.837 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                                       net (fo=1, routed)           0.018     2.855    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
                  BITSLICE_RX_TX_X0Y171
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.213    
                                       clock uncertainty            0.153     3.366    
                  BITSLICE_RX_TX_X0Y171
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                                    0.066     3.432    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.432    
                                       arrival time                           4.151    
  ---------------------------------------------------------------------------------
                                       slack                                  0.719    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.060ns (16.882%)  route 0.295ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.055ns (routing 0.155ns, distribution 0.900ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.055     3.823    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X118Y230       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[1][7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y230       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                                    0.060     3.883 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[1][7]/Q
                                       net (fo=3, routed)           0.295     4.178    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ODT[5]
    Routing       BITSLICE_RX_TX_X0Y199
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.140     2.370    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y30
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.547 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.656 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                                    0.186     2.842 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                                       net (fo=1, routed)           0.022     2.864    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
                  BITSLICE_RX_TX_X0Y199
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.222    
                                       clock uncertainty            0.153     3.375    
                  BITSLICE_RX_TX_X0Y199
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                                    0.078     3.453    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.453    
                                       arrival time                           4.178    
  ---------------------------------------------------------------------------------
                                       slack                                  0.725    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.058ns (18.104%)  route 0.262ns (81.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.038ns (routing 0.155ns, distribution 0.883ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.038     3.806    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y207       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][46]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y207       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.058     3.864 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][46]/Q
                                       net (fo=2, routed)           0.262     4.126    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    Routing       BITSLICE_RX_TX_X0Y180
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.129     2.359    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y27
                                                                                    r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.151     2.510 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.619 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.182     2.801 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.024     2.825    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y180
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.183    
                                       clock uncertainty            0.153     3.336    
                  BITSLICE_RX_TX_X0Y180
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                    0.064     3.400    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.400    
                                       arrival time                           4.126    
  ---------------------------------------------------------------------------------
                                       slack                                  0.726    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.059ns (16.858%)  route 0.291ns (83.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.046ns (routing 0.155ns, distribution 0.891ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.046     3.814    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y222       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y222       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.059     3.873 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/Q
                                       net (fo=2, routed)           0.291     4.164    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[4]
    Routing       BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.140     2.370    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y30
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.547 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.656 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                                    0.162     2.818 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                                       net (fo=1, routed)           0.043     2.861    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
                  BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.219    
                                       clock uncertainty            0.153     3.372    
                  BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                                    0.064     3.436    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.436    
                                       arrival time                           4.164    
  ---------------------------------------------------------------------------------
                                       slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.060ns (16.620%)  route 0.301ns (83.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.055ns (routing 0.155ns, distribution 0.900ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.055     3.823    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y230       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y230       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.060     3.883 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/Q
                                       net (fo=1, routed)           0.301     4.184    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    Routing       BITSLICE_RX_TX_X0Y200
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.140     2.370    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y30
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.547 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.656 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                                    0.192     2.848 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
                                       net (fo=1, routed)           0.024     2.872    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
                  BITSLICE_RX_TX_X0Y200
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.230    
                                       clock uncertainty            0.153     3.383    
                  BITSLICE_RX_TX_X0Y200
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                                    0.073     3.456    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.456    
                                       arrival time                           4.184    
  ---------------------------------------------------------------------------------
                                       slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][86]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.058ns (16.175%)  route 0.301ns (83.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.046ns (routing 0.155ns, distribution 0.891ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.046     3.814    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y222       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][86]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y222       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.058     3.872 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][86]/Q
                                       net (fo=2, routed)           0.301     4.172    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[6]
    Routing       BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.140     2.370    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y30
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.547 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.656 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                                    0.162     2.818 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                                       net (fo=1, routed)           0.043     2.861    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
                  BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.219    
                                       clock uncertainty            0.153     3.372    
                  BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                                    0.072     3.444    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.444    
                                       arrival time                           4.172    
  ---------------------------------------------------------------------------------
                                       slack                                  0.728    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.059ns (16.955%)  route 0.289ns (83.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.046ns (routing 0.155ns, distribution 0.891ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.046     3.814    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X117Y222       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y222       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.059     3.873 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/Q
                                       net (fo=2, routed)           0.289     4.162    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    Routing       BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock pll_clk[2]_DIV rise edge)
                                                                    0.000     0.000 f  
                  AY37                                              0.000     0.000 f  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                                       net (fo=23098, routed)       1.030     3.371    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                  PLL_X0Y7                                                          f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                  PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                                   -1.141     2.230 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                                       net (fo=8, routed)           0.140     2.370    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                  BITSLICE_CONTROL_X0Y30
                                                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                                    0.177     2.547 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                                    0.109     2.656 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                  BITSLICE_CONTROL_X0Y30
                                       BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                                    0.162     2.818 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                                       net (fo=1, routed)           0.043     2.861    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
                  BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE                                r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                                       clock pessimism              0.358     3.219    
                                       clock uncertainty            0.153     3.372    
                  BITSLICE_RX_TX_X0Y195
                                       RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                                    0.057     3.429    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  ---------------------------------------------------------------------------------
                                       required time                         -3.429    
                                       arrival time                           4.162    
  ---------------------------------------------------------------------------------
                                       slack                                  0.733    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.617ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.408ns  (logic 0.078ns (19.120%)  route 0.330ns (80.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y198                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    Routing       SLICE_X122Y198       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.078     0.078 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                                       net (fo=2, routed)           0.330     0.408    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    Routing       SLICE_X123Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y200       FDRE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.408    
  ---------------------------------------------------------------------------------
                                       slack                                 11.617    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    Routing       SLICE_X122Y196       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                                       net (fo=1, routed)           0.293     0.372    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    Routing       SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y196       FDRE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.372    
  ---------------------------------------------------------------------------------
                                       slack                                 11.653    

Slack (MET) :             11.675ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    Routing       SLICE_X122Y196       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                                       net (fo=1, routed)           0.271     0.350    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    Routing       SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X122Y196       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.350    
  ---------------------------------------------------------------------------------
                                       slack                                 11.675    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.333ns  (logic 0.076ns (22.823%)  route 0.257ns (77.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    Routing       SLICE_X122Y196       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                                       net (fo=1, routed)           0.257     0.333    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    Routing       SLICE_X123Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y198       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.333    
  ---------------------------------------------------------------------------------
                                       slack                                 11.692    

Slack (MET) :             11.699ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.326ns  (logic 0.078ns (23.926%)  route 0.248ns (76.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    Routing       SLICE_X122Y196       FDRE (Prop_GFF_SLICEM_C_Q)
                                                                    0.078     0.078 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                                       net (fo=1, routed)           0.248     0.326    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    Routing       SLICE_X123Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y197       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.326    
  ---------------------------------------------------------------------------------
                                       slack                                 11.699    

Slack (MET) :             11.723ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.302ns  (logic 0.080ns (26.490%)  route 0.222ns (73.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X123Y192                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    Routing       SLICE_X123Y192       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.080     0.080 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                                       net (fo=1, routed)           0.222     0.302    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    Routing       SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y192       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.302    
  ---------------------------------------------------------------------------------
                                       slack                                 11.723    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.291ns  (logic 0.079ns (27.148%)  route 0.212ns (72.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    Routing       SLICE_X122Y196       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                                       net (fo=1, routed)           0.212     0.291    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    Routing       SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X122Y196       FDRE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.291    
  ---------------------------------------------------------------------------------
                                       slack                                 11.734    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X123Y194                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    Routing       SLICE_X123Y194       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                                       net (fo=1, routed)           0.206     0.285    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    Routing       SLICE_X123Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y194       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.285    
  ---------------------------------------------------------------------------------
                                       slack                                 11.740    

Slack (MET) :             11.742ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.283ns  (logic 0.076ns (26.855%)  route 0.207ns (73.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y196                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    Routing       SLICE_X122Y196       FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                                       net (fo=1, routed)           0.207     0.283    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    Routing       SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y196       FDRE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.283    
  ---------------------------------------------------------------------------------
                                       slack                                 11.742    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.278ns  (logic 0.078ns (28.058%)  route 0.200ns (71.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X122Y194                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    Routing       SLICE_X122Y194       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.078     0.078 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                                       net (fo=1, routed)           0.200     0.278    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    Routing       SLICE_X123Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   12.000    12.000    
                  SLICE_X123Y195       FDRE (Setup_BFF2_SLICEL_C_D)
                                                                    0.025    12.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         12.025    
                                       arrival time                          -0.278    
  ---------------------------------------------------------------------------------
                                       slack                                 11.747    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.654ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y267                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    Routing       SLICE_X121Y267       FDCE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.295     0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    Routing       SLICE_X122Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X122Y266       FDCE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.371    
  ---------------------------------------------------------------------------------
                                       slack                                 49.654    

Slack (MET) :             49.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.352ns  (logic 0.079ns (22.443%)  route 0.273ns (77.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y244                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    Routing       SLICE_X126Y244       FDCE (Prop_HFF_SLICEM_C_Q)
                                                                    0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.273     0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    Routing       SLICE_X126Y245       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X126Y245       FDCE (Setup_GFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.352    
  ---------------------------------------------------------------------------------
                                       slack                                 49.673    

Slack (MET) :             49.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.345ns  (logic 0.078ns (22.609%)  route 0.267ns (77.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y244                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    Routing       SLICE_X126Y244       FDCE (Prop_GFF_SLICEM_C_Q)
                                                                    0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.267     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    Routing       SLICE_X126Y244       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X126Y244       FDCE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.345    
  ---------------------------------------------------------------------------------
                                       slack                                 49.680    

Slack (MET) :             49.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.340ns  (logic 0.079ns (23.235%)  route 0.261ns (76.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y267                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    Routing       SLICE_X121Y267       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.261     0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    Routing       SLICE_X122Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X122Y266       FDCE (Setup_BFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.340    
  ---------------------------------------------------------------------------------
                                       slack                                 49.685    

Slack (MET) :             49.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.313ns  (logic 0.080ns (25.559%)  route 0.233ns (74.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y267                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    Routing       SLICE_X121Y267       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                                    0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.233     0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X122Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X122Y266       FDCE (Setup_FFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.313    
  ---------------------------------------------------------------------------------
                                       slack                                 49.712    

Slack (MET) :             49.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.301ns  (logic 0.076ns (25.249%)  route 0.225ns (74.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y244                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    Routing       SLICE_X126Y244       FDCE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.225     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    Routing       SLICE_X126Y244       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X126Y244       FDCE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.301    
  ---------------------------------------------------------------------------------
                                       slack                                 49.724    

Slack (MET) :             49.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.299ns  (logic 0.076ns (25.418%)  route 0.223ns (74.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y267                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    Routing       SLICE_X121Y267       FDCE (Prop_FFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.223     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    Routing       SLICE_X121Y266       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X121Y266       FDCE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.299    
  ---------------------------------------------------------------------------------
                                       slack                                 49.726    

Slack (MET) :             49.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.258ns  (logic 0.078ns (30.233%)  route 0.180ns (69.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y244                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    Routing       SLICE_X126Y244       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.180     0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    Routing       SLICE_X126Y245       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   50.000    50.000    
                  SLICE_X126Y245       FDCE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         50.025    
                                       arrival time                          -0.258    
  ---------------------------------------------------------------------------------
                                       slack                                 49.767    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout0 rise@3.332ns)
  Data Path Delay:        1.204ns  (logic 0.079ns (6.561%)  route 1.125ns (93.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 10.516 - 6.664 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 6.855 - 3.332 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.182ns (routing 0.171ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.155ns, distribution 0.917ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    3.332     3.332 r  
                  AY37                                              0.000     3.332 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     3.432    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     4.152 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     4.202    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     4.202 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     4.525    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     4.553 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     5.527    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     5.400 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     5.645    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     5.673 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.182     6.855    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X120Y178       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X120Y178       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     6.934 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                                       net (fo=1, routed)           1.125     8.059    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    Routing       SLICE_X121Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    6.664     6.664 r  
                  AY37                                              0.000     6.664 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     6.743    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     7.352 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     7.392    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     7.392 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     7.679    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     7.703 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     8.563    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     9.193 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     9.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     9.444 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.072    10.516    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
                  SLICE_X121Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                                       clock pessimism             -0.461    10.055    
                                       clock uncertainty           -0.176     9.879    
                  SLICE_X121Y181       FDRE (Setup_FFF2_SLICEM_C_D)
                                                                    0.025     9.904    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  ---------------------------------------------------------------------------------
                                       required time                          9.904    
                                       arrival time                          -8.059    
  ---------------------------------------------------------------------------------
                                       slack                                  1.845    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.611ns  (logic 0.079ns (12.930%)  route 0.532ns (87.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X128Y186                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
    Routing       SLICE_X128Y186       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/Q
                                       net (fo=1, routed)           0.532     0.611    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[26]
    Routing       SLICE_X126Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X126Y192       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.611    
  ---------------------------------------------------------------------------------
                                       slack                                  4.414    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.590ns  (logic 0.078ns (13.220%)  route 0.512ns (86.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X126Y176                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
    Routing       SLICE_X126Y176       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.078     0.078 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/Q
                                       net (fo=1, routed)           0.512     0.590    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[12]
    Routing       SLICE_X128Y178       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X128Y178       FDRE (Setup_GFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.590    
  ---------------------------------------------------------------------------------
                                       slack                                  4.435    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.555ns  (logic 0.078ns (14.054%)  route 0.477ns (85.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X126Y177                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    Routing       SLICE_X126Y177       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.078     0.078 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                                       net (fo=1, routed)           0.477     0.555    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[18]
    Routing       SLICE_X128Y184       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X128Y184       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.555    
  ---------------------------------------------------------------------------------
                                       slack                                  4.470    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.517ns  (logic 0.079ns (15.280%)  route 0.438ns (84.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X125Y177                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
    Routing       SLICE_X125Y177       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/Q
                                       net (fo=1, routed)           0.438     0.517    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[11]
    Routing       SLICE_X128Y178       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X128Y178       FDRE (Setup_HFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.517    
  ---------------------------------------------------------------------------------
                                       slack                                  4.508    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.514ns  (logic 0.081ns (15.759%)  route 0.433ns (84.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X123Y180                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    Routing       SLICE_X123Y180       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                                       net (fo=1, routed)           0.433     0.514    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[0]
    Routing       SLICE_X126Y182       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X126Y182       FDRE (Setup_DFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.514    
  ---------------------------------------------------------------------------------
                                       slack                                  4.511    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.492ns  (logic 0.079ns (16.057%)  route 0.413ns (83.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X127Y177                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
    Routing       SLICE_X127Y177       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/Q
                                       net (fo=1, routed)           0.413     0.492    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[30]
    Routing       SLICE_X128Y179       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X128Y179       FDRE (Setup_GFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.492    
  ---------------------------------------------------------------------------------
                                       slack                                  4.533    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.445ns  (logic 0.078ns (17.528%)  route 0.367ns (82.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X128Y186                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/C
    Routing       SLICE_X128Y186       FDRE (Prop_GFF_SLICEM_C_Q)
                                                                    0.078     0.078 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[23]/Q
                                       net (fo=1, routed)           0.367     0.445    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[23]
    Routing       SLICE_X129Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X129Y191       FDRE (Setup_HFF2_SLICEM_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[23].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.445    
  ---------------------------------------------------------------------------------
                                       slack                                  4.580    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.437ns  (logic 0.080ns (18.307%)  route 0.357ns (81.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X125Y189                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
    Routing       SLICE_X125Y189       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.080     0.080 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/Q
                                       net (fo=1, routed)           0.357     0.437    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[14]
    Routing       SLICE_X125Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X125Y189       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.437    
  ---------------------------------------------------------------------------------
                                       slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.437ns  (logic 0.076ns (17.391%)  route 0.361ns (82.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X128Y186                                    0.000     0.000 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
    Routing       SLICE_X128Y186       FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/Q
                                       net (fo=1, routed)           0.361     0.437    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[21]
    Routing       SLICE_X127Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                    5.000     5.000    
                  SLICE_X127Y191       FDRE (Setup_DFF2_SLICEL_C_D)
                                                                    0.025     5.025    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          5.025    
                                       arrival time                          -0.437    
  ---------------------------------------------------------------------------------
                                       slack                                  4.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.039ns (6.964%)  route 0.521ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.670ns (routing 0.096ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.670     2.271    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X120Y178       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X120Y178       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.310 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                                       net (fo=1, routed)           0.521     2.831    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    Routing       SLICE_X121Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.791     2.146    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
                  SLICE_X121Y181       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                                       clock pessimism              0.279     2.425    
                                       clock uncertainty            0.176     2.601    
                  SLICE_X121Y181       FDRE (Hold_FFF2_SLICEM_C_D)
                                                                    0.047     2.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.648    
                                       arrival time                           2.831    
  ---------------------------------------------------------------------------------
                                       slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.927ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.426ns  (logic 0.076ns (17.840%)  route 0.350ns (82.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y266                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    Routing       SLICE_X121Y266       FDCE (Prop_EFF_SLICEM_C_Q)
                                                                    0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.350     0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    Routing       SLICE_X121Y267       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X121Y267       FDCE (Setup_BFF2_SLICEM_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.426    
  ---------------------------------------------------------------------------------
                                       slack                                 12.927    

Slack (MET) :             12.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.420ns  (logic 0.079ns (18.810%)  route 0.341ns (81.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y266                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    Routing       SLICE_X122Y266       FDCE (Prop_HFF_SLICEM_C_Q)
                                                                    0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.341     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    Routing       SLICE_X122Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X122Y268       FDCE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.420    
  ---------------------------------------------------------------------------------
                                       slack                                 12.933    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.402ns  (logic 0.081ns (20.149%)  route 0.321ns (79.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y243                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    Routing       SLICE_X125Y243       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                                       net (fo=1, routed)           0.321     0.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    Routing       SLICE_X125Y243       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X125Y243       FDCE (Setup_GFF2_SLICEL_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.402    
  ---------------------------------------------------------------------------------
                                       slack                                 12.951    

Slack (MET) :             13.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.349ns  (logic 0.078ns (22.350%)  route 0.271ns (77.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y266                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    Routing       SLICE_X122Y266       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.271     0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    Routing       SLICE_X121Y267       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X121Y267       FDCE (Setup_CFF2_SLICEM_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.349    
  ---------------------------------------------------------------------------------
                                       slack                                 13.004    

Slack (MET) :             13.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.345ns  (logic 0.079ns (22.899%)  route 0.266ns (77.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y243                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    Routing       SLICE_X125Y243       FDCE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.266     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    Routing       SLICE_X125Y243       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X125Y243       FDCE (Setup_HFF2_SLICEL_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.345    
  ---------------------------------------------------------------------------------
                                       slack                                 13.008    

Slack (MET) :             13.016ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.337ns  (logic 0.078ns (23.145%)  route 0.259ns (76.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y266                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    Routing       SLICE_X122Y266       FDCE (Prop_DFF_SLICEM_C_Q)
                                                                    0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                                       net (fo=1, routed)           0.259     0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    Routing       SLICE_X122Y269       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X122Y269       FDCE (Setup_HFF2_SLICEM_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.337    
  ---------------------------------------------------------------------------------
                                       slack                                 13.016    

Slack (MET) :             13.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y245                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    Routing       SLICE_X125Y245       FDCE (Prop_AFF_SLICEL_C_Q)
                                                                    0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                                       net (fo=1, routed)           0.253     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    Routing       SLICE_X125Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X125Y242       FDCE (Setup_GFF2_SLICEL_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.332    
  ---------------------------------------------------------------------------------
                                       slack                                 13.021    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.288ns  (logic 0.081ns (28.125%)  route 0.207ns (71.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y243                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    Routing       SLICE_X125Y243       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.207     0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X125Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       max delay                   13.328    13.328    
                  SLICE_X125Y242       FDCE (Setup_CFF2_SLICEL_C_D)
                                                                    0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         13.353    
                                       arrival time                          -0.288    
  ---------------------------------------------------------------------------------
                                       slack                                 13.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.389ns (12.119%)  route 2.821ns (87.881%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 53.675 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.399    11.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X128Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685    53.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X128Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                                       clock pessimism              4.576    58.251    
                                       clock uncertainty           -0.035    58.215    
                  SLICE_X128Y271       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                                   -0.066    58.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         58.149    
                                       arrival time                         -11.759    
  ---------------------------------------------------------------------------------
                                       slack                                 46.390    

Slack (MET) :             46.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.389ns (12.353%)  route 2.760ns (87.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 53.663 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.877ns, distribution 0.796ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.338    11.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X129Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.673    53.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X129Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                                       clock pessimism              4.576    58.239    
                                       clock uncertainty           -0.035    58.204    
                  SLICE_X129Y271       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                                   -0.066    58.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         58.138    
                                       arrival time                         -11.698    
  ---------------------------------------------------------------------------------
                                       slack                                 46.440    

Slack (MET) :             46.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.389ns (12.353%)  route 2.760ns (87.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 53.663 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.877ns, distribution 0.796ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.338    11.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X129Y271       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.673    53.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X129Y271       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                                       clock pessimism              4.576    58.239    
                                       clock uncertainty           -0.035    58.204    
                  SLICE_X129Y271       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                                   -0.066    58.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         58.138    
                                       arrival time                         -11.698    
  ---------------------------------------------------------------------------------
                                       slack                                 46.440    

Slack (MET) :             46.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.389ns (12.598%)  route 2.699ns (87.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 53.665 - 50.000 ) 
    Source Clock Delay      (SCD):    8.549ns
    Clock Pessimism Removal (CPR):    4.576ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.965ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.877ns, distribution 0.798ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.071     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X217Y346       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.079     8.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                                       net (fo=1, routed)           0.210     8.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    Routing       SLICE_X217Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/I5
    Routing       SLICE_X217Y346       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                                    0.152     8.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                                       net (fo=5, routed)           0.212     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    Routing       SLICE_X216Y346                                                    f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/I3
    Routing       SLICE_X216Y346       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                                    0.158     9.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                                       net (fo=11, routed)          2.277    11.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    Routing       SLICE_X129Y273       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                   50.000    50.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501    51.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    51.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.675    53.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                  SLICE_X129Y273       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                                       clock pessimism              4.576    58.241    
                                       clock uncertainty           -0.035    58.206    
                  SLICE_X129Y273       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                                   -0.066    58.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         58.140    
                                       arrival time                         -11.637    
  ---------------------------------------------------------------------------------
                                       slack                                 46.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.073ns (routing 0.527ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.587ns, distribution 0.625ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.073     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X123Y269       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y269       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.040     2.701 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                                       net (fo=1, routed)           0.107     2.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    Routing       SLICE_X123Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.212     6.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X123Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                                       clock pessimism             -4.285     2.713    
                  SLICE_X123Y270       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                                   -0.020     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.693    
                                       arrival time                           2.808    
  ---------------------------------------------------------------------------------
                                       slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.037ns (21.251%)  route 0.137ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.587ns, distribution 0.626ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.137     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.213     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                                       clock pessimism             -4.285     2.714    
                  SLICE_X122Y270       FDPE (Remov_AFF_SLICEM_C_PRE)
                                                                   -0.020     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.694    
                                       arrival time                           2.825    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.037ns (21.251%)  route 0.137ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.587ns, distribution 0.626ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.137     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.213     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                                       clock pessimism             -4.285     2.714    
                  SLICE_X122Y270       FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                                   -0.020     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.694    
                                       arrival time                           2.825    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.037ns (21.251%)  route 0.137ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.587ns, distribution 0.626ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.137     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.213     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                                       clock pessimism             -4.285     2.714    
                  SLICE_X122Y270       FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                                   -0.020     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.694    
                                       arrival time                           2.825    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.037ns (21.251%)  route 0.137ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.587ns, distribution 0.626ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.137     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.213     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                                       clock pessimism             -4.285     2.714    
                  SLICE_X122Y270       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                                   -0.020     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.694    
                                       arrival time                           2.825    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.037ns (21.251%)  route 0.137ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.587ns, distribution 0.626ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.137     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.213     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                                       clock pessimism             -4.285     2.714    
                  SLICE_X122Y270       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                                   -0.020     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.694    
                                       arrival time                           2.825    
  ---------------------------------------------------------------------------------
                                       slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.037ns (21.374%)  route 0.136ns (78.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.997ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.587ns, distribution 0.624ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.136     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.211     6.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                                       clock pessimism             -4.285     2.712    
                  SLICE_X122Y270       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                                   -0.020     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.692    
                                       arrival time                           2.824    
  ---------------------------------------------------------------------------------
                                       slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.037ns (21.374%)  route 0.136ns (78.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.997ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.587ns, distribution 0.624ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.136     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.211     6.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                                       clock pessimism             -4.285     2.712    
                  SLICE_X122Y270       FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                                   -0.020     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.692    
                                       arrival time                           2.824    
  ---------------------------------------------------------------------------------
                                       slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.037ns (21.374%)  route 0.136ns (78.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.997ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.587ns, distribution 0.624ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.136     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.211     6.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                                       clock pessimism             -4.285     2.712    
                  SLICE_X122Y270       FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                                   -0.020     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.692    
                                       arrival time                           2.824    
  ---------------------------------------------------------------------------------
                                       slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.037ns (21.374%)  route 0.136ns (78.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.997ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    4.285ns
  Clock Net Delay (Source):      1.063ns (routing 0.527ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.587ns, distribution 0.624ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.063     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLICE_X121Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y270       FDPE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                                       net (fo=18, routed)          0.136     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    Routing       SLICE_X122Y270       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.211     6.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
                  SLICE_X122Y270       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                                       clock pessimism             -4.285     2.712    
                  SLICE_X122Y270       FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                                   -0.020     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.692    
                                       arrival time                           2.824    
  ---------------------------------------------------------------------------------
                                       slack                                  0.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.079ns (6.502%)  route 1.136ns (93.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 17.369 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.491ns, distribution 0.790ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.136     4.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X122Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.281    17.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                                       clock pessimism             -0.337    17.032    
                                       clock uncertainty           -0.061    16.971    
                  SLICE_X122Y263       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                                   -0.066    16.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         16.905    
                                       arrival time                          -4.994    
  ---------------------------------------------------------------------------------
                                       slack                                 11.911    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.079ns (6.529%)  route 1.131ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 17.375 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.491ns, distribution 0.796ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.131     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.287    17.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                                       clock pessimism             -0.337    17.038    
                                       clock uncertainty           -0.061    16.977    
                  SLICE_X126Y263       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                                   -0.066    16.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         16.911    
                                       arrival time                          -4.989    
  ---------------------------------------------------------------------------------
                                       slack                                 11.922    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 17.373 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.491ns, distribution 0.794ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.129     4.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.285    17.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                                       clock pessimism             -0.337    17.036    
                                       clock uncertainty           -0.061    16.975    
                  SLICE_X126Y264       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                                   -0.066    16.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         16.909    
                                       arrival time                          -4.987    
  ---------------------------------------------------------------------------------
                                       slack                                 11.922    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 17.373 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.491ns, distribution 0.794ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.129     4.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.285    17.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                                       clock pessimism             -0.337    17.036    
                                       clock uncertainty           -0.061    16.975    
                  SLICE_X126Y264       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                                   -0.066    16.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         16.909    
                                       arrival time                          -4.987    
  ---------------------------------------------------------------------------------
                                       slack                                 11.922    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 17.373 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.491ns, distribution 0.794ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.129     4.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.285    17.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                                       clock pessimism             -0.337    17.036    
                                       clock uncertainty           -0.061    16.975    
                  SLICE_X126Y264       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                                   -0.066    16.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         16.909    
                                       arrival time                          -4.987    
  ---------------------------------------------------------------------------------
                                       slack                                 11.922    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 17.373 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.491ns, distribution 0.794ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.129     4.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.285    17.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                                       clock pessimism             -0.337    17.036    
                                       clock uncertainty           -0.061    16.975    
                  SLICE_X126Y264       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                                   -0.066    16.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         16.909    
                                       arrival time                          -4.987    
  ---------------------------------------------------------------------------------
                                       slack                                 11.922    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.079ns (6.545%)  route 1.128ns (93.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 17.374 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.491ns, distribution 0.795ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.128     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.286    17.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                                       clock pessimism             -0.337    17.037    
                                       clock uncertainty           -0.061    16.976    
                  SLICE_X126Y263       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                                   -0.066    16.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  ---------------------------------------------------------------------------------
                                       required time                         16.910    
                                       arrival time                          -4.986    
  ---------------------------------------------------------------------------------
                                       slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.079ns (6.545%)  route 1.128ns (93.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 17.374 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.491ns, distribution 0.795ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.128     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.286    17.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                                       clock pessimism             -0.337    17.037    
                                       clock uncertainty           -0.061    16.976    
                  SLICE_X126Y263       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                                   -0.066    16.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         16.910    
                                       arrival time                          -4.986    
  ---------------------------------------------------------------------------------
                                       slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.079ns (6.545%)  route 1.128ns (93.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 17.374 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.491ns, distribution 0.795ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.128     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.286    17.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                                       clock pessimism             -0.337    17.037    
                                       clock uncertainty           -0.061    16.976    
                  SLICE_X126Y263       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                                   -0.066    16.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  ---------------------------------------------------------------------------------
                                       required time                         16.910    
                                       arrival time                          -4.986    
  ---------------------------------------------------------------------------------
                                       slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.079ns (6.545%)  route 1.128ns (93.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 17.374 - 13.328 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.491ns, distribution 0.795ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.128     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    Routing       SLICE_X126Y263       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                   13.328    13.328 r  
                  AY37                                              0.000    13.328 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079    13.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609    14.016 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040    14.056    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000    14.056 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287    14.343    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    14.367 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860    15.227    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630    15.857 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207    16.064    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024    16.088 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.286    17.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y263       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                                       clock pessimism             -0.337    17.037    
                                       clock uncertainty           -0.061    16.976    
                  SLICE_X126Y263       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                                   -0.066    16.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  ---------------------------------------------------------------------------------
                                       required time                         16.910    
                                       arrival time                          -4.986    
  ---------------------------------------------------------------------------------
                                       slack                                 11.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.393%)  route 0.071ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.335ns, distribution 0.581ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.071     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X123Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.916     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                                       clock pessimism              0.163     2.417    
                  SLICE_X123Y264       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                                   -0.020     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.397    
                                       arrival time                           2.515    
  ---------------------------------------------------------------------------------
                                       slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.335ns, distribution 0.585ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.078     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X122Y264       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.920     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                                       clock pessimism              0.163     2.421    
                  SLICE_X122Y264       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                                   -0.020     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.401    
                                       arrival time                           2.522    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.279%)  route 0.078ns (66.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.810ns (routing 0.301ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.335ns, distribution 0.585ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.810     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y264       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                                       net (fo=12, routed)          0.078     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    Routing       SLICE_X122Y264       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.920     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                  SLR Crossing[0->1]   
                  SLICE_X122Y264       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                                       clock pessimism              0.163     2.421    
                  SLICE_X122Y264       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                                   -0.020     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.401    
                                       arrival time                           2.522    
  ---------------------------------------------------------------------------------
                                       slack                                  0.122    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout0
  To Clock:  SYSCLK0_300_P

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/PRE
                            (recovery check against rising-edge clock SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.716ns  (logic 0.081ns (11.316%)  route 0.635ns (88.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.241     3.582    c0_ddr4_ui_clk
                  SLICE_X119Y184       FDRE                                         r  sys_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X119Y184       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.081     3.663 f  sys_rst_reg/Q
                                       net (fo=15, routed)          0.635     4.298    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/sys_rst
    Placement     SLICE_X117Y188       FDPE                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.003     2.042    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/PRE
                            (recovery check against rising-edge clock SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.716ns  (logic 0.081ns (11.316%)  route 0.635ns (88.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.241     3.582    c0_ddr4_ui_clk
                  SLICE_X119Y184       FDRE                                         r  sys_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X119Y184       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.081     3.663 f  sys_rst_reg/Q
                                       net (fo=15, routed)          0.635     4.298    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/sys_rst
    Placement     SLICE_X117Y188       FDPE                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.003     2.042    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/PRE
                            (removal check against rising-edge clock SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.040ns (11.622%)  route 0.304ns (88.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.696     2.297    c0_ddr4_ui_clk
                  SLICE_X119Y184       FDRE                                         r  sys_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X119Y184       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.040     2.337 f  sys_rst_reg/Q
                                       net (fo=15, routed)          0.304     2.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/sys_rst
    Placement     SLICE_X117Y188       FDPE                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.746     1.587    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/PRE
                            (removal check against rising-edge clock SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.040ns (11.622%)  route 0.304ns (88.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.696     2.297    c0_ddr4_ui_clk
                  SLICE_X119Y184       FDRE                                         r  sys_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    New           SLICE_X119Y184       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                                    0.040     2.337 f  sys_rst_reg/Q
                                       net (fo=15, routed)          0.304     2.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/sys_rst
    Placement     SLICE_X117Y188       FDPE                                         f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.746     1.587    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X117Y188       FDPE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.310ns  (logic 0.079ns (6.031%)  route 1.231ns (93.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.877ns, distribution 0.852ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.231     5.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    Routing       SLICE_X122Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.729     3.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLICE_X122Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.231ns  (logic 0.079ns (6.417%)  route 1.152ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.877ns, distribution 0.817ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.152     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.694     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.228ns  (logic 0.079ns (6.433%)  route 1.149ns (93.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.447ns (routing 0.540ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.877ns, distribution 0.816ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.236     2.304    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.447     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.079     3.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                                       net (fo=176, routed)         1.149     5.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    Routing       SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.693     3.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.970ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.806ns (routing 0.301ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.587ns, distribution 0.597ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.806     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y267       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y267       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.040     2.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                                       net (fo=1, routed)           0.079     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    Routing       SLICE_X127Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.184     6.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
                  SLICE_X127Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.958ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.809ns (routing 0.301ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.587ns, distribution 0.585ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.809     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
                  SLR Crossing[0->1]   
                  SLICE_X131Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X131Y268       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.040     2.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                                       net (fo=1, routed)           0.079     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    Routing       SLICE_X131Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.172     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
                  SLICE_X131Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.805ns (routing 0.301ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.587ns, distribution 0.618ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.805     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y267       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y267       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                                       net (fo=1, routed)           0.085     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    Routing       SLICE_X126Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.205     6.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
                  SLICE_X126Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.000ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.808ns (routing 0.301ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.587ns, distribution 0.627ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.808     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y243       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y243       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.041     2.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                                       net (fo=1, routed)           0.080     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    Routing       SLICE_X125Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.214     7.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
                  SLICE_X125Y242       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.961ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.813ns (routing 0.301ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.587ns, distribution 0.588ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.813     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
                  SLR Crossing[0->1]   
                  SLICE_X130Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X130Y268       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.040     2.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                                       net (fo=1, routed)           0.079     2.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    Routing       SLICE_X130Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.175     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
                  SLICE_X130Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.811ns (routing 0.301ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.587ns, distribution 0.616ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.811     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
                  SLR Crossing[0->1]   
                  SLICE_X126Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y265       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     2.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                                       net (fo=1, routed)           0.085     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    Routing       SLICE_X126Y266       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.203     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
                  SLICE_X126Y266       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.326%)  route 0.099ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.797ns (routing 0.301ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.587ns, distribution 0.625ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.797     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y268       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                                       net (fo=20, routed)          0.099     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    Routing       SLICE_X123Y268       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.212     6.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
                  SLICE_X123Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.326%)  route 0.099ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.797ns (routing 0.301ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.587ns, distribution 0.625ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.797     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y268       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                                       net (fo=20, routed)          0.099     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    Routing       SLICE_X123Y268       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.212     6.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
                  SLICE_X123Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.326%)  route 0.099ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.797ns (routing 0.301ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.587ns, distribution 0.625ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.797     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y268       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                                       net (fo=20, routed)          0.099     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    Routing       SLICE_X123Y268       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.212     6.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
                  SLICE_X123Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.326%)  route 0.099ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.797ns (routing 0.301ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.587ns, distribution 0.625ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.797     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y268       FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.039     2.431 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                                       net (fo=20, routed)          0.099     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    Routing       SLICE_X123Y268       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.212     6.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
                  SLICE_X123Y268       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK0_300_P
  To Clock:  mmcm_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.308ns  (logic 0.080ns (25.971%)  route 0.228ns (74.029%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.200ns (routing 0.170ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.200     2.421    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y193       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.080     2.501 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/Q
                                       net (fo=2, routed)           0.228     2.729    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div
    Routing       SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.215     2.744    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.768 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.076     3.844    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk
                  SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.307%)  route 0.090ns (69.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.108ns, distribution 0.685ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.682     1.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y193       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     1.386 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/Q
                                       net (fo=2, routed)           0.090     1.476    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div
    Routing       SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.793     2.137    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/div_clk
                  SLICE_X126Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_div_sync_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Max Delay             0 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.076ns  (logic 0.038ns (50.000%)  route 0.038ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.774ns (routing 0.301ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.774     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_CFF_SLICEM_C_Q)
                                                                    0.038     2.407 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/Q
                                       net (fo=1, routed)           0.038     2.445    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[8]
    Routing       SLICE_X122Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.791     2.135    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/div_clk
                  SLICE_X122Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.765ns (routing 0.301ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.765     2.360    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y192       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                                    0.040     2.400 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/Q
                                       net (fo=1, routed)           0.055     2.455    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[2]
    Routing       SLICE_X123Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.798     2.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/div_clk
                  SLICE_X123Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.761ns (routing 0.301ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.761     2.356    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X121Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y201       FDRE (Prop_GFF_SLICEM_C_Q)
                                                                    0.039     2.395 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_cptd_sclk_reg/Q
                                       net (fo=1, routed)           0.064     2.459    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]_0[0]
    Routing       SLICE_X121Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.782     2.126    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/div_clk
                  SLICE_X121Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_cptd_sync/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.769ns (routing 0.301ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.769     2.364    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y190       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.040     2.404 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/Q
                                       net (fo=1, routed)           0.058     2.462    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[1]
    Routing       SLICE_X123Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.798     2.142    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/div_clk
                  SLICE_X123Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.762ns (routing 0.301ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.762     2.357    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y204       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y204       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.039     2.396 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[14]/Q
                                       net (fo=1, routed)           0.082     2.478    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[14]
    Routing       SLICE_X122Y205       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.795     2.139    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/div_clk
                  SLICE_X122Y205       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[14].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.774ns (routing 0.301ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.108ns, distribution 0.685ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.774     2.369    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.039     2.408 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                                       net (fo=1, routed)           0.071     2.479    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    Routing       SLICE_X122Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.793     2.137    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/div_clk
                  SLICE_X122Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.769ns (routing 0.301ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.108ns, distribution 0.685ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.769     2.364    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y190       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.403 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/Q
                                       net (fo=1, routed)           0.079     2.482    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[7]
    Routing       SLICE_X123Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.793     2.137    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/div_clk
                  SLICE_X123Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.768ns (routing 0.301ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.768     2.363    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y201       FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.402 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                                       net (fo=1, routed)           0.081     2.483    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    Routing       SLICE_X122Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.792     2.136    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/div_clk
                  SLICE_X122Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.761ns (routing 0.301ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.761     2.356    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X121Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y201       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.039     2.395 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                                       net (fo=1, routed)           0.092     2.487    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    Routing       SLICE_X121Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.782     2.126    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/div_clk
                  SLICE_X121Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.768ns (routing 0.301ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.108ns, distribution 0.682ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.140     1.578    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.595 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.768     2.363    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/CLK
                  SLICE_X123Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y201       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.040     2.403 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[12]/Q
                                       net (fo=1, routed)           0.086     2.489    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[12]
    Routing       SLICE_X123Y205       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.790     2.134    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/div_clk
                  SLICE_X123Y205       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[12].sync_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Max Delay             0 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.653     2.264    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y77        FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.039     2.303 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[1]/Q
                                       net (fo=2, routed)           0.055     2.358    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/phy2clb_phy_rdy_upp_riuclk[1]
    Routing       SLICE_X117Y76        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.754     2.098    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/div_clk
                  SLICE_X117Y76        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.200%)  route 0.058ns (59.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.653     2.264    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y77        FDRE (Prop_HFF_SLICEL_C_Q)
                                                                    0.039     2.303 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[3]/Q
                                       net (fo=2, routed)           0.058     2.361    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/phy2clb_phy_rdy_upp_riuclk[3]
    Routing       SLICE_X117Y76        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.758     2.102    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/div_clk
                  SLICE_X117Y76        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[3].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.211%)  route 0.065ns (61.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.656ns (routing 0.096ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.656     2.267    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y71        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y71        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.307 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[0]/Q
                                       net (fo=2, routed)           0.065     2.372    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/phy2clb_phy_rdy_upp_riuclk[0]
    Routing       SLICE_X117Y73        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.751     2.095    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/div_clk
                  SLICE_X117Y73        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.367%)  route 0.069ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.661     2.272    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X118Y177       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X118Y177       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.038     2.310 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[6]/Q
                                       net (fo=2, routed)           0.069     2.380    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/phy2clb_fixdly_rdy_upp_riuclk[6]
    Placement     SLICE_X118Y178       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.759     2.103    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/div_clk
                  SLICE_X118Y178       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[6].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_low_riuclk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.657     2.268    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y65        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_low_riuclk_int_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y65        FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039     2.307 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_low_riuclk_int_reg[0]/Q
                                       net (fo=2, routed)           0.079     2.386    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/phy2clb_fixdly_rdy_low_riuclk[0]
    Routing       SLICE_X117Y65        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.753     2.097    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/div_clk
                  SLICE_X117Y65        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.653     2.264    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y77        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.304 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[2]/Q
                                       net (fo=2, routed)           0.082     2.386    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/phy2clb_fixdly_rdy_upp_riuclk[2]
    Routing       SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.746     2.090    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/div_clk
                  SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_low_riuclk_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.925%)  route 0.059ns (60.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.678     2.289    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y183       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_low_riuclk_int_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X117Y183       FDRE (Prop_AFF_SLICEL_C_Q)
                                                                    0.039     2.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_low_riuclk_int_reg[9]/Q
                                       net (fo=2, routed)           0.059     2.387    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/phy2clb_fixdly_rdy_low_riuclk[9]
    Placement     SLICE_X117Y183       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.781     2.125    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/div_clk
                  SLICE_X117Y183       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[9].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.428%)  route 0.085ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.653     2.264    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y77        FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.039     2.303 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_fixdly_rdy_upp_riuclk_int_reg[3]/Q
                                       net (fo=2, routed)           0.085     2.388    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/phy2clb_fixdly_rdy_upp_riuclk[3]
    Routing       SLICE_X118Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.764     2.108    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/div_clk
                  SLICE_X118Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[3].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.632%)  route 0.058ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.679     2.290    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y236       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y236       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.330 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[11]/Q
                                       net (fo=2, routed)           0.058     2.389    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/phy2clb_phy_rdy_upp_riuclk[11]
    Routing       SLICE_X117Y235       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.770     2.114    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/div_clk
                  SLICE_X117Y235       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[11].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.603%)  route 0.087ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.653ns (routing 0.096ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.653     2.264    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y77        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.040     2.304 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/phy2clb_phy_rdy_upp_riuclk_int_reg[2]/Q
                                       net (fo=2, routed)           0.087     2.391    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/phy2clb_phy_rdy_upp_riuclk[2]
    Routing       SLICE_X118Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.166     1.325    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.764     2.108    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/div_clk
                  SLICE_X118Y77        FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.077ns (5.946%)  route 1.218ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        -4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns
    Source Clock Delay      (SCD):    8.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.909ns (routing 0.965ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.491ns, distribution 0.795ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.909     8.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y267       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y267       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.077     8.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                                       net (fo=29, routed)          1.218     9.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    Routing       SLICE_X128Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.286     4.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
                  SLR Crossing[0->1]   
                  SLICE_X128Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.292ns (40.110%)  route 0.436ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        -4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    8.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.987ns (routing 0.965ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.491ns, distribution 0.796ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.987     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                  SLICE_X122Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y242       RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                                    0.292     8.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                                       net (fo=1, routed)           0.436     9.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    Routing       SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.287     4.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.287ns (41.474%)  route 0.405ns (58.526%))
  Logic Levels:           0  
  Clock Path Skew:        -4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    8.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.987ns (routing 0.965ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.491ns, distribution 0.798ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.987     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                  SLICE_X122Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y242       RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                                    0.287     8.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                                       net (fo=1, routed)           0.405     9.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    Routing       SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.289     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.288ns (43.769%)  route 0.370ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        -4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    8.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.987ns (routing 0.965ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.491ns, distribution 0.796ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.987     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                  SLICE_X122Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y242       RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                                    0.288     8.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                                       net (fo=1, routed)           0.370     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    Routing       SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.287     4.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.079ns (11.564%)  route 0.604ns (88.436%))
  Logic Levels:           0  
  Clock Path Skew:        -4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns
    Source Clock Delay      (SCD):    8.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.948ns (routing 0.965ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.491ns, distribution 0.794ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.948     8.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLICE_X122Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y262       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.079     8.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                                       net (fo=20, routed)          0.604     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    Routing       SLICE_X125Y240       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.285     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.079ns (11.564%)  route 0.604ns (88.436%))
  Logic Levels:           0  
  Clock Path Skew:        -4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns
    Source Clock Delay      (SCD):    8.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.948ns (routing 0.965ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.491ns, distribution 0.794ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.948     8.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                  SLICE_X122Y262       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y262       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.079     8.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                                       net (fo=20, routed)          0.604     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    Routing       SLICE_X125Y240       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.285     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X125Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.301ns (47.105%)  route 0.338ns (52.895%))
  Logic Levels:           0  
  Clock Path Skew:        -4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    8.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.987ns (routing 0.965ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.491ns, distribution 0.798ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.987     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                  SLICE_X122Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y242       RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                                    0.301     8.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                                       net (fo=1, routed)           0.338     9.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    Routing       SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.289     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.295ns (47.658%)  route 0.324ns (52.342%))
  Logic Levels:           0  
  Clock Path Skew:        -4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    8.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.987ns (routing 0.965ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.491ns, distribution 0.798ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.987     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                  SLICE_X122Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y242       RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                                    0.295     8.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                                       net (fo=1, routed)           0.324     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    Routing       SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.289     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.077ns (11.421%)  route 0.597ns (88.579%))
  Logic Levels:           0  
  Clock Path Skew:        -4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    8.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.912ns (routing 0.965ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.491ns, distribution 0.808ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.912     8.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y265       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y265       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                                    0.077     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                                       net (fo=2, routed)           0.597     9.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    Routing       SLICE_X129Y266       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.299     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
                  SLR Crossing[0->1]   
                  SLICE_X129Y266       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.288ns (49.147%)  route 0.298ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        -4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    8.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.987ns (routing 0.965ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.491ns, distribution 0.796ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           2.150     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.987     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                  SLICE_X122Y242       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y242       RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                                    0.288     8.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                                       net (fo=1, routed)           0.298     9.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    Routing       SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.207     2.736    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.760 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         1.287     4.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y242       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.338%)  route 0.058ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.050ns (routing 0.527ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.335ns, distribution 0.576ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.050     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y269       FDRE (Prop_GFF_SLICEL_C_Q)
                                                                    0.039     2.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                                       net (fo=3, routed)           0.058     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    Routing       SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.911     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.054ns (routing 0.527ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.335ns, distribution 0.594ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.054     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y264       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.039     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                                       net (fo=2, routed)           0.064     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    Routing       SLICE_X128Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.929     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
                  SLR Crossing[0->1]   
                  SLICE_X128Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.212%)  route 0.069ns (63.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.054ns (routing 0.527ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.335ns, distribution 0.588ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.054     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y264       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                                    0.039     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                                       net (fo=2, routed)           0.069     2.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    Routing       SLICE_X127Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.923     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.047ns (routing 0.527ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.335ns, distribution 0.590ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.047     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
                  SLICE_X129Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y268       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                                       net (fo=2, routed)           0.076     2.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    Routing       SLICE_X129Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.925     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
                  SLR Crossing[0->1]   
                  SLICE_X129Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.645%)  route 0.072ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.053ns (routing 0.527ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.335ns, distribution 0.594ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.053     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y264       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.038     2.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                                       net (fo=2, routed)           0.072     2.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    Routing       SLICE_X128Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.929     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
                  SLR Crossing[0->1]   
                  SLICE_X128Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.879%)  route 0.075ns (65.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.054ns (routing 0.527ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.335ns, distribution 0.588ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.054     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
                  SLICE_X128Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y264       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                                    0.040     2.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                                       net (fo=2, routed)           0.075     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    Routing       SLICE_X127Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.923     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y264       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.047ns (routing 0.527ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.335ns, distribution 0.591ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.047     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
                  SLICE_X129Y268       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y268       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     2.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                                       net (fo=2, routed)           0.085     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    Routing       SLICE_X129Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.926     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
                  SLR Crossing[0->1]   
                  SLICE_X129Y269       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.964%)  route 0.061ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.073ns (routing 0.527ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.335ns, distribution 0.579ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.073     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
                  SLICE_X123Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y263       FDRE (Prop_FFF_SLICEL_C_Q)
                                                                    0.039     2.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                                       net (fo=2, routed)           0.061     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    Routing       SLICE_X123Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.914     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.604%)  route 0.083ns (67.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.051ns (routing 0.527ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.335ns, distribution 0.583ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.051     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
                  SLICE_X127Y267       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y267       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.040     2.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                                       net (fo=6, routed)           0.083     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    Routing       SLICE_X127Y266       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.918     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
                  SLR Crossing[0->1]   
                  SLICE_X127Y266       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.211%)  route 0.065ns (61.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.070ns (routing 0.527ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.335ns, distribution 0.579ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.106     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.070     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
                  SLICE_X123Y263       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y263       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                                    0.040     2.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                                       net (fo=2, routed)           0.065     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    Routing       SLICE_X123Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.914     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
                  SLR Crossing[0->1]   
                  SLICE_X123Y261       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Max Delay             0 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.037ns (32.174%)  route 0.078ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.335ns, distribution 0.539ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.037     2.329 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                                       net (fo=1, routed)           0.078     2.407    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    Routing       SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.874     2.211    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.335ns, distribution 0.544ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.039     2.331 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                                       net (fo=1, routed)           0.084     2.415    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    Routing       SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.879     2.216    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.697ns (routing 0.096ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.335ns, distribution 0.532ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.697     2.298    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X123Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y194       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039     2.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                                       net (fo=1, routed)           0.079     2.416    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    Routing       SLICE_X123Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.867     2.204    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.697ns (routing 0.096ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.335ns, distribution 0.536ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.697     2.298    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y194       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.039     2.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                                       net (fo=1, routed)           0.080     2.417    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    Routing       SLICE_X123Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.871     2.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y195       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.335ns, distribution 0.544ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                                    0.040     2.332 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                                       net (fo=1, routed)           0.092     2.424    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    Routing       SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.879     2.216    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.335ns, distribution 0.535ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_GFF_SLICEM_C_Q)
                                                                    0.039     2.331 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                                       net (fo=1, routed)           0.098     2.429    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    Routing       SLICE_X123Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.870     2.207    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y197       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.700ns (routing 0.096ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.335ns, distribution 0.533ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.700     2.301    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y192       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.039     2.340 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                                       net (fo=1, routed)           0.091     2.431    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    Routing       SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.868     2.205    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.761%)  route 0.104ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.335ns, distribution 0.534ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.038     2.330 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                                       net (fo=1, routed)           0.104     2.434    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    Routing       SLICE_X123Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.869     2.206    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.335ns, distribution 0.543ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y196       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.039     2.331 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                                       net (fo=1, routed)           0.110     2.441    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    Routing       SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.878     2.215    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/CLK
                  SLICE_X123Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.257%)  route 0.144ns (78.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.335ns, distribution 0.533ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.694     2.295    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/div_clk
                  SLICE_X122Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X122Y198       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                                    0.039     2.334 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                                       net (fo=2, routed)           0.144     2.478    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    Routing       SLICE_X123Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout5 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                                       net (fo=1, routed)           0.159     1.318    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout5
                  BUFGCE_X0Y48                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
                  BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
                  X4Y3 (CLOCK_ROOT)    net (fo=568, routed)         0.868     2.205    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/CLK
                  SLICE_X123Y200       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK0_300_P
  To Clock:  mmcm_clkout6

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.080ns (15.903%)  route 0.423ns (84.097%))
  Logic Levels:           0  
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.200ns (routing 0.170ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.155ns, distribution 0.947ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.200     2.421    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y193       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.080     2.501 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/Q
                                       net (fo=2, routed)           0.423     2.924    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div
    Routing       SLICE_X128Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.102     3.882    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk
                  SLICE_X128Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.297ns  (logic 0.080ns (26.936%)  route 0.217ns (73.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.202ns (routing 0.170ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.202     2.423    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y189       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.080     2.503 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/Q
                                       net (fo=1, routed)           0.217     2.720    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb
    Routing       SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.083     3.863    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk
                  SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.683     1.348    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y189       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     1.387 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/Q
                                       net (fo=1, routed)           0.085     1.472    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb
    Routing       SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.798     2.153    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk
                  SLICE_X126Y190       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_sync_r_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.039ns (16.689%)  route 0.195ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.108ns, distribution 0.703ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.682     1.347    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y193       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.039     1.386 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/Q
                                       net (fo=2, routed)           0.195     1.581    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div
    Routing       SLICE_X128Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.811     2.166    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk
                  SLICE_X128Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_riu_sync_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Max Delay             0 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.691     2.292    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X128Y177       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y177       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                                    0.041     2.333 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[20]/Q
                                       net (fo=1, routed)           0.063     2.396    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[20]
    Routing       SLICE_X128Y179       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.782     2.137    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X128Y179       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[20].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.705ns (routing 0.096ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.108ns, distribution 0.697ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.705     2.306    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/div_clk
                  SLICE_X128Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/rst_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y198       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.038     2.344 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/rst_r1_reg/Q
                                       net (fo=1, routed)           0.060     2.404    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_fab_rst_sync/D[0]
    Routing       SLICE_X128Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.805     2.160    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_fab_rst_sync/CLK
                  SLICE_X128Y198       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_fab_rst_sync/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.697ns (routing 0.096ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.108ns, distribution 0.681ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.697     2.298    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X125Y184       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y184       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.039     2.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/Q
                                       net (fo=1, routed)           0.076     2.413    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[5]
    Routing       SLICE_X125Y184       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.789     2.144    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X125Y184       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    2.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.676     2.277    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X126Y177       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X126Y177       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.039     2.316 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/Q
                                       net (fo=1, routed)           0.099     2.415    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[8]
    Routing       SLICE_X126Y182       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.800     2.155    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X126Y182       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/en_vtc_in_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.108ns, distribution 0.682ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.696     2.297    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/div_clk
                  SLICE_X121Y187       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/en_vtc_in_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X121Y187       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                                    0.039     2.336 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/en_vtc_in_reg/Q
                                       net (fo=1, routed)           0.084     2.420    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_en_vtc_sync/D[0]
    Routing       SLICE_X121Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.790     2.145    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_en_vtc_sync/CLK
                  SLICE_X121Y185       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_en_vtc_sync/SYNC[0].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.696ns (routing 0.096ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.696     2.297    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X125Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X125Y189       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                                    0.040     2.337 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/Q
                                       net (fo=1, routed)           0.085     2.422    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[6]
    Routing       SLICE_X125Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.788     2.143    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X125Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.707ns (routing 0.096ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.108ns, distribution 0.703ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.707     2.308    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X128Y191       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X128Y191       FDRE (Prop_HFF_SLICEM_C_Q)
                                                                    0.039     2.347 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[27]/Q
                                       net (fo=1, routed)           0.086     2.433    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[27]
    Routing       SLICE_X128Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.811     2.166    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X128Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[27].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.707ns (routing 0.096ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.108ns, distribution 0.693ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.707     2.308    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X127Y182       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y182       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.039     2.347 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/Q
                                       net (fo=1, routed)           0.090     2.437    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[9]
    Routing       SLICE_X127Y182       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.801     2.156    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X127Y182       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.692ns (routing 0.096ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.692     2.293    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X123Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X123Y180       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                                    0.040     2.333 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[4]/Q
                                       net (fo=1, routed)           0.105     2.438    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[4]
    Routing       SLICE_X123Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.791     2.146    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X123Y180       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[4].sync_reg_reg[0]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.108ns, distribution 0.706ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.715     2.316    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/div_clk
                  SLICE_X129Y186       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X129Y186       FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.039     2.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[16]/Q
                                       net (fo=1, routed)           0.084     2.439    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[16]
    Routing       SLICE_X129Y186       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.814     2.169    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/CLK
                  SLICE_X129Y186       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[16].sync_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Max Delay             2 Endpoints
Min Delay           530 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_logic_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.079ns (8.112%)  route 0.895ns (91.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.171ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.251     3.609    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/c0_riu_clk
                  SLICE_X127Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_logic_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X127Y201       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.079     3.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_mb_logic_r1_reg/Q
                                       net (fo=5, routed)           0.895     4.583    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    Routing       SLICE_X136Y211       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.084     3.864    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
                  SLICE_X136Y211       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.306ns  (logic 0.081ns (26.471%)  route 0.225ns (73.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.255ns (routing 0.171ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.155ns, distribution 0.934ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.262     2.330    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.358 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.255     3.613    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/slowest_sync_clk
                  SLICE_X140Y214       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X140Y214       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.081     3.694 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q
                                       net (fo=1, routed)           0.225     3.919    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    Routing       SLICE_X141Y213       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.860     1.899    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.630     2.529 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.227     2.756    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     2.780 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        1.089     3.869    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
                  SLICE_X141Y213       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.708ns (routing 0.096ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.108ns, distribution 0.695ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.708     2.319    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/slowest_sync_clk
                  SLICE_X140Y214       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X140Y214       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.359 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q
                                       net (fo=1, routed)           0.090     2.449    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    Routing       SLICE_X141Y213       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.803     2.158    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
                  SLICE_X141Y213       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[10]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.913%)  route 0.318ns (89.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.108ns, distribution 0.735ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.685     2.296    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y184       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[138]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y184       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039     2.335 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[138]/Q
                                       net (fo=24, routed)          0.318     2.653    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_2[10]
    Routing       BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[10]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.843     2.198    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y24
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[10]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.913%)  route 0.318ns (89.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.685ns (routing 0.096ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.685     2.296    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y184       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[138]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y184       FDRE (Prop_EFF_SLICEL_C_Q)
                                                                    0.039     2.335 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[138]/Q
                                       net (fo=24, routed)          0.318     2.653    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_4[10]
    Routing       BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[10]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.851     2.206    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y25
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[4]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.040ns (10.467%)  route 0.342ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.108ns, distribution 0.730ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.678     2.289    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y196       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.329 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/Q
                                       net (fo=24, routed)          0.342     2.671    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_1[4]
    Routing       BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.838     2.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[4]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.040ns (10.439%)  route 0.343ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.108ns, distribution 0.726ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.678     2.289    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y196       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.329 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/Q
                                       net (fo=24, routed)          0.343     2.672    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_3[4]
    Routing       BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.834     2.189    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[7]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.040ns (9.313%)  route 0.390ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.108ns, distribution 0.730ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.683     2.294    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[135]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y194       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.334 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[135]/Q
                                       net (fo=24, routed)          0.390     2.723    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_1[7]
    Routing       BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.838     2.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[7]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.040ns (9.313%)  route 0.390ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.108ns, distribution 0.726ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.683     2.294    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y194       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[135]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y194       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.334 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[135]/Q
                                       net (fo=24, routed)          0.390     2.723    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_3[7]
    Routing       BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.834     2.189    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[14]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.038ns (8.609%)  route 0.403ns (91.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.108ns, distribution 0.730ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.679     2.290    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X118Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[142]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y201       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.038     2.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[142]/Q
                                       net (fo=24, routed)          0.403     2.732    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_1[14]
    Routing       BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.838     2.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y26
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[14]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.038ns (8.609%)  route 0.403ns (91.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.679ns (routing 0.096ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.834ns (routing 0.108ns, distribution 0.726ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.679     2.290    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X118Y201       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[142]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X118Y201       FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.038     2.328 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[142]/Q
                                       net (fo=24, routed)          0.403     2.732    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control_3[14]
    Routing       BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.834     2.189    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y27
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[4]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.040ns (8.858%)  route 0.412ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.156     1.594    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.611 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.678     2.289    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
                  SLICE_X117Y196       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X117Y196       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                                    0.040     2.329 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[132]/Q
                                       net (fo=24, routed)          0.412     2.741    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control_1[4]
    Routing       BITSLICE_CONTROL_X0Y28
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_WR_DATA[4]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock mmcm_clkout6 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.613     1.454    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                                   -0.295     1.159 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                                       net (fo=1, routed)           0.177     1.336    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout6
                  BUFGCE_X0Y52                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                  BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     1.355 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=1761, routed)        0.830     2.185    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
                  BITSLICE_CONTROL_X0Y28
                                       BITSLICE_CONTROL                             r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkout0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            c0_ddr4_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.928ns (30.249%)  route 2.139ns (69.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      1.221ns (routing 0.171ns, distribution 1.050ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.720     0.820 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.870    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.870 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.323     1.193    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     1.221 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.974     2.195    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                   -0.127     2.068 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.245     2.313    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.028     2.341 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       1.221     3.562    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X119Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y192       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.081     3.643 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                                       net (fo=1, routed)           2.139     5.782    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/cal_RESET_n[0]
    Routing       AU31                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/OBUF_reset_n/I
    Routing       AU31                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                                    0.847     6.629 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/OBUF_reset_n/O
                                       net (fo=0)                   0.000     6.629    c0_ddr4_reset_n
                  AU31                                                              r  c0_ddr4_reset_n (OUT)
  ---------------------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            c0_ddr4_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.470ns  (logic 0.461ns (31.371%)  route 1.009ns (68.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.072ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock mmcm_clkout0 rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.385     0.464 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.504    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.504 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.144     0.648    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     0.665 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                                       net (fo=18, routed)          0.543     1.208    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clk_in
                  MMCM_X0Y2                                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                  MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                                    0.230     1.438 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.146     1.584    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_clkout0
                  BUFGCE_X0Y49                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                  BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.017     1.601 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                  X4Y2 (CLOCK_ROOT)    net (fo=23098, routed)       0.687     2.288    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                  SLICE_X119Y192       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X119Y192       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                                    0.041     2.329 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                                       net (fo=1, routed)           1.009     3.338    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/cal_RESET_n[0]
    Routing       AU31                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/OBUF_reset_n/I
    Routing       AU31                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                                    0.420     3.758 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/OBUF_reset_n/O
                                       net (fo=0)                   0.000     3.758    c0_ddr4_reset_n
                  AU31                                                              r  c0_ddr4_reset_n (OUT)
  ---------------------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK0_300_P

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/LOCKED
                            (internal pin)
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.009ns  (logic 0.178ns (8.860%)  route 1.831ns (91.140%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       PLL_X0Y2             PLLE4_ADV                    0.000     0.000 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/LOCKED
                                       net (fo=1, routed)           1.200     1.200    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_lock_i[0]
    Routing       SLICE_X117Y188                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_lock__0/I0
    Placement     SLICE_X117Y188       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                                    0.089     1.289 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_lock__0/O
                                       net (fo=1, routed)           0.084     1.373    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/pll_lock
    Moved         SLICE_X117Y189                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I2
    Moved         SLICE_X117Y189       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                                    0.089     1.462 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                                       net (fo=1, routed)           0.547     2.009    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    Placement     SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.048     2.087    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/LOCKED
                            (internal pin)
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.217ns  (logic 0.148ns (12.164%)  route 1.069ns (87.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/LOCKED
                                       net (fo=3, routed)           0.375     0.375    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_lock
    Moved         SLICE_X117Y189                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I1
    Moved         SLICE_X117Y189       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                                    0.148     0.523 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                                       net (fo=1, routed)           0.694     1.217    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    Placement     SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.079     0.079    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.609     0.688 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.040     0.728    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.728 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.287     1.015    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.039 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          1.050     2.089    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/LOCKED
                            (internal pin)
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.060ns (12.015%)  route 0.439ns (87.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/LOCKED
                                       net (fo=3, routed)           0.188     0.188    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_lock
    Moved         SLICE_X117Y189                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I0
    Moved         SLICE_X117Y189       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.060     0.248 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                                       net (fo=1, routed)           0.251     0.499    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    Placement     SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.778     1.619    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y193       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C

Slack:                    inf
  Source:                 memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/LOCKED
                            (internal pin)
  Destination:            memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK0_300_P  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.059ns (10.703%)  route 0.492ns (89.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.780ns (routing 0.108ns, distribution 0.672ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/LOCKED
                                       net (fo=3, routed)           0.188     0.188    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/mmcm_lock
    Moved         SLICE_X117Y189                                                    f  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I1
    Moved         SLICE_X117Y189       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                                    0.059     0.247 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                                       net (fo=1, routed)           0.304     0.551    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    Placement     SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock SYSCLK0_300_P rise edge)
                                                                    0.000     0.000 r  
                  AY37                                              0.000     0.000 r  SYSCLK0_300_P (IN)
                                       net (fo=0)                   0.100     0.100    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
                  HPIOBDIFFINBUF_X0Y84                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
                  HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                                    0.491     0.591 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                                       net (fo=1, routed)           0.050     0.641    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
                  AY37                                                              r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
                  AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                                    0.000     0.641 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                                       net (fo=2, routed)           0.181     0.822    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                  BUFGCE_X0Y92                                                      r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
                  BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     0.841 r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                  X4Y3 (CLOCK_ROOT)    net (fo=18, routed)          0.780     1.621    memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/lopt
                  SLICE_X126Y189       FDRE                                         r  memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_infrastructure/rst_async_mb_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.580ns  (logic 4.300ns (65.351%)  route 2.280ns (34.649%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.685ns (routing 0.877ns, distribution 0.808ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           2.280     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    Routing       SLICE_X130Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.685     3.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
                  SLICE_X130Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 4.446ns (86.040%)  route 0.721ns (13.960%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.831ns (routing 0.877ns, distribution 0.954ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           0.672     4.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    Routing       SLICE_X215Y350                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/I2
    Routing       SLICE_X215Y350       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                                    0.146     5.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                                       net (fo=1, routed)           0.049     5.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    Routing       SLICE_X215Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.831     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X215Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 4.400ns (86.183%)  route 0.705ns (13.817%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.835ns (routing 0.877ns, distribution 0.958ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           0.646     4.946    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    Routing       SLICE_X214Y350                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/I3
    Routing       SLICE_X214Y350       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                                    0.100     5.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                                       net (fo=1, routed)           0.059     5.105    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    Routing       SLICE_X214Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.835     3.825    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
                  SLICE_X214Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 4.337ns (87.566%)  route 0.616ns (12.434%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.843ns (routing 0.877ns, distribution 0.966ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           0.561     4.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    Routing       SLICE_X217Y350                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/I1
    Routing       SLICE_X217Y350       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                                    0.037     4.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                                       net (fo=1, routed)           0.055     4.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    Routing       SLICE_X217Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.501     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.024     1.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.843     3.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.479ns (62.248%)  route 0.291ns (37.752%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.288ns (routing 0.587ns, distribution 0.701ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           0.272     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    Routing       SLICE_X217Y350                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/I1
    Routing       SLICE_X217Y350       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                                    0.014     0.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                                       net (fo=1, routed)           0.019     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    Routing       SLICE_X217Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.288     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X217Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.506ns (58.565%)  route 0.358ns (41.435%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.283ns (routing 0.587ns, distribution 0.696ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           0.337     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    Routing       SLICE_X214Y350                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/I3
    Routing       SLICE_X214Y350       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                                    0.041     0.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                                       net (fo=1, routed)           0.021     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    Routing       SLICE_X214Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.283     7.069    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
                  SLICE_X214Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.524ns (58.482%)  route 0.372ns (41.518%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.587ns, distribution 0.691ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           0.356     0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    Routing       SLICE_X215Y350                                                    r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/I2
    Routing       SLICE_X215Y350       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                                    0.059     0.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                                       net (fo=1, routed)           0.016     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    Routing       SLICE_X215Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.278     7.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                  SLICE_X215Y350       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.465ns (28.766%)  route 1.152ns (71.234%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.187ns (routing 0.587ns, distribution 0.600ns)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Placement     CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    Routing       CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                                    0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                                       net (fo=4, routed)           1.152     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    Routing       SLICE_X130Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                                    0.000     0.000 r  
                  CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                  CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                                    4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                       net (fo=1, routed)           1.467     5.767    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                  BUFGCE_X0Y128                                                     r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
                  BUFGCE_X0Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                                    0.019     5.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                  X5Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.187     6.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
                  SLICE_X130Y274       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





