// Seed: 3538539122
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output tri0  id_2
);
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_2), .id_2(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wor id_2,
    output supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    output tri id_6,
    input wor id_7,
    output tri1 id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.type_1 = 0;
  tri0 id_10 = 1;
  wire id_11 = id_7;
endmodule
