// Seed: 3039181688
module module_0;
  tri1 id_1 = 1;
  logic [7:0][1] id_2;
  module_2();
  tri id_3 = 1, id_4;
endmodule
module module_1 ();
  initial id_1 = 1'd0;
  module_0();
endmodule
module module_2;
  wire id_1;
  wire id_3;
endmodule
module module_3;
  id_1 :
  assert  property  (  @  (  negedge  1  or  posedge  1 'b0 &&  1 'b0 or  posedge  1  &&  id_1  ?  id_1  :  1  ?  1  :  1 'b0 )  (  ~  1  )  )
    id_1 <= 1;
  module_2();
endmodule
