
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c00  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08006db0  08006db0  00007db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fc8  08006fc8  0000807c  2**0
                  CONTENTS
  4 .ARM          00000008  08006fc8  08006fc8  00007fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fd0  08006fd0  0000807c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fd0  08006fd0  00007fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006fd4  08006fd4  00007fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08006fd8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000807c  2**0
                  CONTENTS
 10 .bss          000002a4  2000007c  2000007c  0000807c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000320  20000320  0000807c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012598  00000000  00000000  000080ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003533  00000000  00000000  0001a644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b0  00000000  00000000  0001db78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb8  00000000  00000000  0001ec28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258ca  00000000  00000000  0001f8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017924  00000000  00000000  000451aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7fe1  00000000  00000000  0005cace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00134aaf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000046f4  00000000  00000000  00134af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  001391e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006d98 	.word	0x08006d98

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	08006d98 	.word	0x08006d98

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <PLLSAI_Init>:
            while (1){};
        }
}

void PLLSAI_Init(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
    // PLLSAI Init
    RCC->PLLSAICFGR = (PLLSAI_N  << 6) | (PLLSAI_Q << 24) | (PLLSAI_R << 28);
 80005b4:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <PLLSAI_Init+0x44>)
 80005b6:	4a10      	ldr	r2, [pc, #64]	@ (80005f8 <PLLSAI_Init+0x48>)
 80005b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    RCC->DCKCFGR = (RCC->DCKCFGR & (~RCC_DCKCFGR_PLLSAIDIVR)) | (PLLSAI_DIVR  << 16);
 80005bc:	4b0d      	ldr	r3, [pc, #52]	@ (80005f4 <PLLSAI_Init+0x44>)
 80005be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005c2:	4a0c      	ldr	r2, [pc, #48]	@ (80005f4 <PLLSAI_Init+0x44>)
 80005c4:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80005c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    // Enable SAI PLL
    RCC->CR |= RCC_CR_PLLSAION;
 80005cc:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <PLLSAI_Init+0x44>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a08      	ldr	r2, [pc, #32]	@ (80005f4 <PLLSAI_Init+0x44>)
 80005d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d6:	6013      	str	r3, [r2, #0]
    // Wait for SAI PLL ready
    while((RCC->CR & RCC_CR_PLLSAIRDY) == 0){};
 80005d8:	bf00      	nop
 80005da:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <PLLSAI_Init+0x44>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0f9      	beq.n	80005da <PLLSAI_Init+0x2a>
}
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	40023800 	.word	0x40023800
 80005f8:	440032c0 	.word	0x440032c0

080005fc <Draw_Pixel>:

#define MAKE_RGB(R,G,B) (uint16_t)(((R & 0x1F) << 11) | ((G & 0x3F) << 5) | (B & 0x1F))

#define COLOR_BLACK     MAKE_RGB(0,0,0)
void Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
 8000606:	460b      	mov	r3, r1
 8000608:	80bb      	strh	r3, [r7, #4]
 800060a:	4613      	mov	r3, r2
 800060c:	807b      	strh	r3, [r7, #2]
    if ((x >= 0) && (x < LCD_ACTIVE_WIDTH) && (y >= 0) && (y < LCD_ACTIVE_HEIGHT))
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	2bef      	cmp	r3, #239	@ 0xef
 8000612:	d811      	bhi.n	8000638 <Draw_Pixel+0x3c>
 8000614:	88bb      	ldrh	r3, [r7, #4]
 8000616:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800061a:	d20d      	bcs.n	8000638 <Draw_Pixel+0x3c>
    {
        *((uint16_t *) (SDRAM_BASE + (x * PIXEL_WIDHT) + (y * (LCD_ACTIVE_WIDTH * PIXEL_WIDHT)))) = color;
 800061c:	88fb      	ldrh	r3, [r7, #6]
 800061e:	005b      	lsls	r3, r3, #1
 8000620:	4619      	mov	r1, r3
 8000622:	88ba      	ldrh	r2, [r7, #4]
 8000624:	4613      	mov	r3, r2
 8000626:	011b      	lsls	r3, r3, #4
 8000628:	1a9b      	subs	r3, r3, r2
 800062a:	015b      	lsls	r3, r3, #5
 800062c:	440b      	add	r3, r1
 800062e:	f103 4350 	add.w	r3, r3, #3489660928	@ 0xd0000000
 8000632:	461a      	mov	r2, r3
 8000634:	887b      	ldrh	r3, [r7, #2]
 8000636:	8013      	strh	r3, [r2, #0]
    }
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr

08000644 <Draw_Char>:
    }
}

extern const unsigned char Font[]; // �?m b?o khai b�o Font l� extern n?u Font du?c d?nh nghia ? noi kh�c.

void Draw_Char(uint16_t x, uint16_t y, char ch, uint16_t color, uint16_t bgColor) {
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	4604      	mov	r4, r0
 800064c:	4608      	mov	r0, r1
 800064e:	4611      	mov	r1, r2
 8000650:	461a      	mov	r2, r3
 8000652:	4623      	mov	r3, r4
 8000654:	80fb      	strh	r3, [r7, #6]
 8000656:	4603      	mov	r3, r0
 8000658:	80bb      	strh	r3, [r7, #4]
 800065a:	460b      	mov	r3, r1
 800065c:	70fb      	strb	r3, [r7, #3]
 800065e:	4613      	mov	r3, r2
 8000660:	803b      	strh	r3, [r7, #0]
    if (ch < 32 || ch > 126) return; // Ch? x? l� k� t? ASCII t? 32 d?n 126
 8000662:	78fb      	ldrb	r3, [r7, #3]
 8000664:	2b1f      	cmp	r3, #31
 8000666:	d948      	bls.n	80006fa <Draw_Char+0xb6>
 8000668:	78fb      	ldrb	r3, [r7, #3]
 800066a:	2b7e      	cmp	r3, #126	@ 0x7e
 800066c:	d845      	bhi.n	80006fa <Draw_Char+0xb6>

    const unsigned char *bitmap = &Font[(ch - 32) * 5]; // L?y bitmap cho k� t? t? Font
 800066e:	78fb      	ldrb	r3, [r7, #3]
 8000670:	f1a3 0220 	sub.w	r2, r3, #32
 8000674:	4613      	mov	r3, r2
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	4413      	add	r3, r2
 800067a:	4a22      	ldr	r2, [pc, #136]	@ (8000704 <Draw_Char+0xc0>)
 800067c:	4413      	add	r3, r2
 800067e:	60bb      	str	r3, [r7, #8]
    for (uint8_t i = 0; i < 5; i++) { // Duy?t qua 5 c?t c?a k� t?
 8000680:	2300      	movs	r3, #0
 8000682:	73fb      	strb	r3, [r7, #15]
 8000684:	e035      	b.n	80006f2 <Draw_Char+0xae>
        uint8_t line = bitmap[i];
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	4413      	add	r3, r2
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	73bb      	strb	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) { // Duy?t qua 8 d�ng (7 pixel v� 1 pixel tr?ng)
 8000690:	2300      	movs	r3, #0
 8000692:	737b      	strb	r3, [r7, #13]
 8000694:	e027      	b.n	80006e6 <Draw_Char+0xa2>
            if (line & 0x01) {
 8000696:	7bbb      	ldrb	r3, [r7, #14]
 8000698:	f003 0301 	and.w	r3, r3, #1
 800069c:	2b00      	cmp	r3, #0
 800069e:	d00e      	beq.n	80006be <Draw_Char+0x7a>
                Draw_Pixel(x + i, y + j, color); // V? pixel n?u bit 1
 80006a0:	7bfb      	ldrb	r3, [r7, #15]
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	4413      	add	r3, r2
 80006a8:	b298      	uxth	r0, r3
 80006aa:	7b7b      	ldrb	r3, [r7, #13]
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	88bb      	ldrh	r3, [r7, #4]
 80006b0:	4413      	add	r3, r2
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	883a      	ldrh	r2, [r7, #0]
 80006b6:	4619      	mov	r1, r3
 80006b8:	f7ff ffa0 	bl	80005fc <Draw_Pixel>
 80006bc:	e00d      	b.n	80006da <Draw_Char+0x96>
            } else {
                Draw_Pixel(x + i, y + j, bgColor); // V? pixel n?n n?u bit 0
 80006be:	7bfb      	ldrb	r3, [r7, #15]
 80006c0:	b29a      	uxth	r2, r3
 80006c2:	88fb      	ldrh	r3, [r7, #6]
 80006c4:	4413      	add	r3, r2
 80006c6:	b298      	uxth	r0, r3
 80006c8:	7b7b      	ldrb	r3, [r7, #13]
 80006ca:	b29a      	uxth	r2, r3
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	4413      	add	r3, r2
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	8c3a      	ldrh	r2, [r7, #32]
 80006d4:	4619      	mov	r1, r3
 80006d6:	f7ff ff91 	bl	80005fc <Draw_Pixel>
            }
            line >>= 1; // Chuy?n sang d�ng ti?p theo trong bitmap
 80006da:	7bbb      	ldrb	r3, [r7, #14]
 80006dc:	085b      	lsrs	r3, r3, #1
 80006de:	73bb      	strb	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) { // Duy?t qua 8 d�ng (7 pixel v� 1 pixel tr?ng)
 80006e0:	7b7b      	ldrb	r3, [r7, #13]
 80006e2:	3301      	adds	r3, #1
 80006e4:	737b      	strb	r3, [r7, #13]
 80006e6:	7b7b      	ldrb	r3, [r7, #13]
 80006e8:	2b07      	cmp	r3, #7
 80006ea:	d9d4      	bls.n	8000696 <Draw_Char+0x52>
    for (uint8_t i = 0; i < 5; i++) { // Duy?t qua 5 c?t c?a k� t?
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	3301      	adds	r3, #1
 80006f0:	73fb      	strb	r3, [r7, #15]
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	2b04      	cmp	r3, #4
 80006f6:	d9c6      	bls.n	8000686 <Draw_Char+0x42>
 80006f8:	e000      	b.n	80006fc <Draw_Char+0xb8>
    if (ch < 32 || ch > 126) return; // Ch? x? l� k� t? ASCII t? 32 d?n 126
 80006fa:	bf00      	nop
        }
    }
}
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd90      	pop	{r4, r7, pc}
 8000702:	bf00      	nop
 8000704:	08006e54 	.word	0x08006e54

08000708 <Draw_String>:



void Draw_String(uint16_t x, uint16_t y, const char *str, uint16_t color, uint16_t bgColor)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b087      	sub	sp, #28
 800070c:	af02      	add	r7, sp, #8
 800070e:	60ba      	str	r2, [r7, #8]
 8000710:	461a      	mov	r2, r3
 8000712:	4603      	mov	r3, r0
 8000714:	81fb      	strh	r3, [r7, #14]
 8000716:	460b      	mov	r3, r1
 8000718:	81bb      	strh	r3, [r7, #12]
 800071a:	4613      	mov	r3, r2
 800071c:	80fb      	strh	r3, [r7, #6]
    while (*str) {
 800071e:	e00f      	b.n	8000740 <Draw_String+0x38>
        Draw_Char(x, y, *str, color, bgColor);
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	781a      	ldrb	r2, [r3, #0]
 8000724:	88fc      	ldrh	r4, [r7, #6]
 8000726:	89b9      	ldrh	r1, [r7, #12]
 8000728:	89f8      	ldrh	r0, [r7, #14]
 800072a:	8c3b      	ldrh	r3, [r7, #32]
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	4623      	mov	r3, r4
 8000730:	f7ff ff88 	bl	8000644 <Draw_Char>
        x += 6;
 8000734:	89fb      	ldrh	r3, [r7, #14]
 8000736:	3306      	adds	r3, #6
 8000738:	81fb      	strh	r3, [r7, #14]
        str++;
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	3301      	adds	r3, #1
 800073e:	60bb      	str	r3, [r7, #8]
    while (*str) {
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d1eb      	bne.n	8000720 <Draw_String+0x18>
    }
}
 8000748:	bf00      	nop
 800074a:	bf00      	nop
 800074c:	3714      	adds	r7, #20
 800074e:	46bd      	mov	sp, r7
 8000750:	bd90      	pop	{r4, r7, pc}

08000752 <Fill_Black>:

void Fill_Black(uint16_t startX, uint16_t endX, uint16_t startY, uint16_t endY)
{
 8000752:	b590      	push	{r4, r7, lr}
 8000754:	b085      	sub	sp, #20
 8000756:	af00      	add	r7, sp, #0
 8000758:	4604      	mov	r4, r0
 800075a:	4608      	mov	r0, r1
 800075c:	4611      	mov	r1, r2
 800075e:	461a      	mov	r2, r3
 8000760:	4623      	mov	r3, r4
 8000762:	80fb      	strh	r3, [r7, #6]
 8000764:	4603      	mov	r3, r0
 8000766:	80bb      	strh	r3, [r7, #4]
 8000768:	460b      	mov	r3, r1
 800076a:	807b      	strh	r3, [r7, #2]
 800076c:	4613      	mov	r3, r2
 800076e:	803b      	strh	r3, [r7, #0]
	for (uint16_t y = startY; y < endY; y++) {
 8000770:	887b      	ldrh	r3, [r7, #2]
 8000772:	81fb      	strh	r3, [r7, #14]
 8000774:	e012      	b.n	800079c <Fill_Black+0x4a>
		for (uint16_t x = startX; x < endX; x++) {
 8000776:	88fb      	ldrh	r3, [r7, #6]
 8000778:	81bb      	strh	r3, [r7, #12]
 800077a:	e008      	b.n	800078e <Fill_Black+0x3c>
			Draw_Pixel(x, y, COLOR_BLACK);
 800077c:	89f9      	ldrh	r1, [r7, #14]
 800077e:	89bb      	ldrh	r3, [r7, #12]
 8000780:	2200      	movs	r2, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff3a 	bl	80005fc <Draw_Pixel>
		for (uint16_t x = startX; x < endX; x++) {
 8000788:	89bb      	ldrh	r3, [r7, #12]
 800078a:	3301      	adds	r3, #1
 800078c:	81bb      	strh	r3, [r7, #12]
 800078e:	89ba      	ldrh	r2, [r7, #12]
 8000790:	88bb      	ldrh	r3, [r7, #4]
 8000792:	429a      	cmp	r2, r3
 8000794:	d3f2      	bcc.n	800077c <Fill_Black+0x2a>
	for (uint16_t y = startY; y < endY; y++) {
 8000796:	89fb      	ldrh	r3, [r7, #14]
 8000798:	3301      	adds	r3, #1
 800079a:	81fb      	strh	r3, [r7, #14]
 800079c:	89fa      	ldrh	r2, [r7, #14]
 800079e:	883b      	ldrh	r3, [r7, #0]
 80007a0:	429a      	cmp	r2, r3
 80007a2:	d3e8      	bcc.n	8000776 <Fill_Black+0x24>
		}
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3714      	adds	r7, #20
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd90      	pop	{r4, r7, pc}
	...

080007b0 <DS1307_Init>:
	
/**
 * @brief Initializes the DS1307 module. Sets clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS1307_Init(I2C_HandleTypeDef *hi2c) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	_ds1307_ui2c = hi2c;
 80007b8:	4a04      	ldr	r2, [pc, #16]	@ (80007cc <DS1307_Init+0x1c>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	6013      	str	r3, [r2, #0]
	DS1307_SetClockHalt(0);
 80007be:	2000      	movs	r0, #0
 80007c0:	f000 f806 	bl	80007d0 <DS1307_SetClockHalt>
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000098 	.word	0x20000098

080007d0 <DS1307_SetClockHalt>:

/**
 * @brief Sets clock halt bit.
 * @param halt Clock halt bit to set, 0 or 1. 0 to start timing, 0 to stop.
 */
void DS1307_SetClockHalt(uint8_t halt) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
	uint8_t ch = (halt ? 1 << 7 : 0);
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <DS1307_SetClockHalt+0x14>
 80007e0:	2380      	movs	r3, #128	@ 0x80
 80007e2:	e000      	b.n	80007e6 <DS1307_SetClockHalt+0x16>
 80007e4:	2300      	movs	r3, #0
 80007e6:	73fb      	strb	r3, [r7, #15]
	DS1307_SetRegByte(DS1307_REG_SECOND, ch | (DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f));
 80007e8:	2000      	movs	r0, #0
 80007ea:	f000 f831 	bl	8000850 <DS1307_GetRegByte>
 80007ee:	4603      	mov	r3, r0
 80007f0:	b25b      	sxtb	r3, r3
 80007f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80007f6:	b25a      	sxtb	r2, r3
 80007f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007fc:	4313      	orrs	r3, r2
 80007fe:	b25b      	sxtb	r3, r3
 8000800:	b2db      	uxtb	r3, r3
 8000802:	4619      	mov	r1, r3
 8000804:	2000      	movs	r0, #0
 8000806:	f000 f805 	bl	8000814 <DS1307_SetRegByte>
}
 800080a:	bf00      	nop
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <DS1307_SetRegByte>:
/**
 * @brief Sets the byte in the designated DS1307 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS1307_SetRegByte(uint8_t regAddr, uint8_t val) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af02      	add	r7, sp, #8
 800081a:	4603      	mov	r3, r0
 800081c:	460a      	mov	r2, r1
 800081e:	71fb      	strb	r3, [r7, #7]
 8000820:	4613      	mov	r3, r2
 8000822:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	733b      	strb	r3, [r7, #12]
 8000828:	79bb      	ldrb	r3, [r7, #6]
 800082a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, bytes, 2, DS1307_TIMEOUT);
 800082c:	4b07      	ldr	r3, [pc, #28]	@ (800084c <DS1307_SetRegByte+0x38>)
 800082e:	6818      	ldr	r0, [r3, #0]
 8000830:	f107 020c 	add.w	r2, r7, #12
 8000834:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2302      	movs	r3, #2
 800083c:	21d0      	movs	r1, #208	@ 0xd0
 800083e:	f003 fc67 	bl	8004110 <HAL_I2C_Master_Transmit>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000098 	.word	0x20000098

08000850 <DS1307_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS1307 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af02      	add	r7, sp, #8
 8000856:	4603      	mov	r3, r0
 8000858:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 800085a:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <DS1307_GetRegByte+0x40>)
 800085c:	6818      	ldr	r0, [r3, #0]
 800085e:	1dfa      	adds	r2, r7, #7
 8000860:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	2301      	movs	r3, #1
 8000868:	21d0      	movs	r1, #208	@ 0xd0
 800086a:	f003 fc51 	bl	8004110 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds1307_ui2c, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <DS1307_GetRegByte+0x40>)
 8000870:	6818      	ldr	r0, [r3, #0]
 8000872:	f107 020f 	add.w	r2, r7, #15
 8000876:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800087a:	9300      	str	r3, [sp, #0]
 800087c:	2301      	movs	r3, #1
 800087e:	21d0      	movs	r1, #208	@ 0xd0
 8000880:	f003 fd44 	bl	800430c <HAL_I2C_Master_Receive>
	return val;
 8000884:	7bfb      	ldrb	r3, [r7, #15]
}
 8000886:	4618      	mov	r0, r3
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000098 	.word	0x20000098

08000894 <DS1307_GetDayOfWeek>:

/**
 * @brief Gets the current day of week.
 * @return Days from last Sunday, 0 to 6.
 */
uint8_t DS1307_GetDayOfWeek(void) {
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DOW));
 8000898:	2003      	movs	r0, #3
 800089a:	f7ff ffd9 	bl	8000850 <DS1307_GetRegByte>
 800089e:	4603      	mov	r3, r0
 80008a0:	4618      	mov	r0, r3
 80008a2:	f000 f866 	bl	8000972 <DS1307_DecodeBCD>
 80008a6:	4603      	mov	r3, r0
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	bd80      	pop	{r7, pc}

080008ac <DS1307_GetDate>:

/**
 * @brief Gets the current day of month.
 * @return Day of month, 1 to 31.
 */
uint8_t DS1307_GetDate(void) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DATE));
 80008b0:	2004      	movs	r0, #4
 80008b2:	f7ff ffcd 	bl	8000850 <DS1307_GetRegByte>
 80008b6:	4603      	mov	r3, r0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 f85a 	bl	8000972 <DS1307_DecodeBCD>
 80008be:	4603      	mov	r3, r0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <DS1307_GetMonth>:

/**
 * @brief Gets the current month.
 * @return Month, 1 to 12.
 */
uint8_t DS1307_GetMonth(void) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MONTH));
 80008c8:	2005      	movs	r0, #5
 80008ca:	f7ff ffc1 	bl	8000850 <DS1307_GetRegByte>
 80008ce:	4603      	mov	r3, r0
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 f84e 	bl	8000972 <DS1307_DecodeBCD>
 80008d6:	4603      	mov	r3, r0
}
 80008d8:	4618      	mov	r0, r3
 80008da:	bd80      	pop	{r7, pc}

080008dc <DS1307_GetYear>:

/**
 * @brief Gets the current year.
 * @return Year, 2000 to 2099.
 */
uint16_t DS1307_GetYear(void) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
	uint16_t cen = DS1307_GetRegByte(DS1307_REG_CENT) * 100;
 80008e2:	2010      	movs	r0, #16
 80008e4:	f7ff ffb4 	bl	8000850 <DS1307_GetRegByte>
 80008e8:	4603      	mov	r3, r0
 80008ea:	461a      	mov	r2, r3
 80008ec:	0092      	lsls	r2, r2, #2
 80008ee:	4413      	add	r3, r2
 80008f0:	461a      	mov	r2, r3
 80008f2:	0091      	lsls	r1, r2, #2
 80008f4:	461a      	mov	r2, r3
 80008f6:	460b      	mov	r3, r1
 80008f8:	4413      	add	r3, r2
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	80fb      	strh	r3, [r7, #6]
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_YEAR)) + cen;
 80008fe:	2006      	movs	r0, #6
 8000900:	f7ff ffa6 	bl	8000850 <DS1307_GetRegByte>
 8000904:	4603      	mov	r3, r0
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f833 	bl	8000972 <DS1307_DecodeBCD>
 800090c:	4603      	mov	r3, r0
 800090e:	461a      	mov	r2, r3
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	4413      	add	r3, r2
 8000914:	b29b      	uxth	r3, r3
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <DS1307_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS1307_GetHour(void) {
 800091e:	b580      	push	{r7, lr}
 8000920:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 8000922:	2002      	movs	r0, #2
 8000924:	f7ff ff94 	bl	8000850 <DS1307_GetRegByte>
 8000928:	4603      	mov	r3, r0
 800092a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4618      	mov	r0, r3
 8000932:	f000 f81e 	bl	8000972 <DS1307_DecodeBCD>
 8000936:	4603      	mov	r3, r0
}
 8000938:	4618      	mov	r0, r3
 800093a:	bd80      	pop	{r7, pc}

0800093c <DS1307_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS1307_GetMinute(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MINUTE));
 8000940:	2001      	movs	r0, #1
 8000942:	f7ff ff85 	bl	8000850 <DS1307_GetRegByte>
 8000946:	4603      	mov	r3, r0
 8000948:	4618      	mov	r0, r3
 800094a:	f000 f812 	bl	8000972 <DS1307_DecodeBCD>
 800094e:	4603      	mov	r3, r0
}
 8000950:	4618      	mov	r0, r3
 8000952:	bd80      	pop	{r7, pc}

08000954 <DS1307_GetSecond>:

/**
 * @brief Gets the current second. Clock halt bit not included.
 * @return Second, 0 to 59.
 */
uint8_t DS1307_GetSecond(void) {
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
	return DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f);
 8000958:	2000      	movs	r0, #0
 800095a:	f7ff ff79 	bl	8000850 <DS1307_GetRegByte>
 800095e:	4603      	mov	r3, r0
 8000960:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000964:	b2db      	uxtb	r3, r3
 8000966:	4618      	mov	r0, r3
 8000968:	f000 f803 	bl	8000972 <DS1307_DecodeBCD>
 800096c:	4603      	mov	r3, r0
}
 800096e:	4618      	mov	r0, r3
 8000970:	bd80      	pop	{r7, pc}

08000972 <DS1307_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8000972:	b480      	push	{r7}
 8000974:	b083      	sub	sp, #12
 8000976:	af00      	add	r7, sp, #0
 8000978:	4603      	mov	r3, r0
 800097a:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	091b      	lsrs	r3, r3, #4
 8000980:	b2db      	uxtb	r3, r3
 8000982:	461a      	mov	r2, r3
 8000984:	0092      	lsls	r2, r2, #2
 8000986:	4413      	add	r3, r2
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	b2da      	uxtb	r2, r3
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	f003 030f 	and.w	r3, r3, #15
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4413      	add	r3, r2
 8000996:	b2db      	uxtb	r3, r3
}
 8000998:	4618      	mov	r0, r3
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <Flash_Write_CharArr>:
 *      Author: phat
 */

#include "flash_mem.h"

uint32_t Flash_Write_CharArr(char *data, uint32_t startAddress) {
 80009a4:	b5b0      	push	{r4, r5, r7, lr}
 80009a6:	b088      	sub	sp, #32
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
    uint32_t endAddress = startAddress;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	61fb      	str	r3, [r7, #28]
    uint32_t dataLength = strlen(data) + 1;
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff fc26 	bl	8000204 <strlen>
 80009b8:	4603      	mov	r3, r0
 80009ba:	3301      	adds	r3, #1
 80009bc:	613b      	str	r3, [r7, #16]
    uint32_t word;
    HAL_FLASH_Unlock();
 80009be:	f002 fdd3 	bl	8003568 <HAL_FLASH_Unlock>
    for (uint32_t i = 0; i < dataLength; i += 4) {
 80009c2:	2300      	movs	r3, #0
 80009c4:	61bb      	str	r3, [r7, #24]
 80009c6:	e033      	b.n	8000a30 <Flash_Write_CharArr+0x8c>
        word = 0xFFFFFFFF;
 80009c8:	f04f 33ff 	mov.w	r3, #4294967295
 80009cc:	60fb      	str	r3, [r7, #12]
        for (uint32_t j = 0; j < 4 && (i + j) < dataLength; j++) {
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
 80009d2:	e00d      	b.n	80009f0 <Flash_Write_CharArr+0x4c>
            ((uint8_t*)&word)[j] = data[i + j];
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	4413      	add	r3, r2
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	441a      	add	r2, r3
 80009de:	f107 010c 	add.w	r1, r7, #12
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	440b      	add	r3, r1
 80009e6:	7812      	ldrb	r2, [r2, #0]
 80009e8:	701a      	strb	r2, [r3, #0]
        for (uint32_t j = 0; j < 4 && (i + j) < dataLength; j++) {
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	3301      	adds	r3, #1
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	2b03      	cmp	r3, #3
 80009f4:	d805      	bhi.n	8000a02 <Flash_Write_CharArr+0x5e>
 80009f6:	69ba      	ldr	r2, [r7, #24]
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	4413      	add	r3, r2
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	429a      	cmp	r2, r3
 8000a00:	d8e8      	bhi.n	80009d4 <Flash_Write_CharArr+0x30>
        }
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, endAddress, word) != HAL_OK) {
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	2200      	movs	r2, #0
 8000a06:	461c      	mov	r4, r3
 8000a08:	4615      	mov	r5, r2
 8000a0a:	4622      	mov	r2, r4
 8000a0c:	462b      	mov	r3, r5
 8000a0e:	69f9      	ldr	r1, [r7, #28]
 8000a10:	2002      	movs	r0, #2
 8000a12:	f002 fd55 	bl	80034c0 <HAL_FLASH_Program>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d003      	beq.n	8000a24 <Flash_Write_CharArr+0x80>
            HAL_FLASH_Lock();
 8000a1c:	f002 fdc6 	bl	80035ac <HAL_FLASH_Lock>
            return 0;
 8000a20:	2300      	movs	r3, #0
 8000a22:	e00c      	b.n	8000a3e <Flash_Write_CharArr+0x9a>
        }
        endAddress += 4;
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	3304      	adds	r3, #4
 8000a28:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < dataLength; i += 4) {
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	61bb      	str	r3, [r7, #24]
 8000a30:	69ba      	ldr	r2, [r7, #24]
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d3c7      	bcc.n	80009c8 <Flash_Write_CharArr+0x24>
    }
    HAL_FLASH_Lock();
 8000a38:	f002 fdb8 	bl	80035ac <HAL_FLASH_Lock>
    return endAddress;
 8000a3c:	69fb      	ldr	r3, [r7, #28]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3720      	adds	r7, #32
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bdb0      	pop	{r4, r5, r7, pc}

08000a46 <Flash_Read_Byte>:
        return status; // Write failed
    }
    HAL_FLASH_Lock();
    return HAL_OK;
}
uint8_t Flash_Read_Byte(uint32_t address) {
 8000a46:	b480      	push	{r7}
 8000a48:	b083      	sub	sp, #12
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
    return *(uint8_t *)address;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	781b      	ldrb	r3, [r3, #0]
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <Flash_Read_CharArr>:
uint8_t Flash_Read_CharArr(char *buffer, uint32_t startAddress) {
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b084      	sub	sp, #16
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
 8000a66:	6039      	str	r1, [r7, #0]
	if (Flash_Read_Byte(startAddress) == 0xFF) {
 8000a68:	6838      	ldr	r0, [r7, #0]
 8000a6a:	f7ff ffec 	bl	8000a46 <Flash_Read_Byte>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2bff      	cmp	r3, #255	@ 0xff
 8000a72:	d101      	bne.n	8000a78 <Flash_Read_CharArr+0x1a>
		return 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	e016      	b.n	8000aa6 <Flash_Read_CharArr+0x48>
	}
    uint32_t i = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
    while (1) {
        buffer[i] = *((char*)(startAddress + i));
 8000a7c:	683a      	ldr	r2, [r7, #0]
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	4413      	add	r3, r2
 8000a82:	4619      	mov	r1, r3
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	4413      	add	r3, r2
 8000a8a:	780a      	ldrb	r2, [r1, #0]
 8000a8c:	701a      	strb	r2, [r3, #0]
        if (buffer[i] == '\0') break;
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4413      	add	r3, r2
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d003      	beq.n	8000aa2 <Flash_Read_CharArr+0x44>
        i++;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
        buffer[i] = *((char*)(startAddress + i));
 8000aa0:	e7ec      	b.n	8000a7c <Flash_Read_CharArr+0x1e>
        if (buffer[i] == '\0') break;
 8000aa2:	bf00      	nop
    }
    return 1;
 8000aa4:	2301      	movs	r3, #1
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <Flash_Erase_Sector11>:

uint8_t Flash_Erase_Sector11() {
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b086      	sub	sp, #24
 8000ab2:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8000ab4:	f002 fd58 	bl	8003568 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef eraseInitStruct;
	uint32_t sectorError;
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	607b      	str	r3, [r7, #4]
	eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000abc:	2302      	movs	r3, #2
 8000abe:	617b      	str	r3, [r7, #20]
	eraseInitStruct.Sector = FLASH_SECTOR_11;
 8000ac0:	230b      	movs	r3, #11
 8000ac2:	60fb      	str	r3, [r7, #12]
	eraseInitStruct.NbSectors = 1;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	613b      	str	r3, [r7, #16]
	if (HAL_FLASHEx_Erase(&eraseInitStruct, &sectorError) != HAL_OK) {
 8000ac8:	463a      	mov	r2, r7
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	4611      	mov	r1, r2
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 febc 	bl	800384c <HAL_FLASHEx_Erase>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d003      	beq.n	8000ae2 <Flash_Erase_Sector11+0x34>
		HAL_FLASH_Lock();
 8000ada:	f002 fd67 	bl	80035ac <HAL_FLASH_Lock>
		return 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e002      	b.n	8000ae8 <Flash_Erase_Sector11+0x3a>
	}
	HAL_FLASH_Lock();
 8000ae2:	f002 fd63 	bl	80035ac <HAL_FLASH_Lock>
	return 1;
 8000ae6:	2301      	movs	r3, #1
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08c      	sub	sp, #48	@ 0x30
 8000af4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af6:	f107 031c 	add.w	r3, r7, #28
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	605a      	str	r2, [r3, #4]
 8000b00:	609a      	str	r2, [r3, #8]
 8000b02:	60da      	str	r2, [r3, #12]
 8000b04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	61bb      	str	r3, [r7, #24]
 8000b0a:	4b6e      	ldr	r3, [pc, #440]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a6d      	ldr	r2, [pc, #436]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b10:	f043 0310 	orr.w	r3, r3, #16
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b6b      	ldr	r3, [pc, #428]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0310 	and.w	r3, r3, #16
 8000b1e:	61bb      	str	r3, [r7, #24]
 8000b20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	617b      	str	r3, [r7, #20]
 8000b26:	4b67      	ldr	r3, [pc, #412]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a66      	ldr	r2, [pc, #408]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b64      	ldr	r3, [pc, #400]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b3a:	617b      	str	r3, [r7, #20]
 8000b3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	4b60      	ldr	r3, [pc, #384]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a5f      	ldr	r2, [pc, #380]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	4b59      	ldr	r3, [pc, #356]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a58      	ldr	r2, [pc, #352]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b64:	f043 0302 	orr.w	r3, r3, #2
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b56      	ldr	r3, [pc, #344]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	4b52      	ldr	r3, [pc, #328]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	4a51      	ldr	r2, [pc, #324]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b80:	f043 0308 	orr.w	r3, r3, #8
 8000b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b86:	4b4f      	ldr	r3, [pc, #316]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	f003 0308 	and.w	r3, r3, #8
 8000b8e:	60bb      	str	r3, [r7, #8]
 8000b90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	4b4b      	ldr	r3, [pc, #300]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b48      	ldr	r3, [pc, #288]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	4b44      	ldr	r3, [pc, #272]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	4a43      	ldr	r2, [pc, #268]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000bb8:	f043 0304 	orr.w	r3, r3, #4
 8000bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbe:	4b41      	ldr	r3, [pc, #260]	@ (8000cc4 <MX_GPIO_Init+0x1d4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	f003 0304 	and.w	r3, r3, #4
 8000bc6:	603b      	str	r3, [r7, #0]
 8000bc8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2118      	movs	r1, #24
 8000bce:	483e      	ldr	r0, [pc, #248]	@ (8000cc8 <MX_GPIO_Init+0x1d8>)
 8000bd0:	f003 f928 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2110      	movs	r1, #16
 8000bd8:	483c      	ldr	r0, [pc, #240]	@ (8000ccc <MX_GPIO_Init+0x1dc>)
 8000bda:	f003 f923 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2101      	movs	r1, #1
 8000be2:	483b      	ldr	r0, [pc, #236]	@ (8000cd0 <MX_GPIO_Init+0x1e0>)
 8000be4:	f003 f91e 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000be8:	2318      	movs	r3, #24
 8000bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bf8:	f107 031c 	add.w	r3, r7, #28
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4832      	ldr	r0, [pc, #200]	@ (8000cc8 <MX_GPIO_Init+0x1d8>)
 8000c00:	f002 ff64 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c04:	2301      	movs	r3, #1
 8000c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000c08:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000c0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	4619      	mov	r1, r3
 8000c18:	482c      	ldr	r0, [pc, #176]	@ (8000ccc <MX_GPIO_Init+0x1dc>)
 8000c1a:	f002 ff57 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c1e:	2310      	movs	r3, #16
 8000c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c22:	2301      	movs	r3, #1
 8000c24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2e:	f107 031c 	add.w	r3, r7, #28
 8000c32:	4619      	mov	r1, r3
 8000c34:	4825      	ldr	r0, [pc, #148]	@ (8000ccc <MX_GPIO_Init+0x1dc>)
 8000c36:	f002 ff49 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	481f      	ldr	r0, [pc, #124]	@ (8000cd0 <MX_GPIO_Init+0x1e0>)
 8000c52:	f002 ff3b 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000c5c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4819      	ldr	r0, [pc, #100]	@ (8000cd4 <MX_GPIO_Init+0x1e4>)
 8000c6e:	f002 ff2d 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c72:	2304      	movs	r3, #4
 8000c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000c76:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000c7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c80:	f107 031c 	add.w	r3, r7, #28
 8000c84:	4619      	mov	r1, r3
 8000c86:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <MX_GPIO_Init+0x1e8>)
 8000c88:	f002 ff20 	bl	8003acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2006      	movs	r0, #6
 8000c92:	f002 fbde 	bl	8003452 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000c96:	2006      	movs	r0, #6
 8000c98:	f002 fbf7 	bl	800348a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2008      	movs	r0, #8
 8000ca2:	f002 fbd6 	bl	8003452 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ca6:	2008      	movs	r0, #8
 8000ca8:	f002 fbef 	bl	800348a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2028      	movs	r0, #40	@ 0x28
 8000cb2:	f002 fbce 	bl	8003452 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cb6:	2028      	movs	r0, #40	@ 0x28
 8000cb8:	f002 fbe7 	bl	800348a <HAL_NVIC_EnableIRQ>

}
 8000cbc:	bf00      	nop
 8000cbe:	3730      	adds	r7, #48	@ 0x30
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	40020000 	.word	0x40020000
 8000cd0:	40020400 	.word	0x40020400
 8000cd4:	40020c00 	.word	0x40020c00
 8000cd8:	40021800 	.word	0x40021800

08000cdc <Pin_Cfg>:
#include "gpio_cfg.h"

void Pin_Cfg(GPIO_TypeDef * GPIO, uint8_t pin, GPIO_MODER_Type mode, GPIO_OTYPER_Type type, GPIO_OSPEEDR_Type speed, GPIO_PUPDR_Type pull, GPIO_AF_Type af)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	4608      	mov	r0, r1
 8000ce6:	4611      	mov	r1, r2
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4603      	mov	r3, r0
 8000cec:	70fb      	strb	r3, [r7, #3]
 8000cee:	460b      	mov	r3, r1
 8000cf0:	70bb      	strb	r3, [r7, #2]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	707b      	strb	r3, [r7, #1]
    GPIO->MODER = (GPIO->MODER & ((uint32_t)~(0x03 << (pin * 2)))) | (mode << (pin * 2));
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	78fa      	ldrb	r2, [r7, #3]
 8000cfc:	0052      	lsls	r2, r2, #1
 8000cfe:	2103      	movs	r1, #3
 8000d00:	fa01 f202 	lsl.w	r2, r1, r2
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	4013      	ands	r3, r2
 8000d08:	78b9      	ldrb	r1, [r7, #2]
 8000d0a:	78fa      	ldrb	r2, [r7, #3]
 8000d0c:	0052      	lsls	r2, r2, #1
 8000d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d12:	431a      	orrs	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	601a      	str	r2, [r3, #0]
    GPIO->OTYPER = (GPIO->OTYPER & ((uint32_t)~(0x01 << pin))) | (type << pin);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	78fa      	ldrb	r2, [r7, #3]
 8000d1e:	2101      	movs	r1, #1
 8000d20:	fa01 f202 	lsl.w	r2, r1, r2
 8000d24:	43d2      	mvns	r2, r2
 8000d26:	4013      	ands	r3, r2
 8000d28:	7879      	ldrb	r1, [r7, #1]
 8000d2a:	78fa      	ldrb	r2, [r7, #3]
 8000d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d30:	431a      	orrs	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	605a      	str	r2, [r3, #4]
    GPIO->OSPEEDR = (GPIO->OSPEEDR & ((uint32_t)~(0x03 << (pin * 2)))) | (speed << (pin * 2));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	78fa      	ldrb	r2, [r7, #3]
 8000d3c:	0052      	lsls	r2, r2, #1
 8000d3e:	2103      	movs	r1, #3
 8000d40:	fa01 f202 	lsl.w	r2, r1, r2
 8000d44:	43d2      	mvns	r2, r2
 8000d46:	4013      	ands	r3, r2
 8000d48:	7c39      	ldrb	r1, [r7, #16]
 8000d4a:	78fa      	ldrb	r2, [r7, #3]
 8000d4c:	0052      	lsls	r2, r2, #1
 8000d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d52:	431a      	orrs	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	609a      	str	r2, [r3, #8]
    GPIO->PUPDR = (GPIO->PUPDR & ((uint32_t)~(0x03 << (pin * 2)))) | (pull << (pin * 2));
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	78fa      	ldrb	r2, [r7, #3]
 8000d5e:	0052      	lsls	r2, r2, #1
 8000d60:	2103      	movs	r1, #3
 8000d62:	fa01 f202 	lsl.w	r2, r1, r2
 8000d66:	43d2      	mvns	r2, r2
 8000d68:	4013      	ands	r3, r2
 8000d6a:	7d39      	ldrb	r1, [r7, #20]
 8000d6c:	78fa      	ldrb	r2, [r7, #3]
 8000d6e:	0052      	lsls	r2, r2, #1
 8000d70:	fa01 f202 	lsl.w	r2, r1, r2
 8000d74:	431a      	orrs	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	60da      	str	r2, [r3, #12]
    if (af != AF_NONE)
 8000d7a:	7e3b      	ldrb	r3, [r7, #24]
 8000d7c:	2b10      	cmp	r3, #16
 8000d7e:	d027      	beq.n	8000dd0 <Pin_Cfg+0xf4>
    {
        if (pin > 7)
 8000d80:	78fb      	ldrb	r3, [r7, #3]
 8000d82:	2b07      	cmp	r3, #7
 8000d84:	d913      	bls.n	8000dae <Pin_Cfg+0xd2>
        {
            GPIO->AFR[1] = (GPIO->AFR[1] & ((uint32_t)~(0x0F << ((pin - 8) * 4)))) | (af << ((pin - 8) * 4));
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d8a:	78fa      	ldrb	r2, [r7, #3]
 8000d8c:	3a08      	subs	r2, #8
 8000d8e:	0092      	lsls	r2, r2, #2
 8000d90:	210f      	movs	r1, #15
 8000d92:	fa01 f202 	lsl.w	r2, r1, r2
 8000d96:	43d2      	mvns	r2, r2
 8000d98:	4013      	ands	r3, r2
 8000d9a:	7e39      	ldrb	r1, [r7, #24]
 8000d9c:	78fa      	ldrb	r2, [r7, #3]
 8000d9e:	3a08      	subs	r2, #8
 8000da0:	0092      	lsls	r2, r2, #2
 8000da2:	fa01 f202 	lsl.w	r2, r1, r2
 8000da6:	431a      	orrs	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                GPIO->AFR[0] = (GPIO->AFR[0] & ((uint32_t)~(0x0F << (pin * 4)))) | (af << ((pin) * 4));
            }
    }
}
 8000dac:	e010      	b.n	8000dd0 <Pin_Cfg+0xf4>
                GPIO->AFR[0] = (GPIO->AFR[0] & ((uint32_t)~(0x0F << (pin * 4)))) | (af << ((pin) * 4));
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6a1b      	ldr	r3, [r3, #32]
 8000db2:	78fa      	ldrb	r2, [r7, #3]
 8000db4:	0092      	lsls	r2, r2, #2
 8000db6:	210f      	movs	r1, #15
 8000db8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dbc:	43d2      	mvns	r2, r2
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	7e39      	ldrb	r1, [r7, #24]
 8000dc2:	78fa      	ldrb	r2, [r7, #3]
 8000dc4:	0092      	lsls	r2, r2, #2
 8000dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dca:	431a      	orrs	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	621a      	str	r2, [r3, #32]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000de0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000de2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e54 <MX_I2C3_Init+0x78>)
 8000de4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000de6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000de8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e58 <MX_I2C3_Init+0x7c>)
 8000dea:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000dec:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000df2:	4b17      	ldr	r3, [pc, #92]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000df8:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000dfa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dfe:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e00:	4b13      	ldr	r3, [pc, #76]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e0c:	4b10      	ldr	r3, [pc, #64]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e18:	480d      	ldr	r0, [pc, #52]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e1a:	f003 f835 	bl	8003e88 <HAL_I2C_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000e24:	f001 fafe 	bl	8002424 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4809      	ldr	r0, [pc, #36]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e2c:	f004 f826 	bl	8004e7c <HAL_I2CEx_ConfigAnalogFilter>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000e36:	f001 faf5 	bl	8002424 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	4804      	ldr	r0, [pc, #16]	@ (8000e50 <MX_I2C3_Init+0x74>)
 8000e3e:	f004 f859 	bl	8004ef4 <HAL_I2CEx_ConfigDigitalFilter>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000e48:	f001 faec 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	2000009c 	.word	0x2000009c
 8000e54:	40005c00 	.word	0x40005c00
 8000e58:	000186a0 	.word	0x000186a0

08000e5c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a29      	ldr	r2, [pc, #164]	@ (8000f20 <HAL_I2C_MspInit+0xc4>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d14b      	bne.n	8000f16 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a27      	ldr	r2, [pc, #156]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000e88:	f043 0304 	orr.w	r3, r3, #4
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b25      	ldr	r3, [pc, #148]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	613b      	str	r3, [r7, #16]
 8000e98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	4b21      	ldr	r3, [pc, #132]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a20      	ldr	r2, [pc, #128]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000eb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ebc:	2312      	movs	r3, #18
 8000ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ec8:	2304      	movs	r3, #4
 8000eca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4815      	ldr	r0, [pc, #84]	@ (8000f28 <HAL_I2C_MspInit+0xcc>)
 8000ed4:	f002 fdfa 	bl	8003acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ed8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ede:	2312      	movs	r3, #18
 8000ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000eea:	2304      	movs	r3, #4
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	480d      	ldr	r0, [pc, #52]	@ (8000f2c <HAL_I2C_MspInit+0xd0>)
 8000ef6:	f002 fde9 	bl	8003acc <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	4a08      	ldr	r2, [pc, #32]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000f04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <HAL_I2C_MspInit+0xc8>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000f16:	bf00      	nop
 8000f18:	3728      	adds	r7, #40	@ 0x28
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40005c00 	.word	0x40005c00
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40020800 	.word	0x40020800
 8000f2c:	40020000 	.word	0x40020000

08000f30 <ili9341_IO_Init>:
#include "spi_cfg.h"
#include "stm32f4xx_hal.h"
#include "gpio_cfg.h"

void ili9341_IO_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af04      	add	r7, sp, #16
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN;
 8000f36:	4b10      	ldr	r3, [pc, #64]	@ (8000f78 <ili9341_IO_Init+0x48>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f78 <ili9341_IO_Init+0x48>)
 8000f3c:	f043 030c 	orr.w	r3, r3, #12
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
    
    Pin_Cfg(GPIOD, 13, MODER_GPIO, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_NONE);   // LCD_WRX
 8000f42:	2310      	movs	r3, #16
 8000f44:	9302      	str	r3, [sp, #8]
 8000f46:	2300      	movs	r3, #0
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2300      	movs	r3, #0
 8000f50:	2201      	movs	r2, #1
 8000f52:	210d      	movs	r1, #13
 8000f54:	4809      	ldr	r0, [pc, #36]	@ (8000f7c <ili9341_IO_Init+0x4c>)
 8000f56:	f7ff fec1 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOC,  2, MODER_GPIO, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_NONE);   // LCD_NCS
 8000f5a:	2310      	movs	r3, #16
 8000f5c:	9302      	str	r3, [sp, #8]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	2303      	movs	r3, #3
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2300      	movs	r3, #0
 8000f68:	2201      	movs	r2, #1
 8000f6a:	2102      	movs	r1, #2
 8000f6c:	4804      	ldr	r0, [pc, #16]	@ (8000f80 <ili9341_IO_Init+0x50>)
 8000f6e:	f7ff feb5 	bl	8000cdc <Pin_Cfg>
}
 8000f72:	bf00      	nop
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40020c00 	.word	0x40020c00
 8000f80:	40020800 	.word	0x40020800

08000f84 <ili9341_Init>:

void ili9341_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    // Configure LCD
    ili9341_Write_Cmd(0xCA);
 8000f88:	20ca      	movs	r0, #202	@ 0xca
 8000f8a:	f000 f979 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0xC3);
 8000f8e:	20c3      	movs	r0, #195	@ 0xc3
 8000f90:	f000 f98c 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x08);
 8000f94:	2008      	movs	r0, #8
 8000f96:	f000 f989 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x50);
 8000f9a:	2050      	movs	r0, #80	@ 0x50
 8000f9c:	f000 f986 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_POWERB);
 8000fa0:	20cf      	movs	r0, #207	@ 0xcf
 8000fa2:	f000 f96d 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f980 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0xC1);
 8000fac:	20c1      	movs	r0, #193	@ 0xc1
 8000fae:	f000 f97d 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x30);
 8000fb2:	2030      	movs	r0, #48	@ 0x30
 8000fb4:	f000 f97a 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_POWER_SEQ);
 8000fb8:	20ed      	movs	r0, #237	@ 0xed
 8000fba:	f000 f961 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x64);
 8000fbe:	2064      	movs	r0, #100	@ 0x64
 8000fc0:	f000 f974 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x03);
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	f000 f971 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x12);
 8000fca:	2012      	movs	r0, #18
 8000fcc:	f000 f96e 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x81);
 8000fd0:	2081      	movs	r0, #129	@ 0x81
 8000fd2:	f000 f96b 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_DTCA);
 8000fd6:	20e8      	movs	r0, #232	@ 0xe8
 8000fd8:	f000 f952 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x85);
 8000fdc:	2085      	movs	r0, #133	@ 0x85
 8000fde:	f000 f965 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 f962 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x78);
 8000fe8:	2078      	movs	r0, #120	@ 0x78
 8000fea:	f000 f95f 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_POWERA);
 8000fee:	20cb      	movs	r0, #203	@ 0xcb
 8000ff0:	f000 f946 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x39);
 8000ff4:	2039      	movs	r0, #57	@ 0x39
 8000ff6:	f000 f959 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x2C);
 8000ffa:	202c      	movs	r0, #44	@ 0x2c
 8000ffc:	f000 f956 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 8001000:	2000      	movs	r0, #0
 8001002:	f000 f953 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x34);
 8001006:	2034      	movs	r0, #52	@ 0x34
 8001008:	f000 f950 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x02);
 800100c:	2002      	movs	r0, #2
 800100e:	f000 f94d 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_PRC);
 8001012:	20f7      	movs	r0, #247	@ 0xf7
 8001014:	f000 f934 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x20);
 8001018:	2020      	movs	r0, #32
 800101a:	f000 f947 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_DTCB);
 800101e:	20ea      	movs	r0, #234	@ 0xea
 8001020:	f000 f92e 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 8001024:	2000      	movs	r0, #0
 8001026:	f000 f941 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 800102a:	2000      	movs	r0, #0
 800102c:	f000 f93e 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_FRMCTR1);
 8001030:	20b1      	movs	r0, #177	@ 0xb1
 8001032:	f000 f925 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 8001036:	2000      	movs	r0, #0
 8001038:	f000 f938 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x1B);
 800103c:	201b      	movs	r0, #27
 800103e:	f000 f935 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_DFC);
 8001042:	20b6      	movs	r0, #182	@ 0xb6
 8001044:	f000 f91c 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x0A);
 8001048:	200a      	movs	r0, #10
 800104a:	f000 f92f 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0xA2);
 800104e:	20a2      	movs	r0, #162	@ 0xa2
 8001050:	f000 f92c 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_POWER1);
 8001054:	20c0      	movs	r0, #192	@ 0xc0
 8001056:	f000 f913 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x10);
 800105a:	2010      	movs	r0, #16
 800105c:	f000 f926 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_POWER2);
 8001060:	20c1      	movs	r0, #193	@ 0xc1
 8001062:	f000 f90d 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x10);
 8001066:	2010      	movs	r0, #16
 8001068:	f000 f920 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_VCOM1);
 800106c:	20c5      	movs	r0, #197	@ 0xc5
 800106e:	f000 f907 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x45);
 8001072:	2045      	movs	r0, #69	@ 0x45
 8001074:	f000 f91a 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x15);
 8001078:	2015      	movs	r0, #21
 800107a:	f000 f917 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_VCOM2);
 800107e:	20c7      	movs	r0, #199	@ 0xc7
 8001080:	f000 f8fe 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x90);
 8001084:	2090      	movs	r0, #144	@ 0x90
 8001086:	f000 f911 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_MAC);
 800108a:	2036      	movs	r0, #54	@ 0x36
 800108c:	f000 f8f8 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0xC8);
 8001090:	20c8      	movs	r0, #200	@ 0xc8
 8001092:	f000 f90b 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_3GAMMA_EN);
 8001096:	20f2      	movs	r0, #242	@ 0xf2
 8001098:	f000 f8f2 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 800109c:	2000      	movs	r0, #0
 800109e:	f000 f905 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_RGB_INTERFACE);
 80010a2:	20b0      	movs	r0, #176	@ 0xb0
 80010a4:	f000 f8ec 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0xC2);
 80010a8:	20c2      	movs	r0, #194	@ 0xc2
 80010aa:	f000 f8ff 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_DFC);
 80010ae:	20b6      	movs	r0, #182	@ 0xb6
 80010b0:	f000 f8e6 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x0A);
 80010b4:	200a      	movs	r0, #10
 80010b6:	f000 f8f9 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0xA7);
 80010ba:	20a7      	movs	r0, #167	@ 0xa7
 80010bc:	f000 f8f6 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x27);
 80010c0:	2027      	movs	r0, #39	@ 0x27
 80010c2:	f000 f8f3 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x04);
 80010c6:	2004      	movs	r0, #4
 80010c8:	f000 f8f0 	bl	80012ac <ili9341_Write_Data>

    // Colomn address set
    ili9341_Write_Cmd(LCD_COLUMN_ADDR);
 80010cc:	202a      	movs	r0, #42	@ 0x2a
 80010ce:	f000 f8d7 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 80010d2:	2000      	movs	r0, #0
 80010d4:	f000 f8ea 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 80010d8:	2000      	movs	r0, #0
 80010da:	f000 f8e7 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 80010de:	2000      	movs	r0, #0
 80010e0:	f000 f8e4 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0xEF);
 80010e4:	20ef      	movs	r0, #239	@ 0xef
 80010e6:	f000 f8e1 	bl	80012ac <ili9341_Write_Data>
    // Page address set
    ili9341_Write_Cmd(LCD_PAGE_ADDR);
 80010ea:	202b      	movs	r0, #43	@ 0x2b
 80010ec:	f000 f8c8 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f000 f8db 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 80010f6:	2000      	movs	r0, #0
 80010f8:	f000 f8d8 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x01);
 80010fc:	2001      	movs	r0, #1
 80010fe:	f000 f8d5 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x3F);
 8001102:	203f      	movs	r0, #63	@ 0x3f
 8001104:	f000 f8d2 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_INTERFACE);
 8001108:	20f6      	movs	r0, #246	@ 0xf6
 800110a:	f000 f8b9 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x01);
 800110e:	2001      	movs	r0, #1
 8001110:	f000 f8cc 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f8c9 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x06);
 800111a:	2006      	movs	r0, #6
 800111c:	f000 f8c6 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_GRAM);
 8001120:	202c      	movs	r0, #44	@ 0x2c
 8001122:	f000 f8ad 	bl	8001280 <ili9341_Write_Cmd>
    HAL_Delay(200);
 8001126:	20c8      	movs	r0, #200	@ 0xc8
 8001128:	f002 f894 	bl	8003254 <HAL_Delay>

    ili9341_Write_Cmd(LCD_GAMMA);
 800112c:	2026      	movs	r0, #38	@ 0x26
 800112e:	f000 f8a7 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x01);
 8001132:	2001      	movs	r0, #1
 8001134:	f000 f8ba 	bl	80012ac <ili9341_Write_Data>

    ili9341_Write_Cmd(LCD_PGAMMA);
 8001138:	20e0      	movs	r0, #224	@ 0xe0
 800113a:	f000 f8a1 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x0F);
 800113e:	200f      	movs	r0, #15
 8001140:	f000 f8b4 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x29);
 8001144:	2029      	movs	r0, #41	@ 0x29
 8001146:	f000 f8b1 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x24);
 800114a:	2024      	movs	r0, #36	@ 0x24
 800114c:	f000 f8ae 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x0C);
 8001150:	200c      	movs	r0, #12
 8001152:	f000 f8ab 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x0E);
 8001156:	200e      	movs	r0, #14
 8001158:	f000 f8a8 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x09);
 800115c:	2009      	movs	r0, #9
 800115e:	f000 f8a5 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x4E);
 8001162:	204e      	movs	r0, #78	@ 0x4e
 8001164:	f000 f8a2 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x78);
 8001168:	2078      	movs	r0, #120	@ 0x78
 800116a:	f000 f89f 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x3C);
 800116e:	203c      	movs	r0, #60	@ 0x3c
 8001170:	f000 f89c 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x09);
 8001174:	2009      	movs	r0, #9
 8001176:	f000 f899 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x13);
 800117a:	2013      	movs	r0, #19
 800117c:	f000 f896 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x05);
 8001180:	2005      	movs	r0, #5
 8001182:	f000 f893 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x17);
 8001186:	2017      	movs	r0, #23
 8001188:	f000 f890 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x11);
 800118c:	2011      	movs	r0, #17
 800118e:	f000 f88d 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x00);
 8001192:	2000      	movs	r0, #0
 8001194:	f000 f88a 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Cmd(LCD_NGAMMA);
 8001198:	20e1      	movs	r0, #225	@ 0xe1
 800119a:	f000 f871 	bl	8001280 <ili9341_Write_Cmd>
    ili9341_Write_Data(0x00);
 800119e:	2000      	movs	r0, #0
 80011a0:	f000 f884 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x16);
 80011a4:	2016      	movs	r0, #22
 80011a6:	f000 f881 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x1B);
 80011aa:	201b      	movs	r0, #27
 80011ac:	f000 f87e 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x04);
 80011b0:	2004      	movs	r0, #4
 80011b2:	f000 f87b 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x11);
 80011b6:	2011      	movs	r0, #17
 80011b8:	f000 f878 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x07);
 80011bc:	2007      	movs	r0, #7
 80011be:	f000 f875 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x31);
 80011c2:	2031      	movs	r0, #49	@ 0x31
 80011c4:	f000 f872 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x33);
 80011c8:	2033      	movs	r0, #51	@ 0x33
 80011ca:	f000 f86f 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x42);
 80011ce:	2042      	movs	r0, #66	@ 0x42
 80011d0:	f000 f86c 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x05);
 80011d4:	2005      	movs	r0, #5
 80011d6:	f000 f869 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x0C);
 80011da:	200c      	movs	r0, #12
 80011dc:	f000 f866 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x0A);
 80011e0:	200a      	movs	r0, #10
 80011e2:	f000 f863 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x28);
 80011e6:	2028      	movs	r0, #40	@ 0x28
 80011e8:	f000 f860 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x2F);
 80011ec:	202f      	movs	r0, #47	@ 0x2f
 80011ee:	f000 f85d 	bl	80012ac <ili9341_Write_Data>
    ili9341_Write_Data(0x0F);
 80011f2:	200f      	movs	r0, #15
 80011f4:	f000 f85a 	bl	80012ac <ili9341_Write_Data>

    ili9341_Write_Cmd(LCD_SLEEP_OUT);
 80011f8:	2011      	movs	r0, #17
 80011fa:	f000 f841 	bl	8001280 <ili9341_Write_Cmd>
    HAL_Delay(200);
 80011fe:	20c8      	movs	r0, #200	@ 0xc8
 8001200:	f002 f828 	bl	8003254 <HAL_Delay>
    ili9341_Write_Cmd(LCD_DISPLAY_ON);
 8001204:	2029      	movs	r0, #41	@ 0x29
 8001206:	f000 f83b 	bl	8001280 <ili9341_Write_Cmd>
    // GRAM start writing
    ili9341_Write_Cmd(LCD_GRAM);
 800120a:	202c      	movs	r0, #44	@ 0x2c
 800120c:	f000 f838 	bl	8001280 <ili9341_Write_Cmd>
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}

08001214 <ili9341_NCS_High>:

void ili9341_NCS_High(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
    GPIOC->BSRR = 1 << 2;
 8001218:	4b03      	ldr	r3, [pc, #12]	@ (8001228 <ili9341_NCS_High+0x14>)
 800121a:	2204      	movs	r2, #4
 800121c:	619a      	str	r2, [r3, #24]
}
 800121e:	bf00      	nop
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	40020800 	.word	0x40020800

0800122c <ili9341_NCS_Low>:

void ili9341_NCS_Low(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
    GPIOC->BSRR = 1 << (2 + 16);
 8001230:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <ili9341_NCS_Low+0x18>)
 8001232:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001236:	619a      	str	r2, [r3, #24]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40020800 	.word	0x40020800

08001248 <ili9341_WRX_High>:

void ili9341_WRX_High(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
    GPIOD->BSRR = 1 << 13;
 800124c:	4b04      	ldr	r3, [pc, #16]	@ (8001260 <ili9341_WRX_High+0x18>)
 800124e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001252:	619a      	str	r2, [r3, #24]
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	40020c00 	.word	0x40020c00

08001264 <ili9341_WRX_Low>:

void ili9341_WRX_Low(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
    GPIOD->BSRR = 1 << (13 + 16);
 8001268:	4b04      	ldr	r3, [pc, #16]	@ (800127c <ili9341_WRX_Low+0x18>)
 800126a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800126e:	619a      	str	r2, [r3, #24]
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40020c00 	.word	0x40020c00

08001280 <ili9341_Write_Cmd>:

void ili9341_Write_Cmd(uint8_t address)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
    ili9341_WRX_Low();
 800128a:	f7ff ffeb 	bl	8001264 <ili9341_WRX_Low>

    ili9341_NCS_Low();
 800128e:	f7ff ffcd 	bl	800122c <ili9341_NCS_Low>
    SPI_Write_Byte(SPI5, address);
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	4619      	mov	r1, r3
 8001296:	4804      	ldr	r0, [pc, #16]	@ (80012a8 <ili9341_Write_Cmd+0x28>)
 8001298:	f001 fdf2 	bl	8002e80 <SPI_Write_Byte>
    ili9341_NCS_High();
 800129c:	f7ff ffba 	bl	8001214 <ili9341_NCS_High>
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40015000 	.word	0x40015000

080012ac <ili9341_Write_Data>:

void ili9341_Write_Data(uint8_t value)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
    ili9341_WRX_High();
 80012b6:	f7ff ffc7 	bl	8001248 <ili9341_WRX_High>

    ili9341_NCS_Low();
 80012ba:	f7ff ffb7 	bl	800122c <ili9341_NCS_Low>
    SPI_Write_Byte(SPI5, value);
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4619      	mov	r1, r3
 80012c2:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <ili9341_Write_Data+0x28>)
 80012c4:	f001 fddc 	bl	8002e80 <SPI_Write_Byte>
    ili9341_NCS_High();
 80012c8:	f7ff ffa4 	bl	8001214 <ili9341_NCS_High>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40015000 	.word	0x40015000

080012d8 <LTDC_IO_Init>:
#include "ltdc_cfg.h"
#include "gpio_cfg.h"
#include "sdram_cfg.h"

void LTDC_IO_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af04      	add	r7, sp, #16
    // GPIO pin configuration
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN;
 80012de:	4b88      	ldr	r3, [pc, #544]	@ (8001500 <LTDC_IO_Init+0x228>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	4a87      	ldr	r2, [pc, #540]	@ (8001500 <LTDC_IO_Init+0x228>)
 80012e4:	f043 036f 	orr.w	r3, r3, #111	@ 0x6f
 80012e8:	6313      	str	r3, [r2, #48]	@ 0x30

    Pin_Cfg(GPIOC, 10, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_R2
 80012ea:	230e      	movs	r3, #14
 80012ec:	9302      	str	r3, [sp, #8]
 80012ee:	2300      	movs	r3, #0
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	2303      	movs	r3, #3
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	2300      	movs	r3, #0
 80012f8:	2202      	movs	r2, #2
 80012fa:	210a      	movs	r1, #10
 80012fc:	4881      	ldr	r0, [pc, #516]	@ (8001504 <LTDC_IO_Init+0x22c>)
 80012fe:	f7ff fced 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB,  0, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE,  AF_9);    // LCD_R3
 8001302:	2309      	movs	r3, #9
 8001304:	9302      	str	r3, [sp, #8]
 8001306:	2300      	movs	r3, #0
 8001308:	9301      	str	r3, [sp, #4]
 800130a:	2303      	movs	r3, #3
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	2300      	movs	r3, #0
 8001310:	2202      	movs	r2, #2
 8001312:	2100      	movs	r1, #0
 8001314:	487c      	ldr	r0, [pc, #496]	@ (8001508 <LTDC_IO_Init+0x230>)
 8001316:	f7ff fce1 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOA, 11, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_R4
 800131a:	230e      	movs	r3, #14
 800131c:	9302      	str	r3, [sp, #8]
 800131e:	2300      	movs	r3, #0
 8001320:	9301      	str	r3, [sp, #4]
 8001322:	2303      	movs	r3, #3
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2300      	movs	r3, #0
 8001328:	2202      	movs	r2, #2
 800132a:	210b      	movs	r1, #11
 800132c:	4877      	ldr	r0, [pc, #476]	@ (800150c <LTDC_IO_Init+0x234>)
 800132e:	f7ff fcd5 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOA, 12, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_R5
 8001332:	230e      	movs	r3, #14
 8001334:	9302      	str	r3, [sp, #8]
 8001336:	2300      	movs	r3, #0
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	2303      	movs	r3, #3
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2300      	movs	r3, #0
 8001340:	2202      	movs	r2, #2
 8001342:	210c      	movs	r1, #12
 8001344:	4871      	ldr	r0, [pc, #452]	@ (800150c <LTDC_IO_Init+0x234>)
 8001346:	f7ff fcc9 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB,  1, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE,  AF_9);    // LCD_R6
 800134a:	2309      	movs	r3, #9
 800134c:	9302      	str	r3, [sp, #8]
 800134e:	2300      	movs	r3, #0
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	2303      	movs	r3, #3
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	2300      	movs	r3, #0
 8001358:	2202      	movs	r2, #2
 800135a:	2101      	movs	r1, #1
 800135c:	486a      	ldr	r0, [pc, #424]	@ (8001508 <LTDC_IO_Init+0x230>)
 800135e:	f7ff fcbd 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  6, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_R7
 8001362:	230e      	movs	r3, #14
 8001364:	9302      	str	r3, [sp, #8]
 8001366:	2300      	movs	r3, #0
 8001368:	9301      	str	r3, [sp, #4]
 800136a:	2303      	movs	r3, #3
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	2300      	movs	r3, #0
 8001370:	2202      	movs	r2, #2
 8001372:	2106      	movs	r1, #6
 8001374:	4866      	ldr	r0, [pc, #408]	@ (8001510 <LTDC_IO_Init+0x238>)
 8001376:	f7ff fcb1 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOA,  6, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_G2
 800137a:	230e      	movs	r3, #14
 800137c:	9302      	str	r3, [sp, #8]
 800137e:	2300      	movs	r3, #0
 8001380:	9301      	str	r3, [sp, #4]
 8001382:	2303      	movs	r3, #3
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2300      	movs	r3, #0
 8001388:	2202      	movs	r2, #2
 800138a:	2106      	movs	r1, #6
 800138c:	485f      	ldr	r0, [pc, #380]	@ (800150c <LTDC_IO_Init+0x234>)
 800138e:	f7ff fca5 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG, 10, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE,  AF_9);    // LCD_G3
 8001392:	2309      	movs	r3, #9
 8001394:	9302      	str	r3, [sp, #8]
 8001396:	2300      	movs	r3, #0
 8001398:	9301      	str	r3, [sp, #4]
 800139a:	2303      	movs	r3, #3
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	2300      	movs	r3, #0
 80013a0:	2202      	movs	r2, #2
 80013a2:	210a      	movs	r1, #10
 80013a4:	485a      	ldr	r0, [pc, #360]	@ (8001510 <LTDC_IO_Init+0x238>)
 80013a6:	f7ff fc99 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB, 10, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_G4
 80013aa:	230e      	movs	r3, #14
 80013ac:	9302      	str	r3, [sp, #8]
 80013ae:	2300      	movs	r3, #0
 80013b0:	9301      	str	r3, [sp, #4]
 80013b2:	2303      	movs	r3, #3
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2300      	movs	r3, #0
 80013b8:	2202      	movs	r2, #2
 80013ba:	210a      	movs	r1, #10
 80013bc:	4852      	ldr	r0, [pc, #328]	@ (8001508 <LTDC_IO_Init+0x230>)
 80013be:	f7ff fc8d 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB, 11, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_G5
 80013c2:	230e      	movs	r3, #14
 80013c4:	9302      	str	r3, [sp, #8]
 80013c6:	2300      	movs	r3, #0
 80013c8:	9301      	str	r3, [sp, #4]
 80013ca:	2303      	movs	r3, #3
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2300      	movs	r3, #0
 80013d0:	2202      	movs	r2, #2
 80013d2:	210b      	movs	r1, #11
 80013d4:	484c      	ldr	r0, [pc, #304]	@ (8001508 <LTDC_IO_Init+0x230>)
 80013d6:	f7ff fc81 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOC,  7, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_G6
 80013da:	230e      	movs	r3, #14
 80013dc:	9302      	str	r3, [sp, #8]
 80013de:	2300      	movs	r3, #0
 80013e0:	9301      	str	r3, [sp, #4]
 80013e2:	2303      	movs	r3, #3
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	2300      	movs	r3, #0
 80013e8:	2202      	movs	r2, #2
 80013ea:	2107      	movs	r1, #7
 80013ec:	4845      	ldr	r0, [pc, #276]	@ (8001504 <LTDC_IO_Init+0x22c>)
 80013ee:	f7ff fc75 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD,  3, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_G7
 80013f2:	230e      	movs	r3, #14
 80013f4:	9302      	str	r3, [sp, #8]
 80013f6:	2300      	movs	r3, #0
 80013f8:	9301      	str	r3, [sp, #4]
 80013fa:	2303      	movs	r3, #3
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2300      	movs	r3, #0
 8001400:	2202      	movs	r2, #2
 8001402:	2103      	movs	r1, #3
 8001404:	4843      	ldr	r0, [pc, #268]	@ (8001514 <LTDC_IO_Init+0x23c>)
 8001406:	f7ff fc69 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD,  6, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_B2
 800140a:	230e      	movs	r3, #14
 800140c:	9302      	str	r3, [sp, #8]
 800140e:	2300      	movs	r3, #0
 8001410:	9301      	str	r3, [sp, #4]
 8001412:	2303      	movs	r3, #3
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	2300      	movs	r3, #0
 8001418:	2202      	movs	r2, #2
 800141a:	2106      	movs	r1, #6
 800141c:	483d      	ldr	r0, [pc, #244]	@ (8001514 <LTDC_IO_Init+0x23c>)
 800141e:	f7ff fc5d 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG, 11, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_B3
 8001422:	230e      	movs	r3, #14
 8001424:	9302      	str	r3, [sp, #8]
 8001426:	2300      	movs	r3, #0
 8001428:	9301      	str	r3, [sp, #4]
 800142a:	2303      	movs	r3, #3
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2300      	movs	r3, #0
 8001430:	2202      	movs	r2, #2
 8001432:	210b      	movs	r1, #11
 8001434:	4836      	ldr	r0, [pc, #216]	@ (8001510 <LTDC_IO_Init+0x238>)
 8001436:	f7ff fc51 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG, 12, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE,  AF_9);    // LCD_B4
 800143a:	2309      	movs	r3, #9
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	2300      	movs	r3, #0
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	2303      	movs	r3, #3
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2300      	movs	r3, #0
 8001448:	2202      	movs	r2, #2
 800144a:	210c      	movs	r1, #12
 800144c:	4830      	ldr	r0, [pc, #192]	@ (8001510 <LTDC_IO_Init+0x238>)
 800144e:	f7ff fc45 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOA,  3, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_B5
 8001452:	230e      	movs	r3, #14
 8001454:	9302      	str	r3, [sp, #8]
 8001456:	2300      	movs	r3, #0
 8001458:	9301      	str	r3, [sp, #4]
 800145a:	2303      	movs	r3, #3
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	2300      	movs	r3, #0
 8001460:	2202      	movs	r2, #2
 8001462:	2103      	movs	r1, #3
 8001464:	4829      	ldr	r0, [pc, #164]	@ (800150c <LTDC_IO_Init+0x234>)
 8001466:	f7ff fc39 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB,  8, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_B6
 800146a:	230e      	movs	r3, #14
 800146c:	9302      	str	r3, [sp, #8]
 800146e:	2300      	movs	r3, #0
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	2303      	movs	r3, #3
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2300      	movs	r3, #0
 8001478:	2202      	movs	r2, #2
 800147a:	2108      	movs	r1, #8
 800147c:	4822      	ldr	r0, [pc, #136]	@ (8001508 <LTDC_IO_Init+0x230>)
 800147e:	f7ff fc2d 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB,  9, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_B7
 8001482:	230e      	movs	r3, #14
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	2300      	movs	r3, #0
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	2303      	movs	r3, #3
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	2202      	movs	r2, #2
 8001492:	2109      	movs	r1, #9
 8001494:	481c      	ldr	r0, [pc, #112]	@ (8001508 <LTDC_IO_Init+0x230>)
 8001496:	f7ff fc21 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOA,  4, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_VSYNC
 800149a:	230e      	movs	r3, #14
 800149c:	9302      	str	r3, [sp, #8]
 800149e:	2300      	movs	r3, #0
 80014a0:	9301      	str	r3, [sp, #4]
 80014a2:	2303      	movs	r3, #3
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2300      	movs	r3, #0
 80014a8:	2202      	movs	r2, #2
 80014aa:	2104      	movs	r1, #4
 80014ac:	4817      	ldr	r0, [pc, #92]	@ (800150c <LTDC_IO_Init+0x234>)
 80014ae:	f7ff fc15 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOC,  6, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_HSYNC
 80014b2:	230e      	movs	r3, #14
 80014b4:	9302      	str	r3, [sp, #8]
 80014b6:	2300      	movs	r3, #0
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	2303      	movs	r3, #3
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	2300      	movs	r3, #0
 80014c0:	2202      	movs	r2, #2
 80014c2:	2106      	movs	r1, #6
 80014c4:	480f      	ldr	r0, [pc, #60]	@ (8001504 <LTDC_IO_Init+0x22c>)
 80014c6:	f7ff fc09 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 10, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_DE
 80014ca:	230e      	movs	r3, #14
 80014cc:	9302      	str	r3, [sp, #8]
 80014ce:	2300      	movs	r3, #0
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	2303      	movs	r3, #3
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	2300      	movs	r3, #0
 80014d8:	2202      	movs	r2, #2
 80014da:	210a      	movs	r1, #10
 80014dc:	480e      	ldr	r0, [pc, #56]	@ (8001518 <LTDC_IO_Init+0x240>)
 80014de:	f7ff fbfd 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  7, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_14);    // LCD_CLK
 80014e2:	230e      	movs	r3, #14
 80014e4:	9302      	str	r3, [sp, #8]
 80014e6:	2300      	movs	r3, #0
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	2303      	movs	r3, #3
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2300      	movs	r3, #0
 80014f0:	2202      	movs	r2, #2
 80014f2:	2107      	movs	r1, #7
 80014f4:	4806      	ldr	r0, [pc, #24]	@ (8001510 <LTDC_IO_Init+0x238>)
 80014f6:	f7ff fbf1 	bl	8000cdc <Pin_Cfg>
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40023800 	.word	0x40023800
 8001504:	40020800 	.word	0x40020800
 8001508:	40020400 	.word	0x40020400
 800150c:	40020000 	.word	0x40020000
 8001510:	40021800 	.word	0x40021800
 8001514:	40020c00 	.word	0x40020c00
 8001518:	40021400 	.word	0x40021400

0800151c <LTDC_Core_Init>:

void LTDC_Core_Init(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
    // Enable clock for LTDC
    RCC->APB2ENR |= RCC_APB2ENR_LTDCEN;
 8001520:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <LTDC_Core_Init+0x74>)
 8001522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001524:	4a1a      	ldr	r2, [pc, #104]	@ (8001590 <LTDC_Core_Init+0x74>)
 8001526:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800152a:	6453      	str	r3, [r2, #68]	@ 0x44

    // Synchronization Size
    LTDC->SSCR = ((HSYNC - 1) << LTDC_SSCR_HSW_Pos) | (VSYNC - 1);
 800152c:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <LTDC_Core_Init+0x78>)
 800152e:	4a1a      	ldr	r2, [pc, #104]	@ (8001598 <LTDC_Core_Init+0x7c>)
 8001530:	609a      	str	r2, [r3, #8]
    // Back Porch Configuration
    LTDC->BPCR = (((HSYNC + HBP) - 1) << LTDC_BPCR_AHBP_Pos) | ((VSYNC + VBP) - 1);
 8001532:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <LTDC_Core_Init+0x78>)
 8001534:	4a19      	ldr	r2, [pc, #100]	@ (800159c <LTDC_Core_Init+0x80>)
 8001536:	60da      	str	r2, [r3, #12]
    // Active Width Configuration
    LTDC->AWCR = (((HSYNC + HBP + LCD_ACTIVE_WIDTH) - 1) << LTDC_AWCR_AAW_Pos) | ((VSYNC + VBP + LCD_ACTIVE_HEIGHT) - 1);
 8001538:	4b16      	ldr	r3, [pc, #88]	@ (8001594 <LTDC_Core_Init+0x78>)
 800153a:	4a19      	ldr	r2, [pc, #100]	@ (80015a0 <LTDC_Core_Init+0x84>)
 800153c:	611a      	str	r2, [r3, #16]
    // Total Width Configuration
    LTDC->TWCR = (((HSYNC + HBP + LCD_ACTIVE_WIDTH + HFP) - 1) << LTDC_TWCR_TOTALW_Pos) | ((VSYNC + VBP + LCD_ACTIVE_HEIGHT + VFP) - 1);
 800153e:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <LTDC_Core_Init+0x78>)
 8001540:	4a18      	ldr	r2, [pc, #96]	@ (80015a4 <LTDC_Core_Init+0x88>)
 8001542:	615a      	str	r2, [r3, #20]

    // Window Horizontal Position Configuration
    LTDC_Layer1->WHPCR = (((HSYNC + HBP + LCD_ACTIVE_WIDTH) - 1) << LTDC_LxWHPCR_WHSPPOS_Pos) | (((HSYNC + HBP) - 1) + 1);
 8001544:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 8001546:	4a19      	ldr	r2, [pc, #100]	@ (80015ac <LTDC_Core_Init+0x90>)
 8001548:	605a      	str	r2, [r3, #4]
    // Window Vertical Position Configuration 
    LTDC_Layer1->WVPCR = (((VSYNC + VBP + LCD_ACTIVE_HEIGHT) - 1) << LTDC_LxWVPCR_WVSPPOS_Pos) | (((VSYNC + VBP) - 1) + 1);
 800154a:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 800154c:	4a18      	ldr	r2, [pc, #96]	@ (80015b0 <LTDC_Core_Init+0x94>)
 800154e:	609a      	str	r2, [r3, #8]
    // Pixel Format Configuration RGB565
    LTDC_Layer1->PFCR = 2;
 8001550:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 8001552:	2202      	movs	r2, #2
 8001554:	611a      	str	r2, [r3, #16]
    // Color Frame Buffer Address
    LTDC_Layer1->CFBAR = SDRAM_BASE;
 8001556:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 8001558:	f04f 4250 	mov.w	r2, #3489660928	@ 0xd0000000
 800155c:	629a      	str	r2, [r3, #40]	@ 0x28
    // Color Frame Buffer Length
    LTDC_Layer1->CFBLR  = ((LCD_ACTIVE_WIDTH * PIXEL_WIDHT) << LTDC_LxCFBLR_CFBP_Pos) | ((LCD_ACTIVE_WIDTH * PIXEL_WIDHT) + 3);
 800155e:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 8001560:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <LTDC_Core_Init+0x98>)
 8001562:	62da      	str	r2, [r3, #44]	@ 0x2c
    // ColorFrame Buffer Line Numbe
    LTDC_Layer1->CFBLNR = LCD_ACTIVE_HEIGHT;
 8001564:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 8001566:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800156a:	631a      	str	r2, [r3, #48]	@ 0x30
    // Enable Layer
    LTDC_Layer1->CR |= LTDC_LxCR_LEN;
 800156c:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a0d      	ldr	r2, [pc, #52]	@ (80015a8 <LTDC_Core_Init+0x8c>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6013      	str	r3, [r2, #0]
    // Immediate Reload
    LTDC->SRCR = LTDC_SRCR_IMR;
 8001578:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <LTDC_Core_Init+0x78>)
 800157a:	2201      	movs	r2, #1
 800157c:	625a      	str	r2, [r3, #36]	@ 0x24

    // Enable LTDC
    LTDC->GCR = LTDC_GCR_LTDCEN;
 800157e:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <LTDC_Core_Init+0x78>)
 8001580:	2201      	movs	r2, #1
 8001582:	619a      	str	r2, [r3, #24]
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	40016800 	.word	0x40016800
 8001598:	00090001 	.word	0x00090001
 800159c:	001d0003 	.word	0x001d0003
 80015a0:	010d0143 	.word	0x010d0143
 80015a4:	01170147 	.word	0x01170147
 80015a8:	40016884 	.word	0x40016884
 80015ac:	010d001e 	.word	0x010d001e
 80015b0:	01430004 	.word	0x01430004
 80015b4:	01e001e3 	.word	0x01e001e3

080015b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	6039      	str	r1, [r7, #0]
 80015c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db0a      	blt.n	80015e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	490c      	ldr	r1, [pc, #48]	@ (8001604 <__NVIC_SetPriority+0x4c>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	0112      	lsls	r2, r2, #4
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	440b      	add	r3, r1
 80015dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e0:	e00a      	b.n	80015f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4908      	ldr	r1, [pc, #32]	@ (8001608 <__NVIC_SetPriority+0x50>)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	3b04      	subs	r3, #4
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	761a      	strb	r2, [r3, #24]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800161c:	d301      	bcc.n	8001622 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800161e:	2301      	movs	r3, #1
 8001620:	e00f      	b.n	8001642 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001622:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <SysTick_Config+0x40>)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3b01      	subs	r3, #1
 8001628:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800162a:	210f      	movs	r1, #15
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	f7ff ffc2 	bl	80015b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <SysTick_Config+0x40>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800163a:	4b04      	ldr	r3, [pc, #16]	@ (800164c <SysTick_Config+0x40>)
 800163c:	2207      	movs	r2, #7
 800163e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	e000e010 	.word	0xe000e010

08001650 <HAL_GPIO_EXTI_Callback>:
	uint8_t size;
	struct Student student[6];
};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_2)
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	2b04      	cmp	r3, #4
 800165e:	d10d      	bne.n	800167c <HAL_GPIO_EXTI_Callback+0x2c>
    {
    	if (keyG == 0) {
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d103      	bne.n	8001670 <HAL_GPIO_EXTI_Callback+0x20>
    		keyG = 1;
 8001668:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <HAL_GPIO_EXTI_Callback+0x80>)
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
 800166e:	e005      	b.n	800167c <HAL_GPIO_EXTI_Callback+0x2c>
    	} else {
    		keyG = 0;
 8001670:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
    		state = NextPg;
 8001676:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0x84>)
 8001678:	2264      	movs	r2, #100	@ 0x64
 800167a:	601a      	str	r2, [r3, #0]
    	}
    }
    if (GPIO_Pin == GPIO_PIN_12)
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001682:	d10d      	bne.n	80016a0 <HAL_GPIO_EXTI_Callback+0x50>
    {
    	if (keyB == 0) {
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x88>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d103      	bne.n	8001694 <HAL_GPIO_EXTI_Callback+0x44>
    		keyB = 1;
 800168c:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x88>)
 800168e:	2201      	movs	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e005      	b.n	80016a0 <HAL_GPIO_EXTI_Callback+0x50>
    	} else {
    		keyB = 0;
 8001694:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x88>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
    		state = PrevPg;
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0x84>)
 800169c:	2265      	movs	r2, #101	@ 0x65
 800169e:	601a      	str	r2, [r3, #0]
    	}
    }
    if (GPIO_Pin == GPIO_PIN_0)
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d10d      	bne.n	80016c2 <HAL_GPIO_EXTI_Callback+0x72>
    {
    	if (keyY == 0) {
 80016a6:	4b0d      	ldr	r3, [pc, #52]	@ (80016dc <HAL_GPIO_EXTI_Callback+0x8c>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d103      	bne.n	80016b6 <HAL_GPIO_EXTI_Callback+0x66>
    		keyY = 1;
 80016ae:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <HAL_GPIO_EXTI_Callback+0x8c>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	701a      	strb	r2, [r3, #0]
    	} else {
    		keyY = 0;
    		state = Reset;
    	}
    }
}
 80016b4:	e005      	b.n	80016c2 <HAL_GPIO_EXTI_Callback+0x72>
    		keyY = 0;
 80016b6:	4b09      	ldr	r3, [pc, #36]	@ (80016dc <HAL_GPIO_EXTI_Callback+0x8c>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	701a      	strb	r2, [r3, #0]
    		state = Reset;
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0x84>)
 80016be:	2267      	movs	r2, #103	@ 0x67
 80016c0:	601a      	str	r2, [r3, #0]
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	2000010c 	.word	0x2000010c
 80016d4:	20000000 	.word	0x20000000
 80016d8:	2000010d 	.word	0x2000010d
 80016dc:	2000010e 	.word	0x2000010e

080016e0 <UI_Init>:
	DS1307_SetHour(23);
	DS1307_SetMinute(15);
	DS1307_SetSecond(01);
}

void UI_Init(uint8_t page, uint8_t size) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b094      	sub	sp, #80	@ 0x50
 80016e4:	af02      	add	r7, sp, #8
 80016e6:	4603      	mov	r3, r0
 80016e8:	460a      	mov	r2, r1
 80016ea:	71fb      	strb	r3, [r7, #7]
 80016ec:	4613      	mov	r3, r2
 80016ee:	71bb      	strb	r3, [r7, #6]
	Fill_Black(0, LCD_ACTIVE_WIDTH, 0, LCD_ACTIVE_HEIGHT);
 80016f0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80016f4:	2200      	movs	r2, #0
 80016f6:	21f0      	movs	r1, #240	@ 0xf0
 80016f8:	2000      	movs	r0, #0
 80016fa:	f7ff f82a 	bl	8000752 <Fill_Black>
	char buffer[50];
	Draw_String(30, 10, "CLASS: CE224.P14", COLOR_WHITE, COLOR_BLACK);
 80016fe:	2300      	movs	r3, #0
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001706:	4a3d      	ldr	r2, [pc, #244]	@ (80017fc <UI_Init+0x11c>)
 8001708:	210a      	movs	r1, #10
 800170a:	201e      	movs	r0, #30
 800170c:	f7fe fffc 	bl	8000708 <Draw_String>
	sprintf(buffer, "SS: %d/53", size);
 8001710:	79ba      	ldrb	r2, [r7, #6]
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	493a      	ldr	r1, [pc, #232]	@ (8001800 <UI_Init+0x120>)
 8001718:	4618      	mov	r0, r3
 800171a:	f004 fe95 	bl	8006448 <siprintf>
	Draw_String(150, 10, buffer, COLOR_WHITE, COLOR_BLACK);
 800171e:	f107 020c 	add.w	r2, r7, #12
 8001722:	2300      	movs	r3, #0
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800172a:	210a      	movs	r1, #10
 800172c:	2096      	movs	r0, #150	@ 0x96
 800172e:	f7fe ffeb 	bl	8000708 <Draw_String>
	//Draw_String(150, 10, "SS: 0/53", COLOR_WHITE, COLOR_BLACK);
	for (uint16_t x = 0; x < LCD_ACTIVE_WIDTH; x++) {
 8001732:	2300      	movs	r3, #0
 8001734:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001738:	e00c      	b.n	8001754 <UI_Init+0x74>
		Draw_Pixel(x, 20, COLOR_WHITE);
 800173a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800173e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001742:	2114      	movs	r1, #20
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe ff59 	bl	80005fc <Draw_Pixel>
	for (uint16_t x = 0; x < LCD_ACTIVE_WIDTH; x++) {
 800174a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800174e:	3301      	adds	r3, #1
 8001750:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001754:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001758:	2bef      	cmp	r3, #239	@ 0xef
 800175a:	d9ee      	bls.n	800173a <UI_Init+0x5a>
	}
	for (uint16_t y = 0; y < 308; y++) {
 800175c:	2300      	movs	r3, #0
 800175e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8001762:	e00c      	b.n	800177e <UI_Init+0x9e>
		Draw_Pixel(20, y, COLOR_WHITE);
 8001764:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001768:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800176c:	4619      	mov	r1, r3
 800176e:	2014      	movs	r0, #20
 8001770:	f7fe ff44 	bl	80005fc <Draw_Pixel>
	for (uint16_t y = 0; y < 308; y++) {
 8001774:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001778:	3301      	adds	r3, #1
 800177a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800177e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001782:	f5b3 7f9a 	cmp.w	r3, #308	@ 0x134
 8001786:	d3ed      	bcc.n	8001764 <UI_Init+0x84>
	}
	uint16_t ty = 20;
 8001788:	2314      	movs	r3, #20
 800178a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	while (ty != 356)
 800178e:	e01a      	b.n	80017c6 <UI_Init+0xe6>
	{
		for (uint16_t x = 0; x < LCD_ACTIVE_WIDTH; x++) {
 8001790:	2300      	movs	r3, #0
 8001792:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8001796:	e00d      	b.n	80017b4 <UI_Init+0xd4>
			Draw_Pixel(x, ty, COLOR_WHITE);
 8001798:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 800179c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80017a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe ff29 	bl	80005fc <Draw_Pixel>
		for (uint16_t x = 0; x < LCD_ACTIVE_WIDTH; x++) {
 80017aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80017ae:	3301      	adds	r3, #1
 80017b0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80017b4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80017b8:	2bef      	cmp	r3, #239	@ 0xef
 80017ba:	d9ed      	bls.n	8001798 <UI_Init+0xb8>
		}
		ty = ty + 48;
 80017bc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80017c0:	3330      	adds	r3, #48	@ 0x30
 80017c2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	while (ty != 356)
 80017c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80017ca:	f5b3 7fb2 	cmp.w	r3, #356	@ 0x164
 80017ce:	d1df      	bne.n	8001790 <UI_Init+0xb0>
	}
	sprintf(buffer, "- PAGE %d -", page);
 80017d0:	79fa      	ldrb	r2, [r7, #7]
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	490b      	ldr	r1, [pc, #44]	@ (8001804 <UI_Init+0x124>)
 80017d8:	4618      	mov	r0, r3
 80017da:	f004 fe35 	bl	8006448 <siprintf>
	Draw_String(90,311, buffer, COLOR_WHITE, COLOR_BLACK);
 80017de:	f107 020c 	add.w	r2, r7, #12
 80017e2:	2300      	movs	r3, #0
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017ea:	f240 1137 	movw	r1, #311	@ 0x137
 80017ee:	205a      	movs	r0, #90	@ 0x5a
 80017f0:	f7fe ff8a 	bl	8000708 <Draw_String>
}
 80017f4:	bf00      	nop
 80017f6:	3748      	adds	r7, #72	@ 0x48
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	08006dcc 	.word	0x08006dcc
 8001800:	08006de0 	.word	0x08006de0
 8001804:	08006dec 	.word	0x08006dec

08001808 <printStudent>:
	Fill_Black(90, 140, 311, 320);
	char buffer[50];
	sprintf(buffer, "- PAGE %d -", page);
	Draw_String(90, 311, buffer, COLOR_WHITE, COLOR_BLACK);
}
void printStudent(struct Page* p, uint8_t page, uint8_t order) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b092      	sub	sp, #72	@ 0x48
 800180c:	af02      	add	r7, sp, #8
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	460b      	mov	r3, r1
 8001812:	70fb      	strb	r3, [r7, #3]
 8001814:	4613      	mov	r3, r2
 8001816:	70bb      	strb	r3, [r7, #2]
	uint16_t ty1 = 32 + (48 * order);
 8001818:	78bb      	ldrb	r3, [r7, #2]
 800181a:	b29b      	uxth	r3, r3
 800181c:	461a      	mov	r2, r3
 800181e:	0052      	lsls	r2, r2, #1
 8001820:	4413      	add	r3, r2
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	b29b      	uxth	r3, r3
 8001826:	3320      	adds	r3, #32
 8001828:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	uint16_t ty2 = 44 + (48 * order);
 800182a:	78bb      	ldrb	r3, [r7, #2]
 800182c:	b29b      	uxth	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	0052      	lsls	r2, r2, #1
 8001832:	4413      	add	r3, r2
 8001834:	011b      	lsls	r3, r3, #4
 8001836:	b29b      	uxth	r3, r3
 8001838:	332c      	adds	r3, #44	@ 0x2c
 800183a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	uint16_t ty3 = 56 + (48 * order);
 800183c:	78bb      	ldrb	r3, [r7, #2]
 800183e:	b29b      	uxth	r3, r3
 8001840:	461a      	mov	r2, r3
 8001842:	0052      	lsls	r2, r2, #1
 8001844:	4413      	add	r3, r2
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	b29b      	uxth	r3, r3
 800184a:	3338      	adds	r3, #56	@ 0x38
 800184c:	877b      	strh	r3, [r7, #58]	@ 0x3a
	char buffer[50];
	sprintf(buffer, "%d", p[page].student[order].order);
 800184e:	78fb      	ldrb	r3, [r7, #3]
 8001850:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001854:	fb02 f303 	mul.w	r3, r2, r3
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	18d1      	adds	r1, r2, r3
 800185c:	78ba      	ldrb	r2, [r7, #2]
 800185e:	4613      	mov	r3, r2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4413      	add	r3, r2
 8001864:	015b      	lsls	r3, r3, #5
 8001866:	440b      	add	r3, r1
 8001868:	3304      	adds	r3, #4
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	f107 0308 	add.w	r3, r7, #8
 8001872:	4936      	ldr	r1, [pc, #216]	@ (800194c <printStudent+0x144>)
 8001874:	4618      	mov	r0, r3
 8001876:	f004 fde7 	bl	8006448 <siprintf>
	if (p[page].student[order].order >= 10) {
 800187a:	78fb      	ldrb	r3, [r7, #3]
 800187c:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001880:	fb02 f303 	mul.w	r3, r2, r3
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	18d1      	adds	r1, r2, r3
 8001888:	78ba      	ldrb	r2, [r7, #2]
 800188a:	4613      	mov	r3, r2
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	4413      	add	r3, r2
 8001890:	015b      	lsls	r3, r3, #5
 8001892:	440b      	add	r3, r1
 8001894:	3304      	adds	r3, #4
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b09      	cmp	r3, #9
 800189a:	d90a      	bls.n	80018b2 <printStudent+0xaa>
		Draw_String(3, ty2, buffer, COLOR_WHITE, COLOR_BLACK);
 800189c:	f107 0208 	add.w	r2, r7, #8
 80018a0:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80018a2:	2300      	movs	r3, #0
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018aa:	2003      	movs	r0, #3
 80018ac:	f7fe ff2c 	bl	8000708 <Draw_String>
 80018b0:	e009      	b.n	80018c6 <printStudent+0xbe>
	}
	else {
		Draw_String(7, ty2, buffer, COLOR_WHITE, COLOR_BLACK);
 80018b2:	f107 0208 	add.w	r2, r7, #8
 80018b6:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80018b8:	2300      	movs	r3, #0
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018c0:	2007      	movs	r0, #7
 80018c2:	f7fe ff21 	bl	8000708 <Draw_String>
	}
	Draw_String(30, ty1, "AAAAA AAAAA AAAAA AAAAA", COLOR_WHITE, COLOR_BLACK);
 80018c6:	8ff9      	ldrh	r1, [r7, #62]	@ 0x3e
 80018c8:	2300      	movs	r3, #0
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001950 <printStudent+0x148>)
 80018d2:	201e      	movs	r0, #30
 80018d4:	f7fe ff18 	bl	8000708 <Draw_String>


	sprintf(buffer, "MSSV: %s", p[page].student[order].ID);
 80018d8:	78fb      	ldrb	r3, [r7, #3]
 80018da:	f44f 7211 	mov.w	r2, #580	@ 0x244
 80018de:	fb02 f303 	mul.w	r3, r2, r3
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	18d1      	adds	r1, r2, r3
 80018e6:	78ba      	ldrb	r2, [r7, #2]
 80018e8:	4613      	mov	r3, r2
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	4413      	add	r3, r2
 80018ee:	015b      	lsls	r3, r3, #5
 80018f0:	440b      	add	r3, r1
 80018f2:	1d5a      	adds	r2, r3, #5
 80018f4:	f107 0308 	add.w	r3, r7, #8
 80018f8:	4916      	ldr	r1, [pc, #88]	@ (8001954 <printStudent+0x14c>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f004 fda4 	bl	8006448 <siprintf>
	Draw_String(30, ty2, buffer, COLOR_WHITE, COLOR_BLACK);
 8001900:	f107 0208 	add.w	r2, r7, #8
 8001904:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8001906:	2300      	movs	r3, #0
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800190e:	201e      	movs	r0, #30
 8001910:	f7fe fefa 	bl	8000708 <Draw_String>

	Draw_String(30, ty3, p[page].student[order].time, COLOR_WHITE, COLOR_BLACK);
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	f44f 7211 	mov.w	r2, #580	@ 0x244
 800191a:	fb02 f303 	mul.w	r3, r2, r3
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	18d1      	adds	r1, r2, r3
 8001922:	78ba      	ldrb	r2, [r7, #2]
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	015b      	lsls	r3, r3, #5
 800192c:	3328      	adds	r3, #40	@ 0x28
 800192e:	440b      	add	r3, r1
 8001930:	1d5a      	adds	r2, r3, #5
 8001932:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8001934:	2300      	movs	r3, #0
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800193c:	201e      	movs	r0, #30
 800193e:	f7fe fee3 	bl	8000708 <Draw_String>
}
 8001942:	bf00      	nop
 8001944:	3740      	adds	r7, #64	@ 0x40
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	08006df8 	.word	0x08006df8
 8001950:	08006dfc 	.word	0x08006dfc
 8001954:	08006e14 	.word	0x08006e14

08001958 <Print_Students_InPg>:
void Print_Students_InPg(struct Page* p, uint8_t page, uint8_t size) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	70fb      	strb	r3, [r7, #3]
 8001964:	4613      	mov	r3, r2
 8001966:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i < size; i++) {
 8001968:	2300      	movs	r3, #0
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	e009      	b.n	8001982 <Print_Students_InPg+0x2a>
		printStudent(p, page, i);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	b2da      	uxtb	r2, r3
 8001972:	78fb      	ldrb	r3, [r7, #3]
 8001974:	4619      	mov	r1, r3
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ff46 	bl	8001808 <printStudent>
	for (int i = 0; i < size; i++) {
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	3301      	adds	r3, #1
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	78bb      	ldrb	r3, [r7, #2]
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	429a      	cmp	r2, r3
 8001988:	dbf1      	blt.n	800196e <Print_Students_InPg+0x16>
	}
}
 800198a:	bf00      	nop
 800198c:	bf00      	nop
 800198e:	3710      	adds	r7, #16
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <Get_Time>:
void Get_Time(char* buffer) {
 8001994:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001996:	b08b      	sub	sp, #44	@ 0x2c
 8001998:	af06      	add	r7, sp, #24
 800199a:	6078      	str	r0, [r7, #4]
	uint8_t  date   = DS1307_GetDate();
 800199c:	f7fe ff86 	bl	80008ac <DS1307_GetDate>
 80019a0:	4603      	mov	r3, r0
 80019a2:	73fb      	strb	r3, [r7, #15]
	uint8_t  month  = DS1307_GetMonth();
 80019a4:	f7fe ff8e 	bl	80008c4 <DS1307_GetMonth>
 80019a8:	4603      	mov	r3, r0
 80019aa:	73bb      	strb	r3, [r7, #14]
	uint16_t year   = DS1307_GetYear();
 80019ac:	f7fe ff96 	bl	80008dc <DS1307_GetYear>
 80019b0:	4603      	mov	r3, r0
 80019b2:	81bb      	strh	r3, [r7, #12]
	uint8_t  dow    = DS1307_GetDayOfWeek();
 80019b4:	f7fe ff6e 	bl	8000894 <DS1307_GetDayOfWeek>
 80019b8:	4603      	mov	r3, r0
 80019ba:	72fb      	strb	r3, [r7, #11]
	uint8_t  hour   = DS1307_GetHour();
 80019bc:	f7fe ffaf 	bl	800091e <DS1307_GetHour>
 80019c0:	4603      	mov	r3, r0
 80019c2:	72bb      	strb	r3, [r7, #10]
	uint8_t  minute = DS1307_GetMinute();
 80019c4:	f7fe ffba 	bl	800093c <DS1307_GetMinute>
 80019c8:	4603      	mov	r3, r0
 80019ca:	727b      	strb	r3, [r7, #9]
	uint8_t  second = DS1307_GetSecond();
 80019cc:	f7fe ffc2 	bl	8000954 <DS1307_GetSecond>
 80019d0:	4603      	mov	r3, r0
 80019d2:	723b      	strb	r3, [r7, #8]
	sprintf(buffer, "%02d:%02d:%02d - %02d/%02d/%04d - %s\n",
 80019d4:	7abd      	ldrb	r5, [r7, #10]
 80019d6:	7a7e      	ldrb	r6, [r7, #9]
 80019d8:	7a3b      	ldrb	r3, [r7, #8]
 80019da:	603b      	str	r3, [r7, #0]
 80019dc:	7bfa      	ldrb	r2, [r7, #15]
 80019de:	7bb9      	ldrb	r1, [r7, #14]
 80019e0:	89b8      	ldrh	r0, [r7, #12]
 80019e2:	7afc      	ldrb	r4, [r7, #11]
 80019e4:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <Get_Time+0x78>)
 80019e6:	f853 4024 	ldr.w	r4, [r3, r4, lsl #2]
 80019ea:	9404      	str	r4, [sp, #16]
 80019ec:	9003      	str	r0, [sp, #12]
 80019ee:	9102      	str	r1, [sp, #8]
 80019f0:	9201      	str	r2, [sp, #4]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	4633      	mov	r3, r6
 80019f8:	462a      	mov	r2, r5
 80019fa:	4905      	ldr	r1, [pc, #20]	@ (8001a10 <Get_Time+0x7c>)
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f004 fd23 	bl	8006448 <siprintf>
			hour, minute, second, date, month, year, DAYS_OF_WEEK[dow]);
}
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000004 	.word	0x20000004
 8001a10:	08006e20 	.word	0x08006e20

08001a14 <Address_Init>:

void Address_Init(struct Page* p, uint8_t page) {
 8001a14:	b480      	push	{r7}
 8001a16:	b087      	sub	sp, #28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	70fb      	strb	r3, [r7, #3]
	uint32_t a = 0x080E0000;
 8001a20:	4b21      	ldr	r3, [pc, #132]	@ (8001aa8 <Address_Init+0x94>)
 8001a22:	617b      	str	r3, [r7, #20]
	uint8_t order = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	74fb      	strb	r3, [r7, #19]
	for (int i = 1; i <= page; i++) {
 8001a28:	2301      	movs	r3, #1
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	e031      	b.n	8001a92 <Address_Init+0x7e>
		for (int j = 0; j < 6; j++) {
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	e028      	b.n	8001a86 <Address_Init+0x72>
			a = a + 0x50;
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	3350      	adds	r3, #80	@ 0x50
 8001a38:	617b      	str	r3, [r7, #20]
			p[i].student[j].addr = a;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001a40:	fb02 f303 	mul.w	r3, r2, r3
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	18d1      	adds	r1, r2, r3
 8001a48:	68ba      	ldr	r2, [r7, #8]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4413      	add	r3, r2
 8001a50:	015b      	lsls	r3, r3, #5
 8001a52:	440b      	add	r3, r1
 8001a54:	3360      	adds	r3, #96	@ 0x60
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	601a      	str	r2, [r3, #0]
			order++;
 8001a5a:	7cfb      	ldrb	r3, [r7, #19]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	74fb      	strb	r3, [r7, #19]
			p[i].student[j].order = order;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001a66:	fb02 f303 	mul.w	r3, r2, r3
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	18d1      	adds	r1, r2, r3
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	015b      	lsls	r3, r3, #5
 8001a78:	440b      	add	r3, r1
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	7cfa      	ldrb	r2, [r7, #19]
 8001a7e:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 6; j++) {
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	3301      	adds	r3, #1
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	ddd3      	ble.n	8001a34 <Address_Init+0x20>
	for (int i = 1; i <= page; i++) {
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	78fb      	ldrb	r3, [r7, #3]
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	ddc9      	ble.n	8001a2e <Address_Init+0x1a>
		}
	}
}
 8001a9a:	bf00      	nop
 8001a9c:	bf00      	nop
 8001a9e:	371c      	adds	r7, #28
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	080e0000 	.word	0x080e0000

08001aac <New_SS>:
void New_SS(uint8_t size) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	@ 0x28
 8001ab0:	af02      	add	r7, sp, #8
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
	char buffer[20];
	sprintf(buffer, "SS: %d/53", size);
 8001ab6:	79fa      	ldrb	r2, [r7, #7]
 8001ab8:	f107 030c 	add.w	r3, r7, #12
 8001abc:	4908      	ldr	r1, [pc, #32]	@ (8001ae0 <New_SS+0x34>)
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f004 fcc2 	bl	8006448 <siprintf>
	Draw_String(150, 10, buffer, COLOR_WHITE, COLOR_BLACK);
 8001ac4:	f107 020c 	add.w	r2, r7, #12
 8001ac8:	2300      	movs	r3, #0
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad0:	210a      	movs	r1, #10
 8001ad2:	2096      	movs	r0, #150	@ 0x96
 8001ad4:	f7fe fe18 	bl	8000708 <Draw_String>
}
 8001ad8:	bf00      	nop
 8001ada:	3720      	adds	r7, #32
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	08006de0 	.word	0x08006de0

08001ae4 <isDuplicateID>:
uint8_t isDuplicateID(struct Page* p, uint8_t currentPage, uint8_t currentSize, const char* newID)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	460b      	mov	r3, r1
 8001af0:	72fb      	strb	r3, [r7, #11]
 8001af2:	4613      	mov	r3, r2
 8001af4:	72bb      	strb	r3, [r7, #10]
	if (currentPage == 1 && currentSize == 0) return 0;
 8001af6:	7afb      	ldrb	r3, [r7, #11]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d104      	bne.n	8001b06 <isDuplicateID+0x22>
 8001afc:	7abb      	ldrb	r3, [r7, #10]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <isDuplicateID+0x22>
 8001b02:	2300      	movs	r3, #0
 8001b04:	e033      	b.n	8001b6e <isDuplicateID+0x8a>
    for (uint8_t page = 1; page <= currentPage; page++) {
 8001b06:	2301      	movs	r3, #1
 8001b08:	75fb      	strb	r3, [r7, #23]
 8001b0a:	e02b      	b.n	8001b64 <isDuplicateID+0x80>
        uint8_t maxStudents = (page == currentPage) ? currentSize : 6;
 8001b0c:	7dfa      	ldrb	r2, [r7, #23]
 8001b0e:	7afb      	ldrb	r3, [r7, #11]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d101      	bne.n	8001b18 <isDuplicateID+0x34>
 8001b14:	7abb      	ldrb	r3, [r7, #10]
 8001b16:	e000      	b.n	8001b1a <isDuplicateID+0x36>
 8001b18:	2306      	movs	r3, #6
 8001b1a:	757b      	strb	r3, [r7, #21]
        for (uint8_t i = 0; i < maxStudents; i++) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	75bb      	strb	r3, [r7, #22]
 8001b20:	e019      	b.n	8001b56 <isDuplicateID+0x72>
            if (strcmp(p[page].student[i].ID, newID) == 0) {
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001b28:	fb02 f303 	mul.w	r3, r2, r3
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	18d1      	adds	r1, r2, r3
 8001b30:	7dba      	ldrb	r2, [r7, #22]
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	015b      	lsls	r3, r3, #5
 8001b3a:	440b      	add	r3, r1
 8001b3c:	3305      	adds	r3, #5
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fb55 	bl	80001f0 <strcmp>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <isDuplicateID+0x6c>
                return 1;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e00e      	b.n	8001b6e <isDuplicateID+0x8a>
        for (uint8_t i = 0; i < maxStudents; i++) {
 8001b50:	7dbb      	ldrb	r3, [r7, #22]
 8001b52:	3301      	adds	r3, #1
 8001b54:	75bb      	strb	r3, [r7, #22]
 8001b56:	7dba      	ldrb	r2, [r7, #22]
 8001b58:	7d7b      	ldrb	r3, [r7, #21]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d3e1      	bcc.n	8001b22 <isDuplicateID+0x3e>
    for (uint8_t page = 1; page <= currentPage; page++) {
 8001b5e:	7dfb      	ldrb	r3, [r7, #23]
 8001b60:	3301      	adds	r3, #1
 8001b62:	75fb      	strb	r3, [r7, #23]
 8001b64:	7dfa      	ldrb	r2, [r7, #23]
 8001b66:	7afb      	ldrb	r3, [r7, #11]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d9cf      	bls.n	8001b0c <isDuplicateID+0x28>
            }
        }
    }
    return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	f5ad 5ddd 	sub.w	sp, sp, #7072	@ 0x1ba0
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b82:	f001 faf5 	bl	8003170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b86:	f000 fbed 	bl	8002364 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  PLLSAI_Init();
 8001b8a:	f7fe fd11 	bl	80005b0 <PLLSAI_Init>
  SysTick_Config(1800);
 8001b8e:	f44f 60e1 	mov.w	r0, #1800	@ 0x708
 8001b92:	f7ff fd3b 	bl	800160c <SysTick_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b96:	f7fe ffab 	bl	8000af0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001b9a:	f001 fa4d 	bl	8003038 <MX_USART1_UART_Init>
  MX_SPI4_Init();
 8001b9e:	f001 f8ad 	bl	8002cfc <MX_SPI4_Init>
  MX_I2C3_Init();
 8001ba2:	f7ff f91b 	bl	8000ddc <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 8001ba6:	f000 fcf5 	bl	8002594 <MFRC522_Init>
  SDRAM_IO_Init();
 8001baa:	f000 fe4b 	bl	8002844 <SDRAM_IO_Init>
  SDRAM_Init();
 8001bae:	f001 f833 	bl	8002c18 <SDRAM_Init>
  LTDC_IO_Init();
 8001bb2:	f7ff fb91 	bl	80012d8 <LTDC_IO_Init>
  LTDC_Core_Init();
 8001bb6:	f7ff fcb1 	bl	800151c <LTDC_Core_Init>
  SPI5_IO_Init();
 8001bba:	f001 f91d 	bl	8002df8 <SPI5_IO_Init>
  SPI5_Core_Init();
 8001bbe:	f001 f943 	bl	8002e48 <SPI5_Core_Init>
  ili9341_IO_Init();
 8001bc2:	f7ff f9b5 	bl	8000f30 <ili9341_IO_Init>
  ili9341_Init();
 8001bc6:	f7ff f9dd 	bl	8000f84 <ili9341_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char buffer[50], buffer2[50];
  //char buffer1[50], buffer3[50], buffer4[50];
  uint8_t currentPage = 1, currentSize = 0, totalSize = 0, totalPage = 1;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001bd0:	f102 0207 	add.w	r2, r2, #7
 8001bd4:	7013      	strb	r3, [r2, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001bdc:	f102 0206 	add.w	r2, r2, #6
 8001be0:	7013      	strb	r3, [r2, #0]
 8001be2:	2300      	movs	r3, #0
 8001be4:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001be8:	f102 0205 	add.w	r2, r2, #5
 8001bec:	7013      	strb	r3, [r2, #0]
 8001bee:	2301      	movs	r3, #1
 8001bf0:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001bf4:	f102 0204 	add.w	r2, r2, #4
 8001bf8:	7013      	strb	r3, [r2, #0]
  //UI_Init(currentPage, currentSize);
  struct Page page[12];
  DS1307_Init(&hi2c3);
 8001bfa:	48c6      	ldr	r0, [pc, #792]	@ (8001f14 <main+0x39c>)
 8001bfc:	f7fe fdd8 	bl	80007b0 <DS1307_Init>
  Address_Init(page, 10);
 8001c00:	f107 0308 	add.w	r3, r7, #8
 8001c04:	3b04      	subs	r3, #4
 8001c06:	210a      	movs	r1, #10
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff03 	bl	8001a14 <Address_Init>


  //Flash_Erase_Sector11();
  for (int i = 1; i <= 10; i++) {
 8001c0e:	2301      	movs	r3, #1
 8001c10:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e0d1      	b.n	8001dbc <main+0x244>
	  for (int j = 0; j < 6; j++) {
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f507 52dc 	add.w	r2, r7, #7040	@ 0x1b80
 8001c1e:	f102 021c 	add.w	r2, r2, #28
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	e0b7      	b.n	8001d96 <main+0x21e>
		  if (Flash_Read_CharArr(buffer2, page[i].student[j].addr) == 0) {
 8001c26:	f607 33a8 	addw	r3, r7, #2984	@ 0xba8
 8001c2a:	f6a3 31a4 	subw	r1, r3, #2980	@ 0xba4
 8001c2e:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001c32:	f103 031c 	add.w	r3, r3, #28
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001c3c:	6818      	ldr	r0, [r3, #0]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	4413      	add	r3, r2
 8001c44:	015b      	lsls	r3, r3, #5
 8001c46:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001c4a:	fb00 f202 	mul.w	r2, r0, r2
 8001c4e:	4413      	add	r3, r2
 8001c50:	440b      	add	r3, r1
 8001c52:	3360      	adds	r3, #96	@ 0x60
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	f507 53d9 	add.w	r3, r7, #6944	@ 0x1b20
 8001c5a:	f103 0314 	add.w	r3, r3, #20
 8001c5e:	4611      	mov	r1, r2
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fefc 	bl	8000a5e <Flash_Read_CharArr>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f000 809d 	beq.w	8001da8 <main+0x230>
			  break;
		  }
		  strcpy(page[i].student[j].ID, buffer2);
 8001c6e:	f107 0208 	add.w	r2, r7, #8
 8001c72:	3a04      	subs	r2, #4
 8001c74:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001c78:	f103 031c 	add.w	r3, r3, #28
 8001c7c:	6819      	ldr	r1, [r3, #0]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	440b      	add	r3, r1
 8001c84:	015b      	lsls	r3, r3, #5
 8001c86:	f507 51dd 	add.w	r1, r7, #7072	@ 0x1ba0
 8001c8a:	6809      	ldr	r1, [r1, #0]
 8001c8c:	f44f 7011 	mov.w	r0, #580	@ 0x244
 8001c90:	fb00 f101 	mul.w	r1, r0, r1
 8001c94:	440b      	add	r3, r1
 8001c96:	4413      	add	r3, r2
 8001c98:	3305      	adds	r3, #5
 8001c9a:	f507 52d9 	add.w	r2, r7, #6944	@ 0x1b20
 8001c9e:	f102 0214 	add.w	r2, r2, #20
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f004 fc23 	bl	80064f0 <strcpy>
		  if (Flash_Read_CharArr(buffer2, page[i].student[j].addr + 0x30) == 0) {
 8001caa:	f607 33a8 	addw	r3, r7, #2984	@ 0xba8
 8001cae:	f6a3 31a4 	subw	r1, r3, #2980	@ 0xba4
 8001cb2:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001cb6:	f103 031c 	add.w	r3, r3, #28
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001cc0:	6818      	ldr	r0, [r3, #0]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	4413      	add	r3, r2
 8001cc8:	015b      	lsls	r3, r3, #5
 8001cca:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001cce:	fb00 f202 	mul.w	r2, r0, r2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	3360      	adds	r3, #96	@ 0x60
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001cde:	f507 53d9 	add.w	r3, r7, #6944	@ 0x1b20
 8001ce2:	f103 0314 	add.w	r3, r3, #20
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe feb8 	bl	8000a5e <Flash_Read_CharArr>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d05b      	beq.n	8001dac <main+0x234>
			  break;
		  }
		  strcpy(page[i].student[j].time, buffer2);
 8001cf4:	f107 0208 	add.w	r2, r7, #8
 8001cf8:	3a04      	subs	r2, #4
 8001cfa:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001cfe:	f103 031c 	add.w	r3, r3, #28
 8001d02:	6819      	ldr	r1, [r3, #0]
 8001d04:	460b      	mov	r3, r1
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	440b      	add	r3, r1
 8001d0a:	015b      	lsls	r3, r3, #5
 8001d0c:	f507 51dd 	add.w	r1, r7, #7072	@ 0x1ba0
 8001d10:	6809      	ldr	r1, [r1, #0]
 8001d12:	f44f 7011 	mov.w	r0, #580	@ 0x244
 8001d16:	fb00 f101 	mul.w	r1, r0, r1
 8001d1a:	440b      	add	r3, r1
 8001d1c:	3328      	adds	r3, #40	@ 0x28
 8001d1e:	4413      	add	r3, r2
 8001d20:	3305      	adds	r3, #5
 8001d22:	f507 52d9 	add.w	r2, r7, #6944	@ 0x1b20
 8001d26:	f102 0214 	add.w	r2, r2, #20
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f004 fbdf 	bl	80064f0 <strcpy>
		  currentSize = j + 1;
 8001d32:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001d36:	f103 031c 	add.w	r3, r3, #28
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	3301      	adds	r3, #1
 8001d40:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001d44:	f102 0206 	add.w	r2, r2, #6
 8001d48:	7013      	strb	r3, [r2, #0]
		  totalSize++;
 8001d4a:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001d4e:	f103 0305 	add.w	r3, r3, #5
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001d5a:	f102 0205 	add.w	r2, r2, #5
 8001d5e:	7013      	strb	r3, [r2, #0]
		  currentPage = i;
 8001d60:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001d6a:	f102 0207 	add.w	r2, r2, #7
 8001d6e:	7013      	strb	r3, [r2, #0]
		  totalPage = i;
 8001d70:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001d7a:	f102 0204 	add.w	r2, r2, #4
 8001d7e:	7013      	strb	r3, [r2, #0]
	  for (int j = 0; j < 6; j++) {
 8001d80:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001d84:	f103 031c 	add.w	r3, r3, #28
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	f507 52dc 	add.w	r2, r7, #7040	@ 0x1b80
 8001d90:	f102 021c 	add.w	r2, r2, #28
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	f507 53dc 	add.w	r3, r7, #7040	@ 0x1b80
 8001d9a:	f103 031c 	add.w	r3, r3, #28
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b05      	cmp	r3, #5
 8001da2:	f77f af40 	ble.w	8001c26 <main+0xae>
 8001da6:	e002      	b.n	8001dae <main+0x236>
			  break;
 8001da8:	bf00      	nop
 8001daa:	e000      	b.n	8001dae <main+0x236>
			  break;
 8001dac:	bf00      	nop
  for (int i = 1; i <= 10; i++) {
 8001dae:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	3301      	adds	r3, #1
 8001db6:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b0a      	cmp	r3, #10
 8001dc4:	f77f af28 	ble.w	8001c18 <main+0xa0>
	  }
  }
  if (currentPage >= 1 && currentSize != 0) {
 8001dc8:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001dcc:	f103 0307 	add.w	r3, r3, #7
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d025      	beq.n	8001e22 <main+0x2aa>
 8001dd6:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001dda:	f103 0306 	add.w	r3, r3, #6
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d01e      	beq.n	8001e22 <main+0x2aa>
	  UI_Init(currentPage, totalSize);
 8001de4:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001de8:	f103 0305 	add.w	r3, r3, #5
 8001dec:	781a      	ldrb	r2, [r3, #0]
 8001dee:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001df2:	f103 0307 	add.w	r3, r3, #7
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4611      	mov	r1, r2
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff fc70 	bl	80016e0 <UI_Init>
	  Print_Students_InPg(page, currentPage, currentSize);
 8001e00:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001e04:	f103 0306 	add.w	r3, r3, #6
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001e0e:	f103 0307 	add.w	r3, r3, #7
 8001e12:	7819      	ldrb	r1, [r3, #0]
 8001e14:	f107 0308 	add.w	r3, r7, #8
 8001e18:	3b04      	subs	r3, #4
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff fd9c 	bl	8001958 <Print_Students_InPg>
 8001e20:	e025      	b.n	8001e6e <main+0x2f6>
  }
  else {
	  currentPage = 1, currentSize = 0, totalSize = 0, totalPage = 1;
 8001e22:	2301      	movs	r3, #1
 8001e24:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001e28:	f102 0207 	add.w	r2, r2, #7
 8001e2c:	7013      	strb	r3, [r2, #0]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001e34:	f102 0206 	add.w	r2, r2, #6
 8001e38:	7013      	strb	r3, [r2, #0]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001e40:	f102 0205 	add.w	r2, r2, #5
 8001e44:	7013      	strb	r3, [r2, #0]
 8001e46:	2301      	movs	r3, #1
 8001e48:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001e4c:	f102 0204 	add.w	r2, r2, #4
 8001e50:	7013      	strb	r3, [r2, #0]
	  UI_Init(currentPage, totalSize);
 8001e52:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001e56:	f103 0305 	add.w	r3, r3, #5
 8001e5a:	781a      	ldrb	r2, [r3, #0]
 8001e5c:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001e60:	f103 0307 	add.w	r3, r3, #7
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	4611      	mov	r1, r2
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fc39 	bl	80016e0 <UI_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		switch (state) {
 8001e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f18 <main+0x3a0>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	3b64      	subs	r3, #100	@ 0x64
 8001e74:	2b06      	cmp	r3, #6
 8001e76:	f200 8263 	bhi.w	8002340 <main+0x7c8>
 8001e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e80 <main+0x308>)
 8001e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e80:	08001e9d 	.word	0x08001e9d
 8001e84:	08001f79 	.word	0x08001f79
 8001e88:	08002051 	.word	0x08002051
 8001e8c:	080022cb 	.word	0x080022cb
 8001e90:	08002341 	.word	0x08002341
 8001e94:	08002341 	.word	0x08002341
 8001e98:	08002341 	.word	0x08002341
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e9c:	b672      	cpsid	i
}
 8001e9e:	bf00      	nop
		case NextPg:
			__disable_irq();
			if (totalPage == 1) {
 8001ea0:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001ea4:	f103 0304 	add.w	r3, r3, #4
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d105      	bne.n	8001eba <main+0x342>
				state = ScanID;
 8001eae:	4b1a      	ldr	r3, [pc, #104]	@ (8001f18 <main+0x3a0>)
 8001eb0:	2266      	movs	r2, #102	@ 0x66
 8001eb2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001eb4:	b662      	cpsie	i
}
 8001eb6:	bf00      	nop
				__enable_irq();
				break;
 8001eb8:	e247      	b.n	800234a <main+0x7d2>
			}
			Npage++;
 8001eba:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <main+0x3a4>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	4a16      	ldr	r2, [pc, #88]	@ (8001f1c <main+0x3a4>)
 8001ec2:	6013      	str	r3, [r2, #0]
			if (Npage == currentPage) {
 8001ec4:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001ec8:	f103 0307 	add.w	r3, r3, #7
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <main+0x3a4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d124      	bne.n	8001f20 <main+0x3a8>
				state = ScanID;
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <main+0x3a0>)
 8001ed8:	2266      	movs	r2, #102	@ 0x66
 8001eda:	601a      	str	r2, [r3, #0]
				UI_Init(Npage, totalSize);
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <main+0x3a4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001ee6:	f102 0205 	add.w	r2, r2, #5
 8001eea:	7812      	ldrb	r2, [r2, #0]
 8001eec:	4611      	mov	r1, r2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fbf6 	bl	80016e0 <UI_Init>
				Print_Students_InPg(page, Npage, currentSize);
 8001ef4:	4b09      	ldr	r3, [pc, #36]	@ (8001f1c <main+0x3a4>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	b2d9      	uxtb	r1, r3
 8001efa:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001efe:	f103 0306 	add.w	r3, r3, #6
 8001f02:	781a      	ldrb	r2, [r3, #0]
 8001f04:	f107 0308 	add.w	r3, r7, #8
 8001f08:	3b04      	subs	r3, #4
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fd24 	bl	8001958 <Print_Students_InPg>
 8001f10:	e02b      	b.n	8001f6a <main+0x3f2>
 8001f12:	bf00      	nop
 8001f14:	2000009c 	.word	0x2000009c
 8001f18:	20000000 	.word	0x20000000
 8001f1c:	20000104 	.word	0x20000104
			} else {
				if (Npage > currentPage) {
 8001f20:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001f24:	f103 0307 	add.w	r3, r3, #7
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	4b46      	ldr	r3, [pc, #280]	@ (8002044 <main+0x4cc>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	da02      	bge.n	8001f38 <main+0x3c0>
					Npage = 1;
 8001f32:	4b44      	ldr	r3, [pc, #272]	@ (8002044 <main+0x4cc>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	601a      	str	r2, [r3, #0]
				}
				UI_Init(Npage, totalSize);
 8001f38:	4b42      	ldr	r3, [pc, #264]	@ (8002044 <main+0x4cc>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001f42:	f102 0205 	add.w	r2, r2, #5
 8001f46:	7812      	ldrb	r2, [r2, #0]
 8001f48:	4611      	mov	r1, r2
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7ff fbc8 	bl	80016e0 <UI_Init>
				Print_Students_InPg(page, Npage, 6);
 8001f50:	4b3c      	ldr	r3, [pc, #240]	@ (8002044 <main+0x4cc>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	b2d9      	uxtb	r1, r3
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	3b04      	subs	r3, #4
 8001f5c:	2206      	movs	r2, #6
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fcfa 	bl	8001958 <Print_Students_InPg>
				state = None;
 8001f64:	4b38      	ldr	r3, [pc, #224]	@ (8002048 <main+0x4d0>)
 8001f66:	2268      	movs	r2, #104	@ 0x68
 8001f68:	601a      	str	r2, [r3, #0]
			}
			Ppage = Npage;
 8001f6a:	4b36      	ldr	r3, [pc, #216]	@ (8002044 <main+0x4cc>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a37      	ldr	r2, [pc, #220]	@ (800204c <main+0x4d4>)
 8001f70:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f72:	b662      	cpsie	i
}
 8001f74:	bf00      	nop
			__enable_irq();
			break;
 8001f76:	e1e8      	b.n	800234a <main+0x7d2>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	bf00      	nop
		case PrevPg:
			__disable_irq();
			if (totalPage == 1) {
 8001f7c:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001f80:	f103 0304 	add.w	r3, r3, #4
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d105      	bne.n	8001f96 <main+0x41e>
				state = ScanID;
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002048 <main+0x4d0>)
 8001f8c:	2266      	movs	r2, #102	@ 0x66
 8001f8e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f90:	b662      	cpsie	i
}
 8001f92:	bf00      	nop
				__enable_irq();
				break;
 8001f94:	e1d9      	b.n	800234a <main+0x7d2>
			}
			Ppage--;
 8001f96:	4b2d      	ldr	r3, [pc, #180]	@ (800204c <main+0x4d4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	4a2b      	ldr	r2, [pc, #172]	@ (800204c <main+0x4d4>)
 8001f9e:	6013      	str	r3, [r2, #0]
			if (Ppage <= 0) {
 8001fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800204c <main+0x4d4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	dc06      	bgt.n	8001fb6 <main+0x43e>
				Ppage = currentPage;
 8001fa8:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001fac:	f103 0307 	add.w	r3, r3, #7
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	4a26      	ldr	r2, [pc, #152]	@ (800204c <main+0x4d4>)
 8001fb4:	6013      	str	r3, [r2, #0]
			}
			if (Ppage == currentPage) {
 8001fb6:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001fba:	f103 0307 	add.w	r3, r3, #7
 8001fbe:	781a      	ldrb	r2, [r3, #0]
 8001fc0:	4b22      	ldr	r3, [pc, #136]	@ (800204c <main+0x4d4>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d11d      	bne.n	8002004 <main+0x48c>
				state = ScanID;
 8001fc8:	4b1f      	ldr	r3, [pc, #124]	@ (8002048 <main+0x4d0>)
 8001fca:	2266      	movs	r2, #102	@ 0x66
 8001fcc:	601a      	str	r2, [r3, #0]
				UI_Init(Ppage, totalSize);
 8001fce:	4b1f      	ldr	r3, [pc, #124]	@ (800204c <main+0x4d4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8001fd8:	f102 0205 	add.w	r2, r2, #5
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fb7d 	bl	80016e0 <UI_Init>
				Print_Students_InPg(page, Ppage, currentSize);
 8001fe6:	4b19      	ldr	r3, [pc, #100]	@ (800204c <main+0x4d4>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	b2d9      	uxtb	r1, r3
 8001fec:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8001ff0:	f103 0306 	add.w	r3, r3, #6
 8001ff4:	781a      	ldrb	r2, [r3, #0]
 8001ff6:	f107 0308 	add.w	r3, r7, #8
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff fcab 	bl	8001958 <Print_Students_InPg>
 8002002:	e018      	b.n	8002036 <main+0x4be>
			} else {
				UI_Init(Ppage, totalSize);
 8002004:	4b11      	ldr	r3, [pc, #68]	@ (800204c <main+0x4d4>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 800200e:	f102 0205 	add.w	r2, r2, #5
 8002012:	7812      	ldrb	r2, [r2, #0]
 8002014:	4611      	mov	r1, r2
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fb62 	bl	80016e0 <UI_Init>
				Print_Students_InPg(page, Ppage, 6);
 800201c:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <main+0x4d4>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	b2d9      	uxtb	r1, r3
 8002022:	f107 0308 	add.w	r3, r7, #8
 8002026:	3b04      	subs	r3, #4
 8002028:	2206      	movs	r2, #6
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff fc94 	bl	8001958 <Print_Students_InPg>
				state = None;
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <main+0x4d0>)
 8002032:	2268      	movs	r2, #104	@ 0x68
 8002034:	601a      	str	r2, [r3, #0]
			}
			Npage = Ppage;
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <main+0x4d4>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a02      	ldr	r2, [pc, #8]	@ (8002044 <main+0x4cc>)
 800203c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800203e:	b662      	cpsie	i
}
 8002040:	bf00      	nop
			__enable_irq();
			break;
 8002042:	e182      	b.n	800234a <main+0x7d2>
 8002044:	20000104 	.word	0x20000104
 8002048:	20000000 	.word	0x20000000
 800204c:	20000108 	.word	0x20000108
		case ScanID:
			MFRC522_Request(PICC_REQIDL, str);
 8002050:	49be      	ldr	r1, [pc, #760]	@ (800234c <main+0x7d4>)
 8002052:	2026      	movs	r0, #38	@ 0x26
 8002054:	f000 fb93 	bl	800277e <MFRC522_Request>
			status = MFRC522_Anticoll(str);
 8002058:	48bc      	ldr	r0, [pc, #752]	@ (800234c <main+0x7d4>)
 800205a:	f000 fbb5 	bl	80027c8 <MFRC522_Anticoll>
 800205e:	4603      	mov	r3, r0
 8002060:	461a      	mov	r2, r3
 8002062:	4bbb      	ldr	r3, [pc, #748]	@ (8002350 <main+0x7d8>)
 8002064:	701a      	strb	r2, [r3, #0]
			if (status == MI_OK)
 8002066:	4bba      	ldr	r3, [pc, #744]	@ (8002350 <main+0x7d8>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	f040 816a 	bne.w	8002344 <main+0x7cc>
			{
				sprintf(buffer, "%X%X%X%X", str[0], str[1], str[2], str[3]);
 8002070:	4bb6      	ldr	r3, [pc, #728]	@ (800234c <main+0x7d4>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	4619      	mov	r1, r3
 8002076:	4bb5      	ldr	r3, [pc, #724]	@ (800234c <main+0x7d4>)
 8002078:	785b      	ldrb	r3, [r3, #1]
 800207a:	461c      	mov	r4, r3
 800207c:	4bb3      	ldr	r3, [pc, #716]	@ (800234c <main+0x7d4>)
 800207e:	789b      	ldrb	r3, [r3, #2]
 8002080:	461a      	mov	r2, r3
 8002082:	4bb2      	ldr	r3, [pc, #712]	@ (800234c <main+0x7d4>)
 8002084:	78db      	ldrb	r3, [r3, #3]
 8002086:	f507 50db 	add.w	r0, r7, #7008	@ 0x1b60
 800208a:	f100 0008 	add.w	r0, r0, #8
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	9200      	str	r2, [sp, #0]
 8002092:	4623      	mov	r3, r4
 8002094:	460a      	mov	r2, r1
 8002096:	49af      	ldr	r1, [pc, #700]	@ (8002354 <main+0x7dc>)
 8002098:	f004 f9d6 	bl	8006448 <siprintf>
				if (isDuplicateID(page, totalPage, currentSize, buffer) == 1) {
 800209c:	f507 53db 	add.w	r3, r7, #7008	@ 0x1b60
 80020a0:	f103 0308 	add.w	r3, r3, #8
 80020a4:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 80020a8:	f102 0206 	add.w	r2, r2, #6
 80020ac:	7812      	ldrb	r2, [r2, #0]
 80020ae:	f507 51dd 	add.w	r1, r7, #7072	@ 0x1ba0
 80020b2:	f101 0104 	add.w	r1, r1, #4
 80020b6:	7809      	ldrb	r1, [r1, #0]
 80020b8:	f107 0008 	add.w	r0, r7, #8
 80020bc:	3804      	subs	r0, #4
 80020be:	f7ff fd11 	bl	8001ae4 <isDuplicateID>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	f000 813f 	beq.w	8002348 <main+0x7d0>
					break;
				}
				//__disable_irq();
				if (currentSize == 6) {
 80020ca:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 80020ce:	f103 0306 	add.w	r3, r3, #6
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b06      	cmp	r3, #6
 80020d6:	d137      	bne.n	8002148 <main+0x5d0>
					currentPage++;
 80020d8:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 80020dc:	f103 0307 	add.w	r3, r3, #7
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	3301      	adds	r3, #1
 80020e4:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 80020e8:	f102 0207 	add.w	r2, r2, #7
 80020ec:	7013      	strb	r3, [r2, #0]
					totalPage++;
 80020ee:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 80020f2:	f103 0304 	add.w	r3, r3, #4
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	3301      	adds	r3, #1
 80020fa:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 80020fe:	f102 0204 	add.w	r2, r2, #4
 8002102:	7013      	strb	r3, [r2, #0]
					Npage = currentPage;
 8002104:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002108:	f103 0307 	add.w	r3, r3, #7
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	4a92      	ldr	r2, [pc, #584]	@ (8002358 <main+0x7e0>)
 8002110:	6013      	str	r3, [r2, #0]
					Ppage = currentPage;
 8002112:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002116:	f103 0307 	add.w	r3, r3, #7
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	4a8f      	ldr	r2, [pc, #572]	@ (800235c <main+0x7e4>)
 800211e:	6013      	str	r3, [r2, #0]
					currentSize = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8002126:	f102 0206 	add.w	r2, r2, #6
 800212a:	7013      	strb	r3, [r2, #0]
					UI_Init(currentPage, totalSize);
 800212c:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002130:	f103 0305 	add.w	r3, r3, #5
 8002134:	781a      	ldrb	r2, [r3, #0]
 8002136:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 800213a:	f103 0307 	add.w	r3, r3, #7
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff facc 	bl	80016e0 <UI_Init>
				}
				//page[currentPage].student[currentSize].order = totalSize + 1;
				strcpy(page[currentPage].student[currentSize].ID, buffer);
 8002148:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 800214c:	f103 0307 	add.w	r3, r3, #7
 8002150:	7818      	ldrb	r0, [r3, #0]
 8002152:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002156:	f103 0306 	add.w	r3, r3, #6
 800215a:	7819      	ldrb	r1, [r3, #0]
 800215c:	f107 0208 	add.w	r2, r7, #8
 8002160:	3a04      	subs	r2, #4
 8002162:	460b      	mov	r3, r1
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	440b      	add	r3, r1
 8002168:	015b      	lsls	r3, r3, #5
 800216a:	f44f 7111 	mov.w	r1, #580	@ 0x244
 800216e:	fb00 f101 	mul.w	r1, r0, r1
 8002172:	440b      	add	r3, r1
 8002174:	4413      	add	r3, r2
 8002176:	3305      	adds	r3, #5
 8002178:	f507 52db 	add.w	r2, r7, #7008	@ 0x1b60
 800217c:	f102 0208 	add.w	r2, r2, #8
 8002180:	4611      	mov	r1, r2
 8002182:	4618      	mov	r0, r3
 8002184:	f004 f9b4 	bl	80064f0 <strcpy>
				Flash_Write_CharArr(buffer, page[currentPage].student[currentSize].addr);
 8002188:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 800218c:	f103 0307 	add.w	r3, r3, #7
 8002190:	7818      	ldrb	r0, [r3, #0]
 8002192:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002196:	f103 0306 	add.w	r3, r3, #6
 800219a:	781a      	ldrb	r2, [r3, #0]
 800219c:	f607 33a8 	addw	r3, r7, #2984	@ 0xba8
 80021a0:	f6a3 31a4 	subw	r1, r3, #2980	@ 0xba4
 80021a4:	4613      	mov	r3, r2
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	4413      	add	r3, r2
 80021aa:	015b      	lsls	r3, r3, #5
 80021ac:	f44f 7211 	mov.w	r2, #580	@ 0x244
 80021b0:	fb00 f202 	mul.w	r2, r0, r2
 80021b4:	4413      	add	r3, r2
 80021b6:	440b      	add	r3, r1
 80021b8:	3360      	adds	r3, #96	@ 0x60
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	f507 53db 	add.w	r3, r7, #7008	@ 0x1b60
 80021c0:	f103 0308 	add.w	r3, r3, #8
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe fbec 	bl	80009a4 <Flash_Write_CharArr>

				Get_Time(buffer);
 80021cc:	f507 53db 	add.w	r3, r7, #7008	@ 0x1b60
 80021d0:	f103 0308 	add.w	r3, r3, #8
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff fbdd 	bl	8001994 <Get_Time>
				strcpy(page[currentPage].student[currentSize].time, buffer);
 80021da:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 80021de:	f103 0307 	add.w	r3, r3, #7
 80021e2:	7818      	ldrb	r0, [r3, #0]
 80021e4:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 80021e8:	f103 0306 	add.w	r3, r3, #6
 80021ec:	7819      	ldrb	r1, [r3, #0]
 80021ee:	f107 0208 	add.w	r2, r7, #8
 80021f2:	3a04      	subs	r2, #4
 80021f4:	460b      	mov	r3, r1
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	440b      	add	r3, r1
 80021fa:	015b      	lsls	r3, r3, #5
 80021fc:	f44f 7111 	mov.w	r1, #580	@ 0x244
 8002200:	fb00 f101 	mul.w	r1, r0, r1
 8002204:	440b      	add	r3, r1
 8002206:	3328      	adds	r3, #40	@ 0x28
 8002208:	4413      	add	r3, r2
 800220a:	3305      	adds	r3, #5
 800220c:	f507 52db 	add.w	r2, r7, #7008	@ 0x1b60
 8002210:	f102 0208 	add.w	r2, r2, #8
 8002214:	4611      	mov	r1, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f004 f96a 	bl	80064f0 <strcpy>
				Flash_Write_CharArr(buffer, page[currentPage].student[currentSize].addr + 0x30);
 800221c:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002220:	f103 0307 	add.w	r3, r3, #7
 8002224:	7818      	ldrb	r0, [r3, #0]
 8002226:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 800222a:	f103 0306 	add.w	r3, r3, #6
 800222e:	781a      	ldrb	r2, [r3, #0]
 8002230:	f607 33a8 	addw	r3, r7, #2984	@ 0xba8
 8002234:	f6a3 31a4 	subw	r1, r3, #2980	@ 0xba4
 8002238:	4613      	mov	r3, r2
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	4413      	add	r3, r2
 800223e:	015b      	lsls	r3, r3, #5
 8002240:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8002244:	fb00 f202 	mul.w	r2, r0, r2
 8002248:	4413      	add	r3, r2
 800224a:	440b      	add	r3, r1
 800224c:	3360      	adds	r3, #96	@ 0x60
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8002254:	f507 53db 	add.w	r3, r7, #7008	@ 0x1b60
 8002258:	f103 0308 	add.w	r3, r3, #8
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f7fe fba0 	bl	80009a4 <Flash_Write_CharArr>
				printStudent(page, currentPage, currentSize);
 8002264:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002268:	f103 0306 	add.w	r3, r3, #6
 800226c:	781a      	ldrb	r2, [r3, #0]
 800226e:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002272:	f103 0307 	add.w	r3, r3, #7
 8002276:	7819      	ldrb	r1, [r3, #0]
 8002278:	f107 0308 	add.w	r3, r7, #8
 800227c:	3b04      	subs	r3, #4
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fac2 	bl	8001808 <printStudent>
				currentSize++;
 8002284:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002288:	f103 0306 	add.w	r3, r3, #6
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8002294:	f102 0206 	add.w	r2, r2, #6
 8002298:	7013      	strb	r3, [r2, #0]
				totalSize++;
 800229a:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 800229e:	f103 0305 	add.w	r3, r3, #5
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	3301      	adds	r3, #1
 80022a6:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 80022aa:	f102 0205 	add.w	r2, r2, #5
 80022ae:	7013      	strb	r3, [r2, #0]
				New_SS(totalSize);
 80022b0:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 80022b4:	f103 0305 	add.w	r3, r3, #5
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff fbf6 	bl	8001aac <New_SS>
				HAL_Delay(30000);
 80022c0:	f247 5030 	movw	r0, #30000	@ 0x7530
 80022c4:	f000 ffc6 	bl	8003254 <HAL_Delay>
				//__enable_irq();
				//HAL_Delay(15000);
			}
			break;
 80022c8:	e03c      	b.n	8002344 <main+0x7cc>
		case Reset:

			HAL_Delay(5000);
 80022ca:	f241 3088 	movw	r0, #5000	@ 0x1388
 80022ce:	f000 ffc1 	bl	8003254 <HAL_Delay>
			Flash_Erase_Sector11();
 80022d2:	f7fe fbec 	bl	8000aae <Flash_Erase_Sector11>
			HAL_Delay(5000);
 80022d6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80022da:	f000 ffbb 	bl	8003254 <HAL_Delay>
			Fill_Black(0, LCD_ACTIVE_WIDTH, 0, LCD_ACTIVE_HEIGHT);
 80022de:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80022e2:	2200      	movs	r2, #0
 80022e4:	21f0      	movs	r1, #240	@ 0xf0
 80022e6:	2000      	movs	r0, #0
 80022e8:	f7fe fa33 	bl	8000752 <Fill_Black>
			currentPage = 1, currentSize = 0, totalSize = 0, totalPage = 1;
 80022ec:	2301      	movs	r3, #1
 80022ee:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 80022f2:	f102 0207 	add.w	r2, r2, #7
 80022f6:	7013      	strb	r3, [r2, #0]
 80022f8:	2300      	movs	r3, #0
 80022fa:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 80022fe:	f102 0206 	add.w	r2, r2, #6
 8002302:	7013      	strb	r3, [r2, #0]
 8002304:	2300      	movs	r3, #0
 8002306:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 800230a:	f102 0205 	add.w	r2, r2, #5
 800230e:	7013      	strb	r3, [r2, #0]
 8002310:	2301      	movs	r3, #1
 8002312:	f507 52dd 	add.w	r2, r7, #7072	@ 0x1ba0
 8002316:	f102 0204 	add.w	r2, r2, #4
 800231a:	7013      	strb	r3, [r2, #0]
			UI_Init(currentPage, totalSize);
 800231c:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 8002320:	f103 0305 	add.w	r3, r3, #5
 8002324:	781a      	ldrb	r2, [r3, #0]
 8002326:	f507 53dd 	add.w	r3, r7, #7072	@ 0x1ba0
 800232a:	f103 0307 	add.w	r3, r3, #7
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	4611      	mov	r1, r2
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff f9d4 	bl	80016e0 <UI_Init>
			state = ScanID;
 8002338:	4b09      	ldr	r3, [pc, #36]	@ (8002360 <main+0x7e8>)
 800233a:	2266      	movs	r2, #102	@ 0x66
 800233c:	601a      	str	r2, [r3, #0]

			break;
 800233e:	e004      	b.n	800234a <main+0x7d2>
		case End:

			break;
		default:
			break;
 8002340:	bf00      	nop
 8002342:	e594      	b.n	8001e6e <main+0x2f6>
			break;
 8002344:	bf00      	nop
 8002346:	e592      	b.n	8001e6e <main+0x2f6>
					break;
 8002348:	bf00      	nop
		switch (state) {
 800234a:	e590      	b.n	8001e6e <main+0x2f6>
 800234c:	200000f4 	.word	0x200000f4
 8002350:	200000f0 	.word	0x200000f0
 8002354:	08006e48 	.word	0x08006e48
 8002358:	20000104 	.word	0x20000104
 800235c:	20000108 	.word	0x20000108
 8002360:	20000000 	.word	0x20000000

08002364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b094      	sub	sp, #80	@ 0x50
 8002368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800236a:	f107 0320 	add.w	r3, r7, #32
 800236e:	2230      	movs	r2, #48	@ 0x30
 8002370:	2100      	movs	r1, #0
 8002372:	4618      	mov	r0, r3
 8002374:	f004 f888 	bl	8006488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002378:	f107 030c 	add.w	r3, r7, #12
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002388:	2300      	movs	r3, #0
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	4b23      	ldr	r3, [pc, #140]	@ (800241c <SystemClock_Config+0xb8>)
 800238e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002390:	4a22      	ldr	r2, [pc, #136]	@ (800241c <SystemClock_Config+0xb8>)
 8002392:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002396:	6413      	str	r3, [r2, #64]	@ 0x40
 8002398:	4b20      	ldr	r3, [pc, #128]	@ (800241c <SystemClock_Config+0xb8>)
 800239a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80023a4:	2300      	movs	r3, #0
 80023a6:	607b      	str	r3, [r7, #4]
 80023a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002420 <SystemClock_Config+0xbc>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80023b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002420 <SystemClock_Config+0xbc>)
 80023b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	4b19      	ldr	r3, [pc, #100]	@ (8002420 <SystemClock_Config+0xbc>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023c4:	2302      	movs	r3, #2
 80023c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023c8:	2301      	movs	r3, #1
 80023ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023cc:	2310      	movs	r3, #16
 80023ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d4:	f107 0320 	add.w	r3, r7, #32
 80023d8:	4618      	mov	r0, r3
 80023da:	f002 fdcb 	bl	8004f74 <HAL_RCC_OscConfig>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80023e4:	f000 f81e 	bl	8002424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e8:	230f      	movs	r3, #15
 80023ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023ec:	2300      	movs	r3, #0
 80023ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023fa:	2300      	movs	r3, #0
 80023fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023fe:	f107 030c 	add.w	r3, r7, #12
 8002402:	2100      	movs	r1, #0
 8002404:	4618      	mov	r0, r3
 8002406:	f003 f82d 	bl	8005464 <HAL_RCC_ClockConfig>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8002410:	f000 f808 	bl	8002424 <Error_Handler>
  }
}
 8002414:	bf00      	nop
 8002416:	3750      	adds	r7, #80	@ 0x50
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40023800 	.word	0x40023800
 8002420:	40007000 	.word	0x40007000

08002424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002428:	b672      	cpsid	i
}
 800242a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <Error_Handler+0x8>

08002430 <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af02      	add	r7, sp, #8
 8002436:	4603      	mov	r3, r0
 8002438:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 800243a:	f107 020f 	add.w	r2, r7, #15
 800243e:	1df9      	adds	r1, r7, #7
 8002440:	2364      	movs	r3, #100	@ 0x64
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	2301      	movs	r3, #1
 8002446:	4804      	ldr	r0, [pc, #16]	@ (8002458 <RC522_SPI_Transfer+0x28>)
 8002448:	f003 fab5 	bl	80059b6 <HAL_SPI_TransmitReceive>

	return rx_data;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000110 	.word	0x20000110

0800245c <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	460a      	mov	r2, r1
 8002466:	71fb      	strb	r3, [r7, #7]
 8002468:	4613      	mov	r3, r2
 800246a:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800246c:	2200      	movs	r2, #0
 800246e:	2110      	movs	r1, #16
 8002470:	480c      	ldr	r0, [pc, #48]	@ (80024a4 <Write_MFRC522+0x48>)
 8002472:	f001 fcd7 	bl	8003e24 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	b2db      	uxtb	r3, r3
 800247c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002480:	b2db      	uxtb	r3, r3
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff ffd4 	bl	8002430 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8002488:	79bb      	ldrb	r3, [r7, #6]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff ffd0 	bl	8002430 <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002490:	2201      	movs	r2, #1
 8002492:	2110      	movs	r1, #16
 8002494:	4803      	ldr	r0, [pc, #12]	@ (80024a4 <Write_MFRC522+0x48>)
 8002496:	f001 fcc5 	bl	8003e24 <HAL_GPIO_WritePin>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000

080024a8 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2110      	movs	r1, #16
 80024b6:	480f      	ldr	r0, [pc, #60]	@ (80024f4 <Read_MFRC522+0x4c>)
 80024b8:	f001 fcb4 	bl	8003e24 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	b25b      	sxtb	r3, r3
 80024c2:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80024cc:	b25b      	sxtb	r3, r3
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ffad 	bl	8002430 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 80024d6:	2000      	movs	r0, #0
 80024d8:	f7ff ffaa 	bl	8002430 <RC522_SPI_Transfer>
 80024dc:	4603      	mov	r3, r0
 80024de:	73fb      	strb	r3, [r7, #15]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80024e0:	2201      	movs	r2, #1
 80024e2:	2110      	movs	r1, #16
 80024e4:	4803      	ldr	r0, [pc, #12]	@ (80024f4 <Read_MFRC522+0x4c>)
 80024e6:	f001 fc9d 	bl	8003e24 <HAL_GPIO_WritePin>

	return val;
 80024ea:	7bfb      	ldrb	r3, [r7, #15]

}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40021000 	.word	0x40021000

080024f8 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	460a      	mov	r2, r1
 8002502:	71fb      	strb	r3, [r7, #7]
 8002504:	4613      	mov	r3, r2
 8002506:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff ffcc 	bl	80024a8 <Read_MFRC522>
 8002510:	4603      	mov	r3, r0
 8002512:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8002514:	7bfa      	ldrb	r2, [r7, #15]
 8002516:	79bb      	ldrb	r3, [r7, #6]
 8002518:	4313      	orrs	r3, r2
 800251a:	b2da      	uxtb	r2, r3
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff ff9b 	bl	800245c <Write_MFRC522>
}
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	4603      	mov	r3, r0
 8002536:	460a      	mov	r2, r1
 8002538:	71fb      	strb	r3, [r7, #7]
 800253a:	4613      	mov	r3, r2
 800253c:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ffb1 	bl	80024a8 <Read_MFRC522>
 8002546:	4603      	mov	r3, r0
 8002548:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 800254a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800254e:	43db      	mvns	r3, r3
 8002550:	b25a      	sxtb	r2, r3
 8002552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002556:	4013      	ands	r3, r2
 8002558:	b25b      	sxtb	r3, r3
 800255a:	b2da      	uxtb	r2, r3
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	4611      	mov	r1, r2
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff ff7b 	bl	800245c <Write_MFRC522>
}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8002572:	2014      	movs	r0, #20
 8002574:	f7ff ff98 	bl	80024a8 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8002578:	2103      	movs	r1, #3
 800257a:	2014      	movs	r0, #20
 800257c:	f7ff ffbc 	bl	80024f8 <SetBitMask>
}
 8002580:	bf00      	nop
 8002582:	bd80      	pop	{r7, pc}

08002584 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8002588:	210f      	movs	r1, #15
 800258a:	2001      	movs	r0, #1
 800258c:	f7ff ff66 	bl	800245c <Write_MFRC522>
}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}

08002594 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002598:	2201      	movs	r2, #1
 800259a:	2110      	movs	r1, #16
 800259c:	4812      	ldr	r0, [pc, #72]	@ (80025e8 <MFRC522_Init+0x54>)
 800259e:	f001 fc41 	bl	8003e24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 80025a2:	2201      	movs	r2, #1
 80025a4:	2108      	movs	r1, #8
 80025a6:	4810      	ldr	r0, [pc, #64]	@ (80025e8 <MFRC522_Init+0x54>)
 80025a8:	f001 fc3c 	bl	8003e24 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 80025ac:	f7ff ffea 	bl	8002584 <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 80025b0:	218d      	movs	r1, #141	@ 0x8d
 80025b2:	202a      	movs	r0, #42	@ 0x2a
 80025b4:	f7ff ff52 	bl	800245c <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 80025b8:	213e      	movs	r1, #62	@ 0x3e
 80025ba:	202b      	movs	r0, #43	@ 0x2b
 80025bc:	f7ff ff4e 	bl	800245c <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);
 80025c0:	211e      	movs	r1, #30
 80025c2:	202d      	movs	r0, #45	@ 0x2d
 80025c4:	f7ff ff4a 	bl	800245c <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 80025c8:	2100      	movs	r1, #0
 80025ca:	202c      	movs	r0, #44	@ 0x2c
 80025cc:	f7ff ff46 	bl	800245c <Write_MFRC522>

	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 80025d0:	2140      	movs	r1, #64	@ 0x40
 80025d2:	2015      	movs	r0, #21
 80025d4:	f7ff ff42 	bl	800245c <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 80025d8:	213d      	movs	r1, #61	@ 0x3d
 80025da:	2011      	movs	r0, #17
 80025dc:	f7ff ff3e 	bl	800245c <Write_MFRC522>

	AntennaOn();
 80025e0:	f7ff ffc5 	bl	800256e <AntennaOn>
}
 80025e4:	bf00      	nop
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40021000 	.word	0x40021000

080025ec <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b089      	sub	sp, #36	@ 0x24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60b9      	str	r1, [r7, #8]
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	4603      	mov	r3, r0
 80025f8:	73fb      	strb	r3, [r7, #15]
 80025fa:	4613      	mov	r3, r2
 80025fc:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 80025fe:	2302      	movs	r3, #2
 8002600:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8002602:	2300      	movs	r3, #0
 8002604:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 8002606:	2300      	movs	r3, #0
 8002608:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 800260a:	7bfb      	ldrb	r3, [r7, #15]
 800260c:	2b0c      	cmp	r3, #12
 800260e:	d006      	beq.n	800261e <MFRC522_ToCard+0x32>
 8002610:	2b0e      	cmp	r3, #14
 8002612:	d109      	bne.n	8002628 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8002614:	2312      	movs	r3, #18
 8002616:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 8002618:	2310      	movs	r3, #16
 800261a:	777b      	strb	r3, [r7, #29]
			break;
 800261c:	e005      	b.n	800262a <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 800261e:	2377      	movs	r3, #119	@ 0x77
 8002620:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8002622:	2330      	movs	r3, #48	@ 0x30
 8002624:	777b      	strb	r3, [r7, #29]
			break;
 8002626:	e000      	b.n	800262a <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8002628:	bf00      	nop
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 800262a:	7fbb      	ldrb	r3, [r7, #30]
 800262c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002630:	b2db      	uxtb	r3, r3
 8002632:	4619      	mov	r1, r3
 8002634:	2002      	movs	r0, #2
 8002636:	f7ff ff11 	bl	800245c <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800263a:	2180      	movs	r1, #128	@ 0x80
 800263c:	2004      	movs	r0, #4
 800263e:	f7ff ff76 	bl	800252e <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8002642:	2180      	movs	r1, #128	@ 0x80
 8002644:	200a      	movs	r0, #10
 8002646:	f7ff ff57 	bl	80024f8 <SetBitMask>

	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800264a:	2100      	movs	r1, #0
 800264c:	2001      	movs	r0, #1
 800264e:	f7ff ff05 	bl	800245c <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8002652:	2300      	movs	r3, #0
 8002654:	61bb      	str	r3, [r7, #24]
 8002656:	e00a      	b.n	800266e <MFRC522_ToCard+0x82>
    {
		Write_MFRC522(FIFODataReg, sendData[i]);
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	4413      	add	r3, r2
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	4619      	mov	r1, r3
 8002662:	2009      	movs	r0, #9
 8002664:	f7ff fefa 	bl	800245c <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	3301      	adds	r3, #1
 800266c:	61bb      	str	r3, [r7, #24]
 800266e:	7bbb      	ldrb	r3, [r7, #14]
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	429a      	cmp	r2, r3
 8002674:	d3f0      	bcc.n	8002658 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	4619      	mov	r1, r3
 800267a:	2001      	movs	r0, #1
 800267c:	f7ff feee 	bl	800245c <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	2b0c      	cmp	r3, #12
 8002684:	d103      	bne.n	800268e <MFRC522_ToCard+0xa2>
    {
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8002686:	2180      	movs	r1, #128	@ 0x80
 8002688:	200d      	movs	r0, #13
 800268a:	f7ff ff35 	bl	80024f8 <SetBitMask>
	}

    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800268e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002692:	61bb      	str	r3, [r7, #24]
    do
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8002694:	2004      	movs	r0, #4
 8002696:	f7ff ff07 	bl	80024a8 <Read_MFRC522>
 800269a:	4603      	mov	r3, r0
 800269c:	773b      	strb	r3, [r7, #28]
        i--;
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00a      	beq.n	80026c0 <MFRC522_ToCard+0xd4>
 80026aa:	7f3b      	ldrb	r3, [r7, #28]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d105      	bne.n	80026c0 <MFRC522_ToCard+0xd4>
 80026b4:	7f3a      	ldrb	r2, [r7, #28]
 80026b6:	7f7b      	ldrb	r3, [r7, #29]
 80026b8:	4013      	ands	r3, r2
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0e9      	beq.n	8002694 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 80026c0:	2180      	movs	r1, #128	@ 0x80
 80026c2:	200d      	movs	r0, #13
 80026c4:	f7ff ff33 	bl	800252e <ClearBitMask>

    if (i != 0)
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d052      	beq.n	8002774 <MFRC522_ToCard+0x188>
    {
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 80026ce:	2006      	movs	r0, #6
 80026d0:	f7ff feea 	bl	80024a8 <Read_MFRC522>
 80026d4:	4603      	mov	r3, r0
 80026d6:	f003 031b 	and.w	r3, r3, #27
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d148      	bne.n	8002770 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 80026de:	2300      	movs	r3, #0
 80026e0:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 80026e2:	7f3a      	ldrb	r2, [r7, #28]
 80026e4:	7fbb      	ldrb	r3, [r7, #30]
 80026e6:	4013      	ands	r3, r2
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MFRC522_ToCard+0x10a>
            {
				status = MI_NOTAGERR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	2b0c      	cmp	r3, #12
 80026fa:	d13b      	bne.n	8002774 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 80026fc:	200a      	movs	r0, #10
 80026fe:	f7ff fed3 	bl	80024a8 <Read_MFRC522>
 8002702:	4603      	mov	r3, r0
 8002704:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8002706:	200c      	movs	r0, #12
 8002708:	f7ff fece 	bl	80024a8 <Read_MFRC522>
 800270c:	4603      	mov	r3, r0
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8002714:	7dfb      	ldrb	r3, [r7, #23]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d008      	beq.n	800272c <MFRC522_ToCard+0x140>
                {
					*backLen = (n-1)*8 + lastBits;
 800271a:	7f3b      	ldrb	r3, [r7, #28]
 800271c:	3b01      	subs	r3, #1
 800271e:	00da      	lsls	r2, r3, #3
 8002720:	7dfb      	ldrb	r3, [r7, #23]
 8002722:	4413      	add	r3, r2
 8002724:	461a      	mov	r2, r3
 8002726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	e004      	b.n	8002736 <MFRC522_ToCard+0x14a>
				}
                else
                {
					*backLen = n*8;
 800272c:	7f3b      	ldrb	r3, [r7, #28]
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	461a      	mov	r2, r3
 8002732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002734:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8002736:	7f3b      	ldrb	r3, [r7, #28]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <MFRC522_ToCard+0x154>
                {
					n = 1;
 800273c:	2301      	movs	r3, #1
 800273e:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8002740:	7f3b      	ldrb	r3, [r7, #28]
 8002742:	2b10      	cmp	r3, #16
 8002744:	d901      	bls.n	800274a <MFRC522_ToCard+0x15e>
                {
					n = MAX_LEN;
 8002746:	2310      	movs	r3, #16
 8002748:	773b      	strb	r3, [r7, #28]
				}

                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 800274a:	2300      	movs	r3, #0
 800274c:	61bb      	str	r3, [r7, #24]
 800274e:	e00a      	b.n	8002766 <MFRC522_ToCard+0x17a>
                {
					backData[i] = Read_MFRC522(FIFODataReg);
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	18d4      	adds	r4, r2, r3
 8002756:	2009      	movs	r0, #9
 8002758:	f7ff fea6 	bl	80024a8 <Read_MFRC522>
 800275c:	4603      	mov	r3, r0
 800275e:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	3301      	adds	r3, #1
 8002764:	61bb      	str	r3, [r7, #24]
 8002766:	7f3b      	ldrb	r3, [r7, #28]
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	429a      	cmp	r2, r3
 800276c:	d3f0      	bcc.n	8002750 <MFRC522_ToCard+0x164>
 800276e:	e001      	b.n	8002774 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {
			status = MI_ERR;
 8002770:	2302      	movs	r3, #2
 8002772:	77fb      	strb	r3, [r7, #31]
    }

    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE);

    return status;
 8002774:	7ffb      	ldrb	r3, [r7, #31]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3724      	adds	r7, #36	@ 0x24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}

0800277e <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b086      	sub	sp, #24
 8002782:	af02      	add	r7, sp, #8
 8002784:	4603      	mov	r3, r0
 8002786:	6039      	str	r1, [r7, #0]
 8002788:	71fb      	strb	r3, [r7, #7]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 800278a:	2107      	movs	r1, #7
 800278c:	200d      	movs	r0, #13
 800278e:	f7ff fe65 	bl	800245c <Write_MFRC522>

	TagType[0] = reqMode;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	79fa      	ldrb	r2, [r7, #7]
 8002796:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002798:	f107 0308 	add.w	r3, r7, #8
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	2201      	movs	r2, #1
 80027a2:	6839      	ldr	r1, [r7, #0]
 80027a4:	200c      	movs	r0, #12
 80027a6:	f7ff ff21 	bl	80025ec <MFRC522_ToCard>
 80027aa:	4603      	mov	r3, r0
 80027ac:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d102      	bne.n	80027ba <MFRC522_Request+0x3c>
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2b10      	cmp	r3, #16
 80027b8:	d001      	beq.n	80027be <MFRC522_Request+0x40>
	{
		status = MI_ERR;
 80027ba:	2302      	movs	r3, #2
 80027bc:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 80027be:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af02      	add	r7, sp, #8
 80027ce:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	737b      	strb	r3, [r7, #13]
    uint unLen;

	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80027d4:	2100      	movs	r1, #0
 80027d6:	200d      	movs	r0, #13
 80027d8:	f7ff fe40 	bl	800245c <Write_MFRC522>

    serNum[0] = PICC_ANTICOLL;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2293      	movs	r2, #147	@ 0x93
 80027e0:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3301      	adds	r3, #1
 80027e6:	2220      	movs	r2, #32
 80027e8:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80027ea:	f107 0308 	add.w	r3, r7, #8
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2202      	movs	r2, #2
 80027f4:	6879      	ldr	r1, [r7, #4]
 80027f6:	200c      	movs	r0, #12
 80027f8:	f7ff fef8 	bl	80025ec <MFRC522_ToCard>
 80027fc:	4603      	mov	r3, r0
 80027fe:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 8002800:	7bfb      	ldrb	r3, [r7, #15]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d118      	bne.n	8002838 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8002806:	2300      	movs	r3, #0
 8002808:	73bb      	strb	r3, [r7, #14]
 800280a:	e009      	b.n	8002820 <MFRC522_Anticoll+0x58>
		{
		 	serNumCheck ^= serNum[i];
 800280c:	7bbb      	ldrb	r3, [r7, #14]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	781a      	ldrb	r2, [r3, #0]
 8002814:	7b7b      	ldrb	r3, [r7, #13]
 8002816:	4053      	eors	r3, r2
 8002818:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 800281a:	7bbb      	ldrb	r3, [r7, #14]
 800281c:	3301      	adds	r3, #1
 800281e:	73bb      	strb	r3, [r7, #14]
 8002820:	7bbb      	ldrb	r3, [r7, #14]
 8002822:	2b03      	cmp	r3, #3
 8002824:	d9f2      	bls.n	800280c <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 8002826:	7bbb      	ldrb	r3, [r7, #14]
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	4413      	add	r3, r2
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	7b7a      	ldrb	r2, [r7, #13]
 8002830:	429a      	cmp	r2, r3
 8002832:	d001      	beq.n	8002838 <MFRC522_Anticoll+0x70>
		{
			status = MI_ERR;
 8002834:	2302      	movs	r3, #2
 8002836:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 8002838:	7bfb      	ldrb	r3, [r7, #15]
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <SDRAM_IO_Init>:
#define RTR_COUNT   (1386 & ~(0x1FFF))      // ((64ms / 4096) * 90MHz) - 20

//*********************************************************//

void SDRAM_IO_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af04      	add	r7, sp, #16
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN | RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN;
 800284a:	4bbe      	ldr	r3, [pc, #760]	@ (8002b44 <SDRAM_IO_Init+0x300>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4abd      	ldr	r2, [pc, #756]	@ (8002b44 <SDRAM_IO_Init+0x300>)
 8002850:	f043 037e 	orr.w	r3, r3, #126	@ 0x7e
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30

    Pin_Cfg(GPIOF,  0, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A0
 8002856:	230c      	movs	r3, #12
 8002858:	9302      	str	r3, [sp, #8]
 800285a:	2300      	movs	r3, #0
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	2303      	movs	r3, #3
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	2300      	movs	r3, #0
 8002864:	2202      	movs	r2, #2
 8002866:	2100      	movs	r1, #0
 8002868:	48b7      	ldr	r0, [pc, #732]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 800286a:	f7fe fa37 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF,  1, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A1
 800286e:	230c      	movs	r3, #12
 8002870:	9302      	str	r3, [sp, #8]
 8002872:	2300      	movs	r3, #0
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2303      	movs	r3, #3
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	2300      	movs	r3, #0
 800287c:	2202      	movs	r2, #2
 800287e:	2101      	movs	r1, #1
 8002880:	48b1      	ldr	r0, [pc, #708]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 8002882:	f7fe fa2b 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF,  2, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A2
 8002886:	230c      	movs	r3, #12
 8002888:	9302      	str	r3, [sp, #8]
 800288a:	2300      	movs	r3, #0
 800288c:	9301      	str	r3, [sp, #4]
 800288e:	2303      	movs	r3, #3
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	2300      	movs	r3, #0
 8002894:	2202      	movs	r2, #2
 8002896:	2102      	movs	r1, #2
 8002898:	48ab      	ldr	r0, [pc, #684]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 800289a:	f7fe fa1f 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF,  3, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A3
 800289e:	230c      	movs	r3, #12
 80028a0:	9302      	str	r3, [sp, #8]
 80028a2:	2300      	movs	r3, #0
 80028a4:	9301      	str	r3, [sp, #4]
 80028a6:	2303      	movs	r3, #3
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2300      	movs	r3, #0
 80028ac:	2202      	movs	r2, #2
 80028ae:	2103      	movs	r1, #3
 80028b0:	48a5      	ldr	r0, [pc, #660]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 80028b2:	f7fe fa13 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF,  4, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A4
 80028b6:	230c      	movs	r3, #12
 80028b8:	9302      	str	r3, [sp, #8]
 80028ba:	2300      	movs	r3, #0
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	2303      	movs	r3, #3
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	2300      	movs	r3, #0
 80028c4:	2202      	movs	r2, #2
 80028c6:	2104      	movs	r1, #4
 80028c8:	489f      	ldr	r0, [pc, #636]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 80028ca:	f7fe fa07 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF,  5, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A5
 80028ce:	230c      	movs	r3, #12
 80028d0:	9302      	str	r3, [sp, #8]
 80028d2:	2300      	movs	r3, #0
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	2303      	movs	r3, #3
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2300      	movs	r3, #0
 80028dc:	2202      	movs	r2, #2
 80028de:	2105      	movs	r1, #5
 80028e0:	4899      	ldr	r0, [pc, #612]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 80028e2:	f7fe f9fb 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 12, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A6
 80028e6:	230c      	movs	r3, #12
 80028e8:	9302      	str	r3, [sp, #8]
 80028ea:	2300      	movs	r3, #0
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	2303      	movs	r3, #3
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	2202      	movs	r2, #2
 80028f6:	210c      	movs	r1, #12
 80028f8:	4893      	ldr	r0, [pc, #588]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 80028fa:	f7fe f9ef 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 13, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A7
 80028fe:	230c      	movs	r3, #12
 8002900:	9302      	str	r3, [sp, #8]
 8002902:	2300      	movs	r3, #0
 8002904:	9301      	str	r3, [sp, #4]
 8002906:	2303      	movs	r3, #3
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	2300      	movs	r3, #0
 800290c:	2202      	movs	r2, #2
 800290e:	210d      	movs	r1, #13
 8002910:	488d      	ldr	r0, [pc, #564]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 8002912:	f7fe f9e3 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 14, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A8
 8002916:	230c      	movs	r3, #12
 8002918:	9302      	str	r3, [sp, #8]
 800291a:	2300      	movs	r3, #0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	2303      	movs	r3, #3
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	2300      	movs	r3, #0
 8002924:	2202      	movs	r2, #2
 8002926:	210e      	movs	r1, #14
 8002928:	4887      	ldr	r0, [pc, #540]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 800292a:	f7fe f9d7 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 15, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A9
 800292e:	230c      	movs	r3, #12
 8002930:	9302      	str	r3, [sp, #8]
 8002932:	2300      	movs	r3, #0
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	2303      	movs	r3, #3
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2300      	movs	r3, #0
 800293c:	2202      	movs	r2, #2
 800293e:	210f      	movs	r1, #15
 8002940:	4881      	ldr	r0, [pc, #516]	@ (8002b48 <SDRAM_IO_Init+0x304>)
 8002942:	f7fe f9cb 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  0, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A10
 8002946:	230c      	movs	r3, #12
 8002948:	9302      	str	r3, [sp, #8]
 800294a:	2300      	movs	r3, #0
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	2303      	movs	r3, #3
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2300      	movs	r3, #0
 8002954:	2202      	movs	r2, #2
 8002956:	2100      	movs	r1, #0
 8002958:	487c      	ldr	r0, [pc, #496]	@ (8002b4c <SDRAM_IO_Init+0x308>)
 800295a:	f7fe f9bf 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  1, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_A11
 800295e:	230c      	movs	r3, #12
 8002960:	9302      	str	r3, [sp, #8]
 8002962:	2300      	movs	r3, #0
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	2303      	movs	r3, #3
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	2300      	movs	r3, #0
 800296c:	2202      	movs	r2, #2
 800296e:	2101      	movs	r1, #1
 8002970:	4876      	ldr	r0, [pc, #472]	@ (8002b4c <SDRAM_IO_Init+0x308>)
 8002972:	f7fe f9b3 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD, 14, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D0
 8002976:	230c      	movs	r3, #12
 8002978:	9302      	str	r3, [sp, #8]
 800297a:	2300      	movs	r3, #0
 800297c:	9301      	str	r3, [sp, #4]
 800297e:	2303      	movs	r3, #3
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	2300      	movs	r3, #0
 8002984:	2202      	movs	r2, #2
 8002986:	210e      	movs	r1, #14
 8002988:	4871      	ldr	r0, [pc, #452]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 800298a:	f7fe f9a7 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD, 15, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D1
 800298e:	230c      	movs	r3, #12
 8002990:	9302      	str	r3, [sp, #8]
 8002992:	2300      	movs	r3, #0
 8002994:	9301      	str	r3, [sp, #4]
 8002996:	2303      	movs	r3, #3
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	2300      	movs	r3, #0
 800299c:	2202      	movs	r2, #2
 800299e:	210f      	movs	r1, #15
 80029a0:	486b      	ldr	r0, [pc, #428]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 80029a2:	f7fe f99b 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD,  0, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D2
 80029a6:	230c      	movs	r3, #12
 80029a8:	9302      	str	r3, [sp, #8]
 80029aa:	2300      	movs	r3, #0
 80029ac:	9301      	str	r3, [sp, #4]
 80029ae:	2303      	movs	r3, #3
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	2300      	movs	r3, #0
 80029b4:	2202      	movs	r2, #2
 80029b6:	2100      	movs	r1, #0
 80029b8:	4865      	ldr	r0, [pc, #404]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 80029ba:	f7fe f98f 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD,  1, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D3
 80029be:	230c      	movs	r3, #12
 80029c0:	9302      	str	r3, [sp, #8]
 80029c2:	2300      	movs	r3, #0
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	2303      	movs	r3, #3
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	2300      	movs	r3, #0
 80029cc:	2202      	movs	r2, #2
 80029ce:	2101      	movs	r1, #1
 80029d0:	485f      	ldr	r0, [pc, #380]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 80029d2:	f7fe f983 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE,  7, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D4
 80029d6:	230c      	movs	r3, #12
 80029d8:	9302      	str	r3, [sp, #8]
 80029da:	2300      	movs	r3, #0
 80029dc:	9301      	str	r3, [sp, #4]
 80029de:	2303      	movs	r3, #3
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	2300      	movs	r3, #0
 80029e4:	2202      	movs	r2, #2
 80029e6:	2107      	movs	r1, #7
 80029e8:	485a      	ldr	r0, [pc, #360]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 80029ea:	f7fe f977 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE,  8, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D5
 80029ee:	230c      	movs	r3, #12
 80029f0:	9302      	str	r3, [sp, #8]
 80029f2:	2300      	movs	r3, #0
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	2303      	movs	r3, #3
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	2300      	movs	r3, #0
 80029fc:	2202      	movs	r2, #2
 80029fe:	2108      	movs	r1, #8
 8002a00:	4854      	ldr	r0, [pc, #336]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a02:	f7fe f96b 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE,  9, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D6
 8002a06:	230c      	movs	r3, #12
 8002a08:	9302      	str	r3, [sp, #8]
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	2303      	movs	r3, #3
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	2300      	movs	r3, #0
 8002a14:	2202      	movs	r2, #2
 8002a16:	2109      	movs	r1, #9
 8002a18:	484e      	ldr	r0, [pc, #312]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a1a:	f7fe f95f 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE, 10, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D7
 8002a1e:	230c      	movs	r3, #12
 8002a20:	9302      	str	r3, [sp, #8]
 8002a22:	2300      	movs	r3, #0
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	2303      	movs	r3, #3
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	210a      	movs	r1, #10
 8002a30:	4848      	ldr	r0, [pc, #288]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a32:	f7fe f953 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE, 11, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D8
 8002a36:	230c      	movs	r3, #12
 8002a38:	9302      	str	r3, [sp, #8]
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	9301      	str	r3, [sp, #4]
 8002a3e:	2303      	movs	r3, #3
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	2300      	movs	r3, #0
 8002a44:	2202      	movs	r2, #2
 8002a46:	210b      	movs	r1, #11
 8002a48:	4842      	ldr	r0, [pc, #264]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a4a:	f7fe f947 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE, 12, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D9
 8002a4e:	230c      	movs	r3, #12
 8002a50:	9302      	str	r3, [sp, #8]
 8002a52:	2300      	movs	r3, #0
 8002a54:	9301      	str	r3, [sp, #4]
 8002a56:	2303      	movs	r3, #3
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	2202      	movs	r2, #2
 8002a5e:	210c      	movs	r1, #12
 8002a60:	483c      	ldr	r0, [pc, #240]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a62:	f7fe f93b 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE, 13, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D10
 8002a66:	230c      	movs	r3, #12
 8002a68:	9302      	str	r3, [sp, #8]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	9301      	str	r3, [sp, #4]
 8002a6e:	2303      	movs	r3, #3
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	2300      	movs	r3, #0
 8002a74:	2202      	movs	r2, #2
 8002a76:	210d      	movs	r1, #13
 8002a78:	4836      	ldr	r0, [pc, #216]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a7a:	f7fe f92f 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE, 14, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D11
 8002a7e:	230c      	movs	r3, #12
 8002a80:	9302      	str	r3, [sp, #8]
 8002a82:	2300      	movs	r3, #0
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	2303      	movs	r3, #3
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	210e      	movs	r1, #14
 8002a90:	4830      	ldr	r0, [pc, #192]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002a92:	f7fe f923 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE, 15, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D12
 8002a96:	230c      	movs	r3, #12
 8002a98:	9302      	str	r3, [sp, #8]
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	210f      	movs	r1, #15
 8002aa8:	482a      	ldr	r0, [pc, #168]	@ (8002b54 <SDRAM_IO_Init+0x310>)
 8002aaa:	f7fe f917 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD,  8, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D13
 8002aae:	230c      	movs	r3, #12
 8002ab0:	9302      	str	r3, [sp, #8]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	9301      	str	r3, [sp, #4]
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	2300      	movs	r3, #0
 8002abc:	2202      	movs	r2, #2
 8002abe:	2108      	movs	r1, #8
 8002ac0:	4823      	ldr	r0, [pc, #140]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 8002ac2:	f7fe f90b 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD,  9, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D14
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	9302      	str	r3, [sp, #8]
 8002aca:	2300      	movs	r3, #0
 8002acc:	9301      	str	r3, [sp, #4]
 8002ace:	2303      	movs	r3, #3
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	2109      	movs	r1, #9
 8002ad8:	481d      	ldr	r0, [pc, #116]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 8002ada:	f7fe f8ff 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOD, 10, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_D15
 8002ade:	230c      	movs	r3, #12
 8002ae0:	9302      	str	r3, [sp, #8]
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	9301      	str	r3, [sp, #4]
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	9300      	str	r3, [sp, #0]
 8002aea:	2300      	movs	r3, #0
 8002aec:	2202      	movs	r2, #2
 8002aee:	210a      	movs	r1, #10
 8002af0:	4817      	ldr	r0, [pc, #92]	@ (8002b50 <SDRAM_IO_Init+0x30c>)
 8002af2:	f7fe f8f3 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB,  5, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_SDCKE1
 8002af6:	230c      	movs	r3, #12
 8002af8:	9302      	str	r3, [sp, #8]
 8002afa:	2300      	movs	r3, #0
 8002afc:	9301      	str	r3, [sp, #4]
 8002afe:	2303      	movs	r3, #3
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	2300      	movs	r3, #0
 8002b04:	2202      	movs	r2, #2
 8002b06:	2105      	movs	r1, #5
 8002b08:	4813      	ldr	r0, [pc, #76]	@ (8002b58 <SDRAM_IO_Init+0x314>)
 8002b0a:	f7fe f8e7 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOB,  6, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_SDNE1
 8002b0e:	230c      	movs	r3, #12
 8002b10:	9302      	str	r3, [sp, #8]
 8002b12:	2300      	movs	r3, #0
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	2303      	movs	r3, #3
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	2202      	movs	r2, #2
 8002b1e:	2106      	movs	r1, #6
 8002b20:	480d      	ldr	r0, [pc, #52]	@ (8002b58 <SDRAM_IO_Init+0x314>)
 8002b22:	f7fe f8db 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOC,  0, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_SDNWE
 8002b26:	230c      	movs	r3, #12
 8002b28:	9302      	str	r3, [sp, #8]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	2303      	movs	r3, #3
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2300      	movs	r3, #0
 8002b34:	2202      	movs	r2, #2
 8002b36:	2100      	movs	r1, #0
 8002b38:	4808      	ldr	r0, [pc, #32]	@ (8002b5c <SDRAM_IO_Init+0x318>)
 8002b3a:	f7fe f8cf 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE,  0, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_NBL0
 8002b3e:	230c      	movs	r3, #12
 8002b40:	e00e      	b.n	8002b60 <SDRAM_IO_Init+0x31c>
 8002b42:	bf00      	nop
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40021400 	.word	0x40021400
 8002b4c:	40021800 	.word	0x40021800
 8002b50:	40020c00 	.word	0x40020c00
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40020400 	.word	0x40020400
 8002b5c:	40020800 	.word	0x40020800
 8002b60:	9302      	str	r3, [sp, #8]
 8002b62:	2300      	movs	r3, #0
 8002b64:	9301      	str	r3, [sp, #4]
 8002b66:	2303      	movs	r3, #3
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4826      	ldr	r0, [pc, #152]	@ (8002c0c <SDRAM_IO_Init+0x3c8>)
 8002b72:	f7fe f8b3 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOE,  1, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_NBL1
 8002b76:	230c      	movs	r3, #12
 8002b78:	9302      	str	r3, [sp, #8]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	9301      	str	r3, [sp, #4]
 8002b7e:	2303      	movs	r3, #3
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	2300      	movs	r3, #0
 8002b84:	2202      	movs	r2, #2
 8002b86:	2101      	movs	r1, #1
 8002b88:	4820      	ldr	r0, [pc, #128]	@ (8002c0c <SDRAM_IO_Init+0x3c8>)
 8002b8a:	f7fe f8a7 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 11, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_SDNRAS
 8002b8e:	230c      	movs	r3, #12
 8002b90:	9302      	str	r3, [sp, #8]
 8002b92:	2300      	movs	r3, #0
 8002b94:	9301      	str	r3, [sp, #4]
 8002b96:	2303      	movs	r3, #3
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	210b      	movs	r1, #11
 8002ba0:	481b      	ldr	r0, [pc, #108]	@ (8002c10 <SDRAM_IO_Init+0x3cc>)
 8002ba2:	f7fe f89b 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  4, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_BA0
 8002ba6:	230c      	movs	r3, #12
 8002ba8:	9302      	str	r3, [sp, #8]
 8002baa:	2300      	movs	r3, #0
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	2303      	movs	r3, #3
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	2104      	movs	r1, #4
 8002bb8:	4816      	ldr	r0, [pc, #88]	@ (8002c14 <SDRAM_IO_Init+0x3d0>)
 8002bba:	f7fe f88f 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  5, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_BA1
 8002bbe:	230c      	movs	r3, #12
 8002bc0:	9302      	str	r3, [sp, #8]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	9301      	str	r3, [sp, #4]
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	2202      	movs	r2, #2
 8002bce:	2105      	movs	r1, #5
 8002bd0:	4810      	ldr	r0, [pc, #64]	@ (8002c14 <SDRAM_IO_Init+0x3d0>)
 8002bd2:	f7fe f883 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG,  8, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_SDCLK
 8002bd6:	230c      	movs	r3, #12
 8002bd8:	9302      	str	r3, [sp, #8]
 8002bda:	2300      	movs	r3, #0
 8002bdc:	9301      	str	r3, [sp, #4]
 8002bde:	2303      	movs	r3, #3
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	2300      	movs	r3, #0
 8002be4:	2202      	movs	r2, #2
 8002be6:	2108      	movs	r1, #8
 8002be8:	480a      	ldr	r0, [pc, #40]	@ (8002c14 <SDRAM_IO_Init+0x3d0>)
 8002bea:	f7fe f877 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOG, 15, MODER_AF, OTYPER_PP, OSPEEDR_VERY_HIGH, PUPDR_PULL_NONE, AF_12);    // SDRAM_SDNCAS
 8002bee:	230c      	movs	r3, #12
 8002bf0:	9302      	str	r3, [sp, #8]
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	9301      	str	r3, [sp, #4]
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	210f      	movs	r1, #15
 8002c00:	4804      	ldr	r0, [pc, #16]	@ (8002c14 <SDRAM_IO_Init+0x3d0>)
 8002c02:	f7fe f86b 	bl	8000cdc <Pin_Cfg>
}
 8002c06:	bf00      	nop
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	40021400 	.word	0x40021400
 8002c14:	40021800 	.word	0x40021800

08002c18 <SDRAM_Init>:

void SDRAM_Init(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
	RCC->AHB3ENR |= RCC_AHB3ENR_FMCEN;	
 8002c1e:	4b32      	ldr	r3, [pc, #200]	@ (8002ce8 <SDRAM_Init+0xd0>)
 8002c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c22:	4a31      	ldr	r2, [pc, #196]	@ (8002ce8 <SDRAM_Init+0xd0>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6393      	str	r3, [r2, #56]	@ 0x38
	// SDRAM features
    FMC_Bank5_6->SDCR[0] = FMC_SDCR1_RPIPE_1 | FMC_SDCR1_RBURST | FMC_SDCR1_SDCLK_1;
 8002c2a:	4b30      	ldr	r3, [pc, #192]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c2c:	f44f 42b0 	mov.w	r2, #22528	@ 0x5800
 8002c30:	601a      	str	r2, [r3, #0]
	FMC_Bank5_6->SDCR[1] = FMC_SDCR1_CAS | FMC_SDCR1_NB | FMC_SDCR1_MWID_0 | FMC_SDCR1_NR_0;
 8002c32:	4b2e      	ldr	r3, [pc, #184]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c34:	f44f 72ea 	mov.w	r2, #468	@ 0x1d4
 8002c38:	605a      	str	r2, [r3, #4]
	// Set timings
    FMC_Bank5_6->SDTR[0] = (TRP << FMC_SDTR1_TRP_Pos) | (TRC << FMC_SDTR1_TRC_Pos);
 8002c3a:	4b2c      	ldr	r3, [pc, #176]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf0 <SDRAM_Init+0xd8>)
 8002c3e:	609a      	str	r2, [r3, #8]
    FMC_Bank5_6->SDTR[1] = (TRCD << FMC_SDTR2_TRCD_Pos) | (TWR << FMC_SDTR2_TWR_Pos) | (TRAS << FMC_SDTR2_TRAS_Pos) | (TXSR << FMC_SDTR2_TXSR_Pos) | (TMRD << FMC_SDTR2_TMRD_Pos);
 8002c40:	4b2a      	ldr	r3, [pc, #168]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c42:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf4 <SDRAM_Init+0xdc>)
 8002c44:	60da      	str	r2, [r3, #12]
    // Clock Configuration Enable
	while(FMC_Bank5_6->SDSR & FMC_SDSR_BUSY){};
 8002c46:	bf00      	nop
 8002c48:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0320 	and.w	r3, r3, #32
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1f9      	bne.n	8002c48 <SDRAM_Init+0x30>
    FMC_Bank5_6->SDCMR = FMC_SDCMR_CTB2 | FMC_SDCMR_MODE_0;
 8002c54:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c56:	2209      	movs	r2, #9
 8002c58:	611a      	str	r2, [r3, #16]

	// Wait 
	//delay_ms(1);
    HAL_Delay(1);
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f000 fafa 	bl	8003254 <HAL_Delay>

    // PALL (“All Bank Precharge”) command
	while(FMC_Bank5_6->SDSR & FMC_SDSR_BUSY){};
 8002c60:	bf00      	nop
 8002c62:	4b22      	ldr	r3, [pc, #136]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f9      	bne.n	8002c62 <SDRAM_Init+0x4a>
	FMC_Bank5_6->SDCMR = FMC_SDCMR_CTB2 | FMC_SDCMR_MODE_1;
 8002c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c70:	220a      	movs	r2, #10
 8002c72:	611a      	str	r2, [r3, #16]
	// Auto-refresh command
	while(FMC_Bank5_6->SDSR & FMC_SDSR_BUSY){};
 8002c74:	bf00      	nop
 8002c76:	4b1d      	ldr	r3, [pc, #116]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	f003 0320 	and.w	r3, r3, #32
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f9      	bne.n	8002c76 <SDRAM_Init+0x5e>
	FMC_Bank5_6->SDCMR = FMC_SDCMR_CTB2 | ((CMR_NRFS-1) << FMC_SDCMR_NRFS_Pos) | FMC_SDCMR_MODE_1 | FMC_SDCMR_MODE_0;	
 8002c82:	4b1a      	ldr	r3, [pc, #104]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c84:	222b      	movs	r2, #43	@ 0x2b
 8002c86:	611a      	str	r2, [r3, #16]
	// Load Mode Register
	while(FMC_Bank5_6->SDSR & FMC_SDSR_BUSY){};
 8002c88:	bf00      	nop
 8002c8a:	4b18      	ldr	r3, [pc, #96]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	f003 0320 	and.w	r3, r3, #32
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f9      	bne.n	8002c8a <SDRAM_Init+0x72>
	FMC_Bank5_6->SDCMR = (MRD_VAL << FMC_SDCMR_MRD_Pos) | FMC_SDCMR_CTB2 | FMC_SDCMR_MODE_2;
 8002c96:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <SDRAM_Init+0xd4>)
 8002c98:	4a17      	ldr	r2, [pc, #92]	@ (8002cf8 <SDRAM_Init+0xe0>)
 8002c9a:	611a      	str	r2, [r3, #16]
	// Refresh Rate
	while(FMC_Bank5_6->SDSR & FMC_SDSR_BUSY){};
 8002c9c:	bf00      	nop
 8002c9e:	4b13      	ldr	r3, [pc, #76]	@ (8002cec <SDRAM_Init+0xd4>)
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1f9      	bne.n	8002c9e <SDRAM_Init+0x86>
	FMC_Bank5_6->SDRTR = (RTR_COUNT << FMC_SDRTR_COUNT_Pos);
 8002caa:	4b10      	ldr	r3, [pc, #64]	@ (8002cec <SDRAM_Init+0xd4>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	615a      	str	r2, [r3, #20]
    while(FMC_Bank5_6->SDSR & FMC_SDSR_BUSY){};
 8002cb0:	bf00      	nop
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cec <SDRAM_Init+0xd4>)
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	f003 0320 	and.w	r3, r3, #32
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f9      	bne.n	8002cb2 <SDRAM_Init+0x9a>
	// Clear SDRAM
    for(uint32_t ptr = SDRAM_BASE; ptr < (SDRAM_BASE + SDRAM_SIZE); ptr += 4)
 8002cbe:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	e006      	b.n	8002cd4 <SDRAM_Init+0xbc>
	{
        *((uint32_t *)ptr) = 0xFFFFFFFF;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ccc:	601a      	str	r2, [r3, #0]
    for(uint32_t ptr = SDRAM_BASE; ptr < (SDRAM_BASE + SDRAM_SIZE); ptr += 4)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f113 5f3e 	cmn.w	r3, #796917760	@ 0x2f800000
 8002cda:	d3f4      	bcc.n	8002cc6 <SDRAM_Init+0xae>
	}
}
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	a0000140 	.word	0xa0000140
 8002cf0:	00207000 	.word	0x00207000
 8002cf4:	02020472 	.word	0x02020472
 8002cf8:	0004620c 	.word	0x0004620c

08002cfc <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002d00:	4b17      	ldr	r3, [pc, #92]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d02:	4a18      	ldr	r2, [pc, #96]	@ (8002d64 <MX_SPI4_Init+0x68>)
 8002d04:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002d06:	4b16      	ldr	r3, [pc, #88]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d0c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002d0e:	4b14      	ldr	r3, [pc, #80]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d14:	4b12      	ldr	r3, [pc, #72]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d1a:	4b11      	ldr	r3, [pc, #68]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d20:	4b0f      	ldr	r3, [pc, #60]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002d26:	4b0e      	ldr	r3, [pc, #56]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d2c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d34:	4b0a      	ldr	r3, [pc, #40]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d3a:	4b09      	ldr	r3, [pc, #36]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d40:	4b07      	ldr	r3, [pc, #28]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8002d46:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d48:	220a      	movs	r2, #10
 8002d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002d4c:	4804      	ldr	r0, [pc, #16]	@ (8002d60 <MX_SPI4_Init+0x64>)
 8002d4e:	f002 fda9 	bl	80058a4 <HAL_SPI_Init>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8002d58:	f7ff fb64 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002d5c:	bf00      	nop
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	20000110 	.word	0x20000110
 8002d64:	40013400 	.word	0x40013400

08002d68 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08a      	sub	sp, #40	@ 0x28
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d70:	f107 0314 	add.w	r3, r7, #20
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	605a      	str	r2, [r3, #4]
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a19      	ldr	r2, [pc, #100]	@ (8002dec <HAL_SPI_MspInit+0x84>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d12b      	bne.n	8002de2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <HAL_SPI_MspInit+0x88>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d92:	4a17      	ldr	r2, [pc, #92]	@ (8002df0 <HAL_SPI_MspInit+0x88>)
 8002d94:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d98:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d9a:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <HAL_SPI_MspInit+0x88>)
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002da2:	613b      	str	r3, [r7, #16]
 8002da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	4b11      	ldr	r3, [pc, #68]	@ (8002df0 <HAL_SPI_MspInit+0x88>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	4a10      	ldr	r2, [pc, #64]	@ (8002df0 <HAL_SPI_MspInit+0x88>)
 8002db0:	f043 0310 	orr.w	r3, r3, #16
 8002db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002db6:	4b0e      	ldr	r3, [pc, #56]	@ (8002df0 <HAL_SPI_MspInit+0x88>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dba:	f003 0310 	and.w	r3, r3, #16
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002dc2:	2364      	movs	r3, #100	@ 0x64
 8002dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002dd2:	2305      	movs	r3, #5
 8002dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dd6:	f107 0314 	add.w	r3, r7, #20
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4805      	ldr	r0, [pc, #20]	@ (8002df4 <HAL_SPI_MspInit+0x8c>)
 8002dde:	f000 fe75 	bl	8003acc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002de2:	bf00      	nop
 8002de4:	3728      	adds	r7, #40	@ 0x28
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40013400 	.word	0x40013400
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40021000 	.word	0x40021000

08002df8 <SPI5_IO_Init>:
#include "stm32f4xx.h"
#include "spi_cfg.h"
#include "gpio_cfg.h"

__inline void SPI5_IO_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af04      	add	r7, sp, #16
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
 8002dfe:	4b10      	ldr	r3, [pc, #64]	@ (8002e40 <SPI5_IO_Init+0x48>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e02:	4a0f      	ldr	r2, [pc, #60]	@ (8002e40 <SPI5_IO_Init+0x48>)
 8002e04:	f043 0320 	orr.w	r3, r3, #32
 8002e08:	6313      	str	r3, [r2, #48]	@ 0x30
    
    Pin_Cfg(GPIOF, 7, MODER_AF, OTYPER_PP, OSPEEDR_HIGH, PUPDR_PULL_NONE, AF_5);    // SPI5_SCK
 8002e0a:	2305      	movs	r3, #5
 8002e0c:	9302      	str	r3, [sp, #8]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	9301      	str	r3, [sp, #4]
 8002e12:	2302      	movs	r3, #2
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	2300      	movs	r3, #0
 8002e18:	2202      	movs	r2, #2
 8002e1a:	2107      	movs	r1, #7
 8002e1c:	4809      	ldr	r0, [pc, #36]	@ (8002e44 <SPI5_IO_Init+0x4c>)
 8002e1e:	f7fd ff5d 	bl	8000cdc <Pin_Cfg>
    Pin_Cfg(GPIOF, 9, MODER_AF, OTYPER_PP, OSPEEDR_HIGH, PUPDR_PULL_NONE, AF_5);    // SPI5_MISO
 8002e22:	2305      	movs	r3, #5
 8002e24:	9302      	str	r3, [sp, #8]
 8002e26:	2300      	movs	r3, #0
 8002e28:	9301      	str	r3, [sp, #4]
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	2202      	movs	r2, #2
 8002e32:	2109      	movs	r1, #9
 8002e34:	4803      	ldr	r0, [pc, #12]	@ (8002e44 <SPI5_IO_Init+0x4c>)
 8002e36:	f7fd ff51 	bl	8000cdc <Pin_Cfg>
}
 8002e3a:	bf00      	nop
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40021400 	.word	0x40021400

08002e48 <SPI5_Core_Init>:

__inline void SPI5_Core_Init(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <SPI5_Core_Init+0x30>)
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e50:	4a09      	ldr	r2, [pc, #36]	@ (8002e78 <SPI5_Core_Init+0x30>)
 8002e52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e56:	6453      	str	r3, [r2, #68]	@ 0x44
    SPI5->CR1 = SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE | SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_BR_1 | SPI_CR1_BR_0;
 8002e58:	4b08      	ldr	r3, [pc, #32]	@ (8002e7c <SPI5_Core_Init+0x34>)
 8002e5a:	f24c 321c 	movw	r2, #49948	@ 0xc31c
 8002e5e:	601a      	str	r2, [r3, #0]
    SPI5->CR1 |= SPI_CR1_SPE;
 8002e60:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <SPI5_Core_Init+0x34>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a05      	ldr	r2, [pc, #20]	@ (8002e7c <SPI5_Core_Init+0x34>)
 8002e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e6a:	6013      	str	r3, [r2, #0]
}
 8002e6c:	bf00      	nop
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40015000 	.word	0x40015000

08002e80 <SPI_Write_Byte>:

__inline void SPI_Write_Byte(SPI_TypeDef* hw, uint8_t data)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	70fb      	strb	r3, [r7, #3]
    while (! (hw->SR & SPI_SR_TXE)){};
 8002e8c:	bf00      	nop
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d0f9      	beq.n	8002e8e <SPI_Write_Byte+0xe>
    (*(volatile uint8_t*)((uint32_t)&(hw->DR))) = data;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	330c      	adds	r3, #12
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	701a      	strb	r2, [r3, #0]
    while (! (hw->SR & SPI_SR_TXE)){};
 8002ea2:	bf00      	nop
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0f9      	beq.n	8002ea4 <SPI_Write_Byte+0x24>
    while (hw->SR & SPI_SR_BSY){};
 8002eb0:	bf00      	nop
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f9      	bne.n	8002eb2 <SPI_Write_Byte+0x32>
}
 8002ebe:	bf00      	nop
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	607b      	str	r3, [r7, #4]
 8002ed6:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <HAL_MspInit+0x4c>)
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eda:	4a0f      	ldr	r2, [pc, #60]	@ (8002f18 <HAL_MspInit+0x4c>)
 8002edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ee0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <HAL_MspInit+0x4c>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eea:	607b      	str	r3, [r7, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	603b      	str	r3, [r7, #0]
 8002ef2:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <HAL_MspInit+0x4c>)
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	4a08      	ldr	r2, [pc, #32]	@ (8002f18 <HAL_MspInit+0x4c>)
 8002ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002efe:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <HAL_MspInit+0x4c>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f06:	603b      	str	r3, [r7, #0]
 8002f08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	40023800 	.word	0x40023800

08002f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f20:	bf00      	nop
 8002f22:	e7fd      	b.n	8002f20 <NMI_Handler+0x4>

08002f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f28:	bf00      	nop
 8002f2a:	e7fd      	b.n	8002f28 <HardFault_Handler+0x4>

08002f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f30:	bf00      	nop
 8002f32:	e7fd      	b.n	8002f30 <MemManage_Handler+0x4>

08002f34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <BusFault_Handler+0x4>

08002f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f40:	bf00      	nop
 8002f42:	e7fd      	b.n	8002f40 <UsageFault_Handler+0x4>

08002f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f52:	b480      	push	{r7}
 8002f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f56:	bf00      	nop
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f72:	f000 f94f 	bl	8003214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002f7e:	2001      	movs	r0, #1
 8002f80:	f000 ff6a 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002f84:	bf00      	nop
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002f8c:	2004      	movs	r0, #4
 8002f8e:	f000 ff63 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002f9a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002f9e:	f000 ff5b 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fb0:	4a14      	ldr	r2, [pc, #80]	@ (8003004 <_sbrk+0x5c>)
 8002fb2:	4b15      	ldr	r3, [pc, #84]	@ (8003008 <_sbrk+0x60>)
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fbc:	4b13      	ldr	r3, [pc, #76]	@ (800300c <_sbrk+0x64>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fc4:	4b11      	ldr	r3, [pc, #68]	@ (800300c <_sbrk+0x64>)
 8002fc6:	4a12      	ldr	r2, [pc, #72]	@ (8003010 <_sbrk+0x68>)
 8002fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fca:	4b10      	ldr	r3, [pc, #64]	@ (800300c <_sbrk+0x64>)
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d207      	bcs.n	8002fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fd8:	f003 fa5e 	bl	8006498 <__errno>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	220c      	movs	r2, #12
 8002fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe6:	e009      	b.n	8002ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fe8:	4b08      	ldr	r3, [pc, #32]	@ (800300c <_sbrk+0x64>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fee:	4b07      	ldr	r3, [pc, #28]	@ (800300c <_sbrk+0x64>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	4a05      	ldr	r2, [pc, #20]	@ (800300c <_sbrk+0x64>)
 8002ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	20030000 	.word	0x20030000
 8003008:	00000400 	.word	0x00000400
 800300c:	20000168 	.word	0x20000168
 8003010:	20000320 	.word	0x20000320

08003014 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <SystemInit+0x20>)
 800301a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800301e:	4a05      	ldr	r2, [pc, #20]	@ (8003034 <SystemInit+0x20>)
 8003020:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003024:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800303c:	4b11      	ldr	r3, [pc, #68]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 800303e:	4a12      	ldr	r2, [pc, #72]	@ (8003088 <MX_USART1_UART_Init+0x50>)
 8003040:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003042:	4b10      	ldr	r3, [pc, #64]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 8003044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003048:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800304a:	4b0e      	ldr	r3, [pc, #56]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 800304c:	2200      	movs	r2, #0
 800304e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003050:	4b0c      	ldr	r3, [pc, #48]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 8003052:	2200      	movs	r2, #0
 8003054:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003056:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 8003058:	2200      	movs	r2, #0
 800305a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800305c:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 800305e:	220c      	movs	r2, #12
 8003060:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003062:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 8003064:	2200      	movs	r2, #0
 8003066:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003068:	4b06      	ldr	r3, [pc, #24]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 800306a:	2200      	movs	r2, #0
 800306c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800306e:	4805      	ldr	r0, [pc, #20]	@ (8003084 <MX_USART1_UART_Init+0x4c>)
 8003070:	f002 ff26 	bl	8005ec0 <HAL_UART_Init>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800307a:	f7ff f9d3 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800307e:	bf00      	nop
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	2000016c 	.word	0x2000016c
 8003088:	40011000 	.word	0x40011000

0800308c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	@ 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a19      	ldr	r2, [pc, #100]	@ (8003110 <HAL_UART_MspInit+0x84>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d12c      	bne.n	8003108 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	4b18      	ldr	r3, [pc, #96]	@ (8003114 <HAL_UART_MspInit+0x88>)
 80030b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b6:	4a17      	ldr	r2, [pc, #92]	@ (8003114 <HAL_UART_MspInit+0x88>)
 80030b8:	f043 0310 	orr.w	r3, r3, #16
 80030bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80030be:	4b15      	ldr	r3, [pc, #84]	@ (8003114 <HAL_UART_MspInit+0x88>)
 80030c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <HAL_UART_MspInit+0x88>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d2:	4a10      	ldr	r2, [pc, #64]	@ (8003114 <HAL_UART_MspInit+0x88>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030da:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <HAL_UART_MspInit+0x88>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80030e6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80030ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ec:	2302      	movs	r3, #2
 80030ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f0:	2300      	movs	r3, #0
 80030f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f4:	2303      	movs	r3, #3
 80030f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030f8:	2307      	movs	r3, #7
 80030fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fc:	f107 0314 	add.w	r3, r7, #20
 8003100:	4619      	mov	r1, r3
 8003102:	4805      	ldr	r0, [pc, #20]	@ (8003118 <HAL_UART_MspInit+0x8c>)
 8003104:	f000 fce2 	bl	8003acc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003108:	bf00      	nop
 800310a:	3728      	adds	r7, #40	@ 0x28
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40011000 	.word	0x40011000
 8003114:	40023800 	.word	0x40023800
 8003118:	40020000 	.word	0x40020000

0800311c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800311c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003154 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003120:	f7ff ff78 	bl	8003014 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003124:	480c      	ldr	r0, [pc, #48]	@ (8003158 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003126:	490d      	ldr	r1, [pc, #52]	@ (800315c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003128:	4a0d      	ldr	r2, [pc, #52]	@ (8003160 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800312a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800312c:	e002      	b.n	8003134 <LoopCopyDataInit>

0800312e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800312e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003132:	3304      	adds	r3, #4

08003134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003138:	d3f9      	bcc.n	800312e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800313a:	4a0a      	ldr	r2, [pc, #40]	@ (8003164 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800313c:	4c0a      	ldr	r4, [pc, #40]	@ (8003168 <LoopFillZerobss+0x22>)
  movs r3, #0
 800313e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003140:	e001      	b.n	8003146 <LoopFillZerobss>

08003142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003144:	3204      	adds	r2, #4

08003146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003148:	d3fb      	bcc.n	8003142 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800314a:	f003 f9ab 	bl	80064a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800314e:	f7fe fd13 	bl	8001b78 <main>
  bx  lr    
 8003152:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003154:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800315c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8003160:	08006fd8 	.word	0x08006fd8
  ldr r2, =_sbss
 8003164:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8003168:	20000320 	.word	0x20000320

0800316c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800316c:	e7fe      	b.n	800316c <ADC_IRQHandler>
	...

08003170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003174:	4b0e      	ldr	r3, [pc, #56]	@ (80031b0 <HAL_Init+0x40>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a0d      	ldr	r2, [pc, #52]	@ (80031b0 <HAL_Init+0x40>)
 800317a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800317e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003180:	4b0b      	ldr	r3, [pc, #44]	@ (80031b0 <HAL_Init+0x40>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a0a      	ldr	r2, [pc, #40]	@ (80031b0 <HAL_Init+0x40>)
 8003186:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800318a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800318c:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <HAL_Init+0x40>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a07      	ldr	r2, [pc, #28]	@ (80031b0 <HAL_Init+0x40>)
 8003192:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003198:	2003      	movs	r0, #3
 800319a:	f000 f94f 	bl	800343c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800319e:	200f      	movs	r0, #15
 80031a0:	f000 f808 	bl	80031b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031a4:	f7ff fe92 	bl	8002ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40023c00 	.word	0x40023c00

080031b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031bc:	4b12      	ldr	r3, [pc, #72]	@ (8003208 <HAL_InitTick+0x54>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4b12      	ldr	r3, [pc, #72]	@ (800320c <HAL_InitTick+0x58>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	4619      	mov	r1, r3
 80031c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 f967 	bl	80034a6 <HAL_SYSTICK_Config>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e00e      	b.n	8003200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b0f      	cmp	r3, #15
 80031e6:	d80a      	bhi.n	80031fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031e8:	2200      	movs	r2, #0
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	f04f 30ff 	mov.w	r0, #4294967295
 80031f0:	f000 f92f 	bl	8003452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031f4:	4a06      	ldr	r2, [pc, #24]	@ (8003210 <HAL_InitTick+0x5c>)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	e000      	b.n	8003200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
}
 8003200:	4618      	mov	r0, r3
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20000020 	.word	0x20000020
 800320c:	20000028 	.word	0x20000028
 8003210:	20000024 	.word	0x20000024

08003214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_IncTick+0x20>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_IncTick+0x24>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4413      	add	r3, r2
 8003224:	4a04      	ldr	r2, [pc, #16]	@ (8003238 <HAL_IncTick+0x24>)
 8003226:	6013      	str	r3, [r2, #0]
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000028 	.word	0x20000028
 8003238:	200001b4 	.word	0x200001b4

0800323c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return uwTick;
 8003240:	4b03      	ldr	r3, [pc, #12]	@ (8003250 <HAL_GetTick+0x14>)
 8003242:	681b      	ldr	r3, [r3, #0]
}
 8003244:	4618      	mov	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	200001b4 	.word	0x200001b4

08003254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800325c:	f7ff ffee 	bl	800323c <HAL_GetTick>
 8003260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326c:	d005      	beq.n	800327a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800326e:	4b0a      	ldr	r3, [pc, #40]	@ (8003298 <HAL_Delay+0x44>)
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	4413      	add	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800327a:	bf00      	nop
 800327c:	f7ff ffde 	bl	800323c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	429a      	cmp	r2, r3
 800328a:	d8f7      	bhi.n	800327c <HAL_Delay+0x28>
  {
  }
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000028 	.word	0x20000028

0800329c <__NVIC_SetPriorityGrouping>:
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032ac:	4b0c      	ldr	r3, [pc, #48]	@ (80032e0 <__NVIC_SetPriorityGrouping+0x44>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032b2:	68ba      	ldr	r2, [r7, #8]
 80032b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032b8:	4013      	ands	r3, r2
 80032ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ce:	4a04      	ldr	r2, [pc, #16]	@ (80032e0 <__NVIC_SetPriorityGrouping+0x44>)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	60d3      	str	r3, [r2, #12]
}
 80032d4:	bf00      	nop
 80032d6:	3714      	adds	r7, #20
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000ed00 	.word	0xe000ed00

080032e4 <__NVIC_GetPriorityGrouping>:
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032e8:	4b04      	ldr	r3, [pc, #16]	@ (80032fc <__NVIC_GetPriorityGrouping+0x18>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	0a1b      	lsrs	r3, r3, #8
 80032ee:	f003 0307 	and.w	r3, r3, #7
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	e000ed00 	.word	0xe000ed00

08003300 <__NVIC_EnableIRQ>:
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	2b00      	cmp	r3, #0
 8003310:	db0b      	blt.n	800332a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	f003 021f 	and.w	r2, r3, #31
 8003318:	4907      	ldr	r1, [pc, #28]	@ (8003338 <__NVIC_EnableIRQ+0x38>)
 800331a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331e:	095b      	lsrs	r3, r3, #5
 8003320:	2001      	movs	r0, #1
 8003322:	fa00 f202 	lsl.w	r2, r0, r2
 8003326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	e000e100 	.word	0xe000e100

0800333c <__NVIC_SetPriority>:
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	4603      	mov	r3, r0
 8003344:	6039      	str	r1, [r7, #0]
 8003346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334c:	2b00      	cmp	r3, #0
 800334e:	db0a      	blt.n	8003366 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	b2da      	uxtb	r2, r3
 8003354:	490c      	ldr	r1, [pc, #48]	@ (8003388 <__NVIC_SetPriority+0x4c>)
 8003356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335a:	0112      	lsls	r2, r2, #4
 800335c:	b2d2      	uxtb	r2, r2
 800335e:	440b      	add	r3, r1
 8003360:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003364:	e00a      	b.n	800337c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	b2da      	uxtb	r2, r3
 800336a:	4908      	ldr	r1, [pc, #32]	@ (800338c <__NVIC_SetPriority+0x50>)
 800336c:	79fb      	ldrb	r3, [r7, #7]
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	3b04      	subs	r3, #4
 8003374:	0112      	lsls	r2, r2, #4
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	440b      	add	r3, r1
 800337a:	761a      	strb	r2, [r3, #24]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr
 8003388:	e000e100 	.word	0xe000e100
 800338c:	e000ed00 	.word	0xe000ed00

08003390 <NVIC_EncodePriority>:
{
 8003390:	b480      	push	{r7}
 8003392:	b089      	sub	sp, #36	@ 0x24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f1c3 0307 	rsb	r3, r3, #7
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	bf28      	it	cs
 80033ae:	2304      	movcs	r3, #4
 80033b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	3304      	adds	r3, #4
 80033b6:	2b06      	cmp	r3, #6
 80033b8:	d902      	bls.n	80033c0 <NVIC_EncodePriority+0x30>
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	3b03      	subs	r3, #3
 80033be:	e000      	b.n	80033c2 <NVIC_EncodePriority+0x32>
 80033c0:	2300      	movs	r3, #0
 80033c2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c4:	f04f 32ff 	mov.w	r2, #4294967295
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	fa02 f303 	lsl.w	r3, r2, r3
 80033ce:	43da      	mvns	r2, r3
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	401a      	ands	r2, r3
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033d8:	f04f 31ff 	mov.w	r1, #4294967295
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	fa01 f303 	lsl.w	r3, r1, r3
 80033e2:	43d9      	mvns	r1, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e8:	4313      	orrs	r3, r2
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3724      	adds	r7, #36	@ 0x24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
	...

080033f8 <SysTick_Config>:
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3b01      	subs	r3, #1
 8003404:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003408:	d301      	bcc.n	800340e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800340a:	2301      	movs	r3, #1
 800340c:	e00f      	b.n	800342e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800340e:	4a0a      	ldr	r2, [pc, #40]	@ (8003438 <SysTick_Config+0x40>)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3b01      	subs	r3, #1
 8003414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003416:	210f      	movs	r1, #15
 8003418:	f04f 30ff 	mov.w	r0, #4294967295
 800341c:	f7ff ff8e 	bl	800333c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003420:	4b05      	ldr	r3, [pc, #20]	@ (8003438 <SysTick_Config+0x40>)
 8003422:	2200      	movs	r2, #0
 8003424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003426:	4b04      	ldr	r3, [pc, #16]	@ (8003438 <SysTick_Config+0x40>)
 8003428:	2207      	movs	r2, #7
 800342a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	e000e010 	.word	0xe000e010

0800343c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f7ff ff29 	bl	800329c <__NVIC_SetPriorityGrouping>
}
 800344a:	bf00      	nop
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003452:	b580      	push	{r7, lr}
 8003454:	b086      	sub	sp, #24
 8003456:	af00      	add	r7, sp, #0
 8003458:	4603      	mov	r3, r0
 800345a:	60b9      	str	r1, [r7, #8]
 800345c:	607a      	str	r2, [r7, #4]
 800345e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003464:	f7ff ff3e 	bl	80032e4 <__NVIC_GetPriorityGrouping>
 8003468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	68b9      	ldr	r1, [r7, #8]
 800346e:	6978      	ldr	r0, [r7, #20]
 8003470:	f7ff ff8e 	bl	8003390 <NVIC_EncodePriority>
 8003474:	4602      	mov	r2, r0
 8003476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800347a:	4611      	mov	r1, r2
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff ff5d 	bl	800333c <__NVIC_SetPriority>
}
 8003482:	bf00      	nop
 8003484:	3718      	adds	r7, #24
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b082      	sub	sp, #8
 800348e:	af00      	add	r7, sp, #0
 8003490:	4603      	mov	r3, r0
 8003492:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff ff31 	bl	8003300 <__NVIC_EnableIRQ>
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f7ff ffa2 	bl	80033f8 <SysTick_Config>
 80034b4:	4603      	mov	r3, r0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
	...

080034c0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80034d2:	4b23      	ldr	r3, [pc, #140]	@ (8003560 <HAL_FLASH_Program+0xa0>)
 80034d4:	7e1b      	ldrb	r3, [r3, #24]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d101      	bne.n	80034de <HAL_FLASH_Program+0x1e>
 80034da:	2302      	movs	r3, #2
 80034dc:	e03b      	b.n	8003556 <HAL_FLASH_Program+0x96>
 80034de:	4b20      	ldr	r3, [pc, #128]	@ (8003560 <HAL_FLASH_Program+0xa0>)
 80034e0:	2201      	movs	r2, #1
 80034e2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80034e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80034e8:	f000 f870 	bl	80035cc <FLASH_WaitForLastOperation>
 80034ec:	4603      	mov	r3, r0
 80034ee:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80034f0:	7dfb      	ldrb	r3, [r7, #23]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d12b      	bne.n	800354e <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d105      	bne.n	8003508 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80034fc:	783b      	ldrb	r3, [r7, #0]
 80034fe:	4619      	mov	r1, r3
 8003500:	68b8      	ldr	r0, [r7, #8]
 8003502:	f000 f91b 	bl	800373c <FLASH_Program_Byte>
 8003506:	e016      	b.n	8003536 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d105      	bne.n	800351a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800350e:	883b      	ldrh	r3, [r7, #0]
 8003510:	4619      	mov	r1, r3
 8003512:	68b8      	ldr	r0, [r7, #8]
 8003514:	f000 f8ee 	bl	80036f4 <FLASH_Program_HalfWord>
 8003518:	e00d      	b.n	8003536 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2b02      	cmp	r3, #2
 800351e:	d105      	bne.n	800352c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	4619      	mov	r1, r3
 8003524:	68b8      	ldr	r0, [r7, #8]
 8003526:	f000 f8c3 	bl	80036b0 <FLASH_Program_Word>
 800352a:	e004      	b.n	8003536 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800352c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003530:	68b8      	ldr	r0, [r7, #8]
 8003532:	f000 f88b 	bl	800364c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003536:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800353a:	f000 f847 	bl	80035cc <FLASH_WaitForLastOperation>
 800353e:	4603      	mov	r3, r0
 8003540:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8003542:	4b08      	ldr	r3, [pc, #32]	@ (8003564 <HAL_FLASH_Program+0xa4>)
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	4a07      	ldr	r2, [pc, #28]	@ (8003564 <HAL_FLASH_Program+0xa4>)
 8003548:	f023 0301 	bic.w	r3, r3, #1
 800354c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800354e:	4b04      	ldr	r3, [pc, #16]	@ (8003560 <HAL_FLASH_Program+0xa0>)
 8003550:	2200      	movs	r2, #0
 8003552:	761a      	strb	r2, [r3, #24]

  return status;
 8003554:	7dfb      	ldrb	r3, [r7, #23]
}
 8003556:	4618      	mov	r0, r3
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200001b8 	.word	0x200001b8
 8003564:	40023c00 	.word	0x40023c00

08003568 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800356e:	2300      	movs	r3, #0
 8003570:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003572:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <HAL_FLASH_Unlock+0x38>)
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	2b00      	cmp	r3, #0
 8003578:	da0b      	bge.n	8003592 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800357a:	4b09      	ldr	r3, [pc, #36]	@ (80035a0 <HAL_FLASH_Unlock+0x38>)
 800357c:	4a09      	ldr	r2, [pc, #36]	@ (80035a4 <HAL_FLASH_Unlock+0x3c>)
 800357e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003580:	4b07      	ldr	r3, [pc, #28]	@ (80035a0 <HAL_FLASH_Unlock+0x38>)
 8003582:	4a09      	ldr	r2, [pc, #36]	@ (80035a8 <HAL_FLASH_Unlock+0x40>)
 8003584:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003586:	4b06      	ldr	r3, [pc, #24]	@ (80035a0 <HAL_FLASH_Unlock+0x38>)
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	2b00      	cmp	r3, #0
 800358c:	da01      	bge.n	8003592 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003592:	79fb      	ldrb	r3, [r7, #7]
}
 8003594:	4618      	mov	r0, r3
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	40023c00 	.word	0x40023c00
 80035a4:	45670123 	.word	0x45670123
 80035a8:	cdef89ab 	.word	0xcdef89ab

080035ac <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80035b0:	4b05      	ldr	r3, [pc, #20]	@ (80035c8 <HAL_FLASH_Lock+0x1c>)
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	4a04      	ldr	r2, [pc, #16]	@ (80035c8 <HAL_FLASH_Lock+0x1c>)
 80035b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80035ba:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	40023c00 	.word	0x40023c00

080035cc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80035d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003644 <FLASH_WaitForLastOperation+0x78>)
 80035da:	2200      	movs	r2, #0
 80035dc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80035de:	f7ff fe2d 	bl	800323c <HAL_GetTick>
 80035e2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80035e4:	e010      	b.n	8003608 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d00c      	beq.n	8003608 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <FLASH_WaitForLastOperation+0x38>
 80035f4:	f7ff fe22 	bl	800323c <HAL_GetTick>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	429a      	cmp	r2, r3
 8003602:	d201      	bcs.n	8003608 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e019      	b.n	800363c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8003608:	4b0f      	ldr	r3, [pc, #60]	@ (8003648 <FLASH_WaitForLastOperation+0x7c>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1e8      	bne.n	80035e6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003614:	4b0c      	ldr	r3, [pc, #48]	@ (8003648 <FLASH_WaitForLastOperation+0x7c>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b00      	cmp	r3, #0
 800361e:	d002      	beq.n	8003626 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003620:	4b09      	ldr	r3, [pc, #36]	@ (8003648 <FLASH_WaitForLastOperation+0x7c>)
 8003622:	2201      	movs	r2, #1
 8003624:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003626:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <FLASH_WaitForLastOperation+0x7c>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d003      	beq.n	800363a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003632:	f000 f8a5 	bl	8003780 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800363a:	2300      	movs	r3, #0

}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	200001b8 	.word	0x200001b8
 8003648:	40023c00 	.word	0x40023c00

0800364c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003658:	4b14      	ldr	r3, [pc, #80]	@ (80036ac <FLASH_Program_DoubleWord+0x60>)
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	4a13      	ldr	r2, [pc, #76]	@ (80036ac <FLASH_Program_DoubleWord+0x60>)
 800365e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003662:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003664:	4b11      	ldr	r3, [pc, #68]	@ (80036ac <FLASH_Program_DoubleWord+0x60>)
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	4a10      	ldr	r2, [pc, #64]	@ (80036ac <FLASH_Program_DoubleWord+0x60>)
 800366a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800366e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003670:	4b0e      	ldr	r3, [pc, #56]	@ (80036ac <FLASH_Program_DoubleWord+0x60>)
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	4a0d      	ldr	r2, [pc, #52]	@ (80036ac <FLASH_Program_DoubleWord+0x60>)
 8003676:	f043 0301 	orr.w	r3, r3, #1
 800367a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003682:	f3bf 8f6f 	isb	sy
}
 8003686:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8003688:	e9d7 0100 	ldrd	r0, r1, [r7]
 800368c:	f04f 0200 	mov.w	r2, #0
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	000a      	movs	r2, r1
 8003696:	2300      	movs	r3, #0
 8003698:	68f9      	ldr	r1, [r7, #12]
 800369a:	3104      	adds	r1, #4
 800369c:	4613      	mov	r3, r2
 800369e:	600b      	str	r3, [r1, #0]
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	40023c00 	.word	0x40023c00

080036b0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80036ba:	4b0d      	ldr	r3, [pc, #52]	@ (80036f0 <FLASH_Program_Word+0x40>)
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	4a0c      	ldr	r2, [pc, #48]	@ (80036f0 <FLASH_Program_Word+0x40>)
 80036c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80036c6:	4b0a      	ldr	r3, [pc, #40]	@ (80036f0 <FLASH_Program_Word+0x40>)
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	4a09      	ldr	r2, [pc, #36]	@ (80036f0 <FLASH_Program_Word+0x40>)
 80036cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036d0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80036d2:	4b07      	ldr	r3, [pc, #28]	@ (80036f0 <FLASH_Program_Word+0x40>)
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	4a06      	ldr	r2, [pc, #24]	@ (80036f0 <FLASH_Program_Word+0x40>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	601a      	str	r2, [r3, #0]
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	40023c00 	.word	0x40023c00

080036f4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003700:	4b0d      	ldr	r3, [pc, #52]	@ (8003738 <FLASH_Program_HalfWord+0x44>)
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	4a0c      	ldr	r2, [pc, #48]	@ (8003738 <FLASH_Program_HalfWord+0x44>)
 8003706:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800370a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800370c:	4b0a      	ldr	r3, [pc, #40]	@ (8003738 <FLASH_Program_HalfWord+0x44>)
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	4a09      	ldr	r2, [pc, #36]	@ (8003738 <FLASH_Program_HalfWord+0x44>)
 8003712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003716:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003718:	4b07      	ldr	r3, [pc, #28]	@ (8003738 <FLASH_Program_HalfWord+0x44>)
 800371a:	691b      	ldr	r3, [r3, #16]
 800371c:	4a06      	ldr	r2, [pc, #24]	@ (8003738 <FLASH_Program_HalfWord+0x44>)
 800371e:	f043 0301 	orr.w	r3, r3, #1
 8003722:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	887a      	ldrh	r2, [r7, #2]
 8003728:	801a      	strh	r2, [r3, #0]
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40023c00 	.word	0x40023c00

0800373c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	460b      	mov	r3, r1
 8003746:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003748:	4b0c      	ldr	r3, [pc, #48]	@ (800377c <FLASH_Program_Byte+0x40>)
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	4a0b      	ldr	r2, [pc, #44]	@ (800377c <FLASH_Program_Byte+0x40>)
 800374e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003752:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003754:	4b09      	ldr	r3, [pc, #36]	@ (800377c <FLASH_Program_Byte+0x40>)
 8003756:	4a09      	ldr	r2, [pc, #36]	@ (800377c <FLASH_Program_Byte+0x40>)
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800375c:	4b07      	ldr	r3, [pc, #28]	@ (800377c <FLASH_Program_Byte+0x40>)
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	4a06      	ldr	r2, [pc, #24]	@ (800377c <FLASH_Program_Byte+0x40>)
 8003762:	f043 0301 	orr.w	r3, r3, #1
 8003766:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	78fa      	ldrb	r2, [r7, #3]
 800376c:	701a      	strb	r2, [r3, #0]
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40023c00 	.word	0x40023c00

08003780 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003784:	4b2f      	ldr	r3, [pc, #188]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f003 0310 	and.w	r3, r3, #16
 800378c:	2b00      	cmp	r3, #0
 800378e:	d008      	beq.n	80037a2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003790:	4b2d      	ldr	r3, [pc, #180]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 8003792:	69db      	ldr	r3, [r3, #28]
 8003794:	f043 0310 	orr.w	r3, r3, #16
 8003798:	4a2b      	ldr	r2, [pc, #172]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 800379a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800379c:	4b29      	ldr	r3, [pc, #164]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 800379e:	2210      	movs	r2, #16
 80037a0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80037a2:	4b28      	ldr	r3, [pc, #160]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d008      	beq.n	80037c0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80037ae:	4b26      	ldr	r3, [pc, #152]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	f043 0308 	orr.w	r3, r3, #8
 80037b6:	4a24      	ldr	r2, [pc, #144]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 80037b8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80037ba:	4b22      	ldr	r3, [pc, #136]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037bc:	2220      	movs	r2, #32
 80037be:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80037c0:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d008      	beq.n	80037de <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80037cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	f043 0304 	orr.w	r3, r3, #4
 80037d4:	4a1c      	ldr	r2, [pc, #112]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 80037d6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80037d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037da:	2240      	movs	r2, #64	@ 0x40
 80037dc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80037de:	4b19      	ldr	r3, [pc, #100]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d008      	beq.n	80037fc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80037ea:	4b17      	ldr	r3, [pc, #92]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f043 0302 	orr.w	r3, r3, #2
 80037f2:	4a15      	ldr	r2, [pc, #84]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 80037f4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80037f6:	4b13      	ldr	r3, [pc, #76]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037f8:	2280      	movs	r2, #128	@ 0x80
 80037fa:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80037fc:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003804:	2b00      	cmp	r3, #0
 8003806:	d009      	beq.n	800381c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003808:	4b0f      	ldr	r3, [pc, #60]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	f043 0301 	orr.w	r3, r3, #1
 8003810:	4a0d      	ldr	r2, [pc, #52]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 8003812:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 8003816:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800381a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800381c:	4b09      	ldr	r3, [pc, #36]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d008      	beq.n	800383a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003828:	4b07      	ldr	r3, [pc, #28]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	f043 0320 	orr.w	r3, r3, #32
 8003830:	4a05      	ldr	r2, [pc, #20]	@ (8003848 <FLASH_SetErrorCode+0xc8>)
 8003832:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003834:	4b03      	ldr	r3, [pc, #12]	@ (8003844 <FLASH_SetErrorCode+0xc4>)
 8003836:	2202      	movs	r2, #2
 8003838:	60da      	str	r2, [r3, #12]
  }
}
 800383a:	bf00      	nop
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	40023c00 	.word	0x40023c00
 8003848:	200001b8 	.word	0x200001b8

0800384c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800385a:	2300      	movs	r3, #0
 800385c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800385e:	4b32      	ldr	r3, [pc, #200]	@ (8003928 <HAL_FLASHEx_Erase+0xdc>)
 8003860:	7e1b      	ldrb	r3, [r3, #24]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d101      	bne.n	800386a <HAL_FLASHEx_Erase+0x1e>
 8003866:	2302      	movs	r3, #2
 8003868:	e05a      	b.n	8003920 <HAL_FLASHEx_Erase+0xd4>
 800386a:	4b2f      	ldr	r3, [pc, #188]	@ (8003928 <HAL_FLASHEx_Erase+0xdc>)
 800386c:	2201      	movs	r2, #1
 800386e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003870:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003874:	f7ff feaa 	bl	80035cc <FLASH_WaitForLastOperation>
 8003878:	4603      	mov	r3, r0
 800387a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d14a      	bne.n	8003918 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	f04f 32ff 	mov.w	r2, #4294967295
 8003888:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d117      	bne.n	80038c2 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	b2da      	uxtb	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	4619      	mov	r1, r3
 800389e:	4610      	mov	r0, r2
 80038a0:	f000 f846 	bl	8003930 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038a4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80038a8:	f7ff fe90 	bl	80035cc <FLASH_WaitForLastOperation>
 80038ac:	4603      	mov	r3, r0
 80038ae:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80038b0:	4b1e      	ldr	r3, [pc, #120]	@ (800392c <HAL_FLASHEx_Erase+0xe0>)
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	4a1d      	ldr	r2, [pc, #116]	@ (800392c <HAL_FLASHEx_Erase+0xe0>)
 80038b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038ba:	f023 0304 	bic.w	r3, r3, #4
 80038be:	6113      	str	r3, [r2, #16]
 80038c0:	e028      	b.n	8003914 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	e01c      	b.n	8003904 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	4619      	mov	r1, r3
 80038d2:	68b8      	ldr	r0, [r7, #8]
 80038d4:	f000 f866 	bl	80039a4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80038dc:	f7ff fe76 	bl	80035cc <FLASH_WaitForLastOperation>
 80038e0:	4603      	mov	r3, r0
 80038e2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80038e4:	4b11      	ldr	r3, [pc, #68]	@ (800392c <HAL_FLASHEx_Erase+0xe0>)
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	4a10      	ldr	r2, [pc, #64]	@ (800392c <HAL_FLASHEx_Erase+0xe0>)
 80038ea:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80038ee:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80038f0:	7bfb      	ldrb	r3, [r7, #15]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	601a      	str	r2, [r3, #0]
          break;
 80038fc:	e00a      	b.n	8003914 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	3301      	adds	r3, #1
 8003902:	60bb      	str	r3, [r7, #8]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68da      	ldr	r2, [r3, #12]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	4413      	add	r3, r2
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	429a      	cmp	r2, r3
 8003912:	d3da      	bcc.n	80038ca <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003914:	f000 f894 	bl	8003a40 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003918:	4b03      	ldr	r3, [pc, #12]	@ (8003928 <HAL_FLASHEx_Erase+0xdc>)
 800391a:	2200      	movs	r2, #0
 800391c:	761a      	strb	r2, [r3, #24]

  return status;
 800391e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	200001b8 	.word	0x200001b8
 800392c:	40023c00 	.word	0x40023c00

08003930 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	6039      	str	r1, [r7, #0]
 800393a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800393c:	4b18      	ldr	r3, [pc, #96]	@ (80039a0 <FLASH_MassErase+0x70>)
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	4a17      	ldr	r2, [pc, #92]	@ (80039a0 <FLASH_MassErase+0x70>)
 8003942:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003946:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	2b03      	cmp	r3, #3
 800394c:	d108      	bne.n	8003960 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800394e:	4b14      	ldr	r3, [pc, #80]	@ (80039a0 <FLASH_MassErase+0x70>)
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	4a13      	ldr	r2, [pc, #76]	@ (80039a0 <FLASH_MassErase+0x70>)
 8003954:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003958:	f043 0304 	orr.w	r3, r3, #4
 800395c:	6113      	str	r3, [r2, #16]
 800395e:	e00f      	b.n	8003980 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d106      	bne.n	8003974 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8003966:	4b0e      	ldr	r3, [pc, #56]	@ (80039a0 <FLASH_MassErase+0x70>)
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	4a0d      	ldr	r2, [pc, #52]	@ (80039a0 <FLASH_MassErase+0x70>)
 800396c:	f043 0304 	orr.w	r3, r3, #4
 8003970:	6113      	str	r3, [r2, #16]
 8003972:	e005      	b.n	8003980 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003974:	4b0a      	ldr	r3, [pc, #40]	@ (80039a0 <FLASH_MassErase+0x70>)
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	4a09      	ldr	r2, [pc, #36]	@ (80039a0 <FLASH_MassErase+0x70>)
 800397a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800397e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003980:	4b07      	ldr	r3, [pc, #28]	@ (80039a0 <FLASH_MassErase+0x70>)
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	021b      	lsls	r3, r3, #8
 8003988:	4313      	orrs	r3, r2
 800398a:	4a05      	ldr	r2, [pc, #20]	@ (80039a0 <FLASH_MassErase+0x70>)
 800398c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003990:	6113      	str	r3, [r2, #16]
}
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	40023c00 	.word	0x40023c00

080039a4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80039b4:	78fb      	ldrb	r3, [r7, #3]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d102      	bne.n	80039c0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80039ba:	2300      	movs	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	e010      	b.n	80039e2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80039c0:	78fb      	ldrb	r3, [r7, #3]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d103      	bne.n	80039ce <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80039c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039ca:	60fb      	str	r3, [r7, #12]
 80039cc:	e009      	b.n	80039e2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80039ce:	78fb      	ldrb	r3, [r7, #3]
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d103      	bne.n	80039dc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80039d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	e002      	b.n	80039e2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80039dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80039e0:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b0b      	cmp	r3, #11
 80039e6:	d902      	bls.n	80039ee <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	3304      	adds	r3, #4
 80039ec:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80039ee:	4b13      	ldr	r3, [pc, #76]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	4a12      	ldr	r2, [pc, #72]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 80039f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80039fa:	4b10      	ldr	r3, [pc, #64]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 80039fc:	691a      	ldr	r2, [r3, #16]
 80039fe:	490f      	ldr	r1, [pc, #60]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003a06:	4b0d      	ldr	r3, [pc, #52]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a0c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003a10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003a12:	4b0a      	ldr	r3, [pc, #40]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	4a07      	ldr	r2, [pc, #28]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a1e:	f043 0302 	orr.w	r3, r3, #2
 8003a22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003a24:	4b05      	ldr	r3, [pc, #20]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	4a04      	ldr	r2, [pc, #16]	@ (8003a3c <FLASH_Erase_Sector+0x98>)
 8003a2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a2e:	6113      	str	r3, [r2, #16]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	40023c00 	.word	0x40023c00

08003a40 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003a44:	4b20      	ldr	r3, [pc, #128]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d017      	beq.n	8003a80 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003a50:	4b1d      	ldr	r3, [pc, #116]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a1c      	ldr	r2, [pc, #112]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a56:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a5a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a19      	ldr	r2, [pc, #100]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a62:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	4b17      	ldr	r3, [pc, #92]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a16      	ldr	r2, [pc, #88]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a72:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a74:	4b14      	ldr	r3, [pc, #80]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a13      	ldr	r2, [pc, #76]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a7e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003a80:	4b11      	ldr	r3, [pc, #68]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d017      	beq.n	8003abc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a0d      	ldr	r2, [pc, #52]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a96:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003a98:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003a9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	4b08      	ldr	r3, [pc, #32]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a07      	ldr	r2, [pc, #28]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003aaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003aae:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ab0:	4b05      	ldr	r3, [pc, #20]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a04      	ldr	r2, [pc, #16]	@ (8003ac8 <FLASH_FlushCaches+0x88>)
 8003ab6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003aba:	6013      	str	r3, [r2, #0]
  }
}
 8003abc:	bf00      	nop
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40023c00 	.word	0x40023c00

08003acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b089      	sub	sp, #36	@ 0x24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	e177      	b.n	8003dd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ae8:	2201      	movs	r2, #1
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4013      	ands	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	f040 8166 	bne.w	8003dd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d005      	beq.n	8003b1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d130      	bne.n	8003b80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	2203      	movs	r2, #3
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4013      	ands	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	68da      	ldr	r2, [r3, #12]
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b54:	2201      	movs	r2, #1
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	69ba      	ldr	r2, [r7, #24]
 8003b60:	4013      	ands	r3, r2
 8003b62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	091b      	lsrs	r3, r3, #4
 8003b6a:	f003 0201 	and.w	r2, r3, #1
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d017      	beq.n	8003bbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	2203      	movs	r2, #3
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	43db      	mvns	r3, r3
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 0303 	and.w	r3, r3, #3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d123      	bne.n	8003c10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	08da      	lsrs	r2, r3, #3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	3208      	adds	r2, #8
 8003bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	220f      	movs	r2, #15
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4013      	ands	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	691a      	ldr	r2, [r3, #16]
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f003 0307 	and.w	r3, r3, #7
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	08da      	lsrs	r2, r3, #3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	3208      	adds	r2, #8
 8003c0a:	69b9      	ldr	r1, [r7, #24]
 8003c0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f003 0203 	and.w	r2, r3, #3
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 80c0 	beq.w	8003dd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	4b66      	ldr	r3, [pc, #408]	@ (8003df0 <HAL_GPIO_Init+0x324>)
 8003c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5a:	4a65      	ldr	r2, [pc, #404]	@ (8003df0 <HAL_GPIO_Init+0x324>)
 8003c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c60:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c62:	4b63      	ldr	r3, [pc, #396]	@ (8003df0 <HAL_GPIO_Init+0x324>)
 8003c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c6e:	4a61      	ldr	r2, [pc, #388]	@ (8003df4 <HAL_GPIO_Init+0x328>)
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	089b      	lsrs	r3, r3, #2
 8003c74:	3302      	adds	r3, #2
 8003c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	220f      	movs	r2, #15
 8003c86:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a58      	ldr	r2, [pc, #352]	@ (8003df8 <HAL_GPIO_Init+0x32c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d037      	beq.n	8003d0a <HAL_GPIO_Init+0x23e>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a57      	ldr	r2, [pc, #348]	@ (8003dfc <HAL_GPIO_Init+0x330>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d031      	beq.n	8003d06 <HAL_GPIO_Init+0x23a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a56      	ldr	r2, [pc, #344]	@ (8003e00 <HAL_GPIO_Init+0x334>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d02b      	beq.n	8003d02 <HAL_GPIO_Init+0x236>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a55      	ldr	r2, [pc, #340]	@ (8003e04 <HAL_GPIO_Init+0x338>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d025      	beq.n	8003cfe <HAL_GPIO_Init+0x232>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a54      	ldr	r2, [pc, #336]	@ (8003e08 <HAL_GPIO_Init+0x33c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d01f      	beq.n	8003cfa <HAL_GPIO_Init+0x22e>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a53      	ldr	r2, [pc, #332]	@ (8003e0c <HAL_GPIO_Init+0x340>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d019      	beq.n	8003cf6 <HAL_GPIO_Init+0x22a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a52      	ldr	r2, [pc, #328]	@ (8003e10 <HAL_GPIO_Init+0x344>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d013      	beq.n	8003cf2 <HAL_GPIO_Init+0x226>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a51      	ldr	r2, [pc, #324]	@ (8003e14 <HAL_GPIO_Init+0x348>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00d      	beq.n	8003cee <HAL_GPIO_Init+0x222>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a50      	ldr	r2, [pc, #320]	@ (8003e18 <HAL_GPIO_Init+0x34c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d007      	beq.n	8003cea <HAL_GPIO_Init+0x21e>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a4f      	ldr	r2, [pc, #316]	@ (8003e1c <HAL_GPIO_Init+0x350>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d101      	bne.n	8003ce6 <HAL_GPIO_Init+0x21a>
 8003ce2:	2309      	movs	r3, #9
 8003ce4:	e012      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003ce6:	230a      	movs	r3, #10
 8003ce8:	e010      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cea:	2308      	movs	r3, #8
 8003cec:	e00e      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cee:	2307      	movs	r3, #7
 8003cf0:	e00c      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cf2:	2306      	movs	r3, #6
 8003cf4:	e00a      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cf6:	2305      	movs	r3, #5
 8003cf8:	e008      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cfa:	2304      	movs	r3, #4
 8003cfc:	e006      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e004      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e002      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	69fa      	ldr	r2, [r7, #28]
 8003d0e:	f002 0203 	and.w	r2, r2, #3
 8003d12:	0092      	lsls	r2, r2, #2
 8003d14:	4093      	lsls	r3, r2
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d1c:	4935      	ldr	r1, [pc, #212]	@ (8003df4 <HAL_GPIO_Init+0x328>)
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	089b      	lsrs	r3, r3, #2
 8003d22:	3302      	adds	r3, #2
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d2a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	43db      	mvns	r3, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4013      	ands	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d4e:	4a34      	ldr	r2, [pc, #208]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d54:	4b32      	ldr	r3, [pc, #200]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4013      	ands	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d78:	4a29      	ldr	r2, [pc, #164]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d7e:	4b28      	ldr	r3, [pc, #160]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	43db      	mvns	r3, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003da2:	4a1f      	ldr	r2, [pc, #124]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003da8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003dcc:	4a14      	ldr	r2, [pc, #80]	@ (8003e20 <HAL_GPIO_Init+0x354>)
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	61fb      	str	r3, [r7, #28]
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	2b0f      	cmp	r3, #15
 8003ddc:	f67f ae84 	bls.w	8003ae8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003de0:	bf00      	nop
 8003de2:	bf00      	nop
 8003de4:	3724      	adds	r7, #36	@ 0x24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	40013800 	.word	0x40013800
 8003df8:	40020000 	.word	0x40020000
 8003dfc:	40020400 	.word	0x40020400
 8003e00:	40020800 	.word	0x40020800
 8003e04:	40020c00 	.word	0x40020c00
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	40021400 	.word	0x40021400
 8003e10:	40021800 	.word	0x40021800
 8003e14:	40021c00 	.word	0x40021c00
 8003e18:	40022000 	.word	0x40022000
 8003e1c:	40022400 	.word	0x40022400
 8003e20:	40013c00 	.word	0x40013c00

08003e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	807b      	strh	r3, [r7, #2]
 8003e30:	4613      	mov	r3, r2
 8003e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e34:	787b      	ldrb	r3, [r7, #1]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e3a:	887a      	ldrh	r2, [r7, #2]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e40:	e003      	b.n	8003e4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e42:	887b      	ldrh	r3, [r7, #2]
 8003e44:	041a      	lsls	r2, r3, #16
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	619a      	str	r2, [r3, #24]
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
	...

08003e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e62:	4b08      	ldr	r3, [pc, #32]	@ (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d006      	beq.n	8003e7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e6e:	4a05      	ldr	r2, [pc, #20]	@ (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e74:	88fb      	ldrh	r3, [r7, #6]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fd fbea 	bl	8001650 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40013c00 	.word	0x40013c00

08003e88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e12b      	b.n	80040f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7fc ffd4 	bl	8000e5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2224      	movs	r2, #36	@ 0x24
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0201 	bic.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003eda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003eea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003eec:	f001 fcb2 	bl	8005854 <HAL_RCC_GetPCLK1Freq>
 8003ef0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	4a81      	ldr	r2, [pc, #516]	@ (80040fc <HAL_I2C_Init+0x274>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d807      	bhi.n	8003f0c <HAL_I2C_Init+0x84>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4a80      	ldr	r2, [pc, #512]	@ (8004100 <HAL_I2C_Init+0x278>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	bf94      	ite	ls
 8003f04:	2301      	movls	r3, #1
 8003f06:	2300      	movhi	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e006      	b.n	8003f1a <HAL_I2C_Init+0x92>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4a7d      	ldr	r2, [pc, #500]	@ (8004104 <HAL_I2C_Init+0x27c>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	bf94      	ite	ls
 8003f14:	2301      	movls	r3, #1
 8003f16:	2300      	movhi	r3, #0
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e0e7      	b.n	80040f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	4a78      	ldr	r2, [pc, #480]	@ (8004108 <HAL_I2C_Init+0x280>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	0c9b      	lsrs	r3, r3, #18
 8003f2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	4a6a      	ldr	r2, [pc, #424]	@ (80040fc <HAL_I2C_Init+0x274>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d802      	bhi.n	8003f5c <HAL_I2C_Init+0xd4>
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	3301      	adds	r3, #1
 8003f5a:	e009      	b.n	8003f70 <HAL_I2C_Init+0xe8>
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f62:	fb02 f303 	mul.w	r3, r2, r3
 8003f66:	4a69      	ldr	r2, [pc, #420]	@ (800410c <HAL_I2C_Init+0x284>)
 8003f68:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6c:	099b      	lsrs	r3, r3, #6
 8003f6e:	3301      	adds	r3, #1
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6812      	ldr	r2, [r2, #0]
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	495c      	ldr	r1, [pc, #368]	@ (80040fc <HAL_I2C_Init+0x274>)
 8003f8c:	428b      	cmp	r3, r1
 8003f8e:	d819      	bhi.n	8003fc4 <HAL_I2C_Init+0x13c>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	1e59      	subs	r1, r3, #1
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f9e:	1c59      	adds	r1, r3, #1
 8003fa0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003fa4:	400b      	ands	r3, r1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00a      	beq.n	8003fc0 <HAL_I2C_Init+0x138>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	1e59      	subs	r1, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fb8:	3301      	adds	r3, #1
 8003fba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fbe:	e051      	b.n	8004064 <HAL_I2C_Init+0x1dc>
 8003fc0:	2304      	movs	r3, #4
 8003fc2:	e04f      	b.n	8004064 <HAL_I2C_Init+0x1dc>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d111      	bne.n	8003ff0 <HAL_I2C_Init+0x168>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	1e58      	subs	r0, r3, #1
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6859      	ldr	r1, [r3, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	005b      	lsls	r3, r3, #1
 8003fd8:	440b      	add	r3, r1
 8003fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fde:	3301      	adds	r3, #1
 8003fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bf0c      	ite	eq
 8003fe8:	2301      	moveq	r3, #1
 8003fea:	2300      	movne	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	e012      	b.n	8004016 <HAL_I2C_Init+0x18e>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	1e58      	subs	r0, r3, #1
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6859      	ldr	r1, [r3, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	0099      	lsls	r1, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	fbb0 f3f3 	udiv	r3, r0, r3
 8004006:	3301      	adds	r3, #1
 8004008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800400c:	2b00      	cmp	r3, #0
 800400e:	bf0c      	ite	eq
 8004010:	2301      	moveq	r3, #1
 8004012:	2300      	movne	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <HAL_I2C_Init+0x196>
 800401a:	2301      	movs	r3, #1
 800401c:	e022      	b.n	8004064 <HAL_I2C_Init+0x1dc>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10e      	bne.n	8004044 <HAL_I2C_Init+0x1bc>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	1e58      	subs	r0, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6859      	ldr	r1, [r3, #4]
 800402e:	460b      	mov	r3, r1
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	440b      	add	r3, r1
 8004034:	fbb0 f3f3 	udiv	r3, r0, r3
 8004038:	3301      	adds	r3, #1
 800403a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800403e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004042:	e00f      	b.n	8004064 <HAL_I2C_Init+0x1dc>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	1e58      	subs	r0, r3, #1
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6859      	ldr	r1, [r3, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	0099      	lsls	r1, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	fbb0 f3f3 	udiv	r3, r0, r3
 800405a:	3301      	adds	r3, #1
 800405c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004060:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	6809      	ldr	r1, [r1, #0]
 8004068:	4313      	orrs	r3, r2
 800406a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	69da      	ldr	r2, [r3, #28]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	431a      	orrs	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004092:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6911      	ldr	r1, [r2, #16]
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	68d2      	ldr	r2, [r2, #12]
 800409e:	4311      	orrs	r1, r2
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695a      	ldr	r2, [r3, #20]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2220      	movs	r2, #32
 80040de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	000186a0 	.word	0x000186a0
 8004100:	001e847f 	.word	0x001e847f
 8004104:	003d08ff 	.word	0x003d08ff
 8004108:	431bde83 	.word	0x431bde83
 800410c:	10624dd3 	.word	0x10624dd3

08004110 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b088      	sub	sp, #32
 8004114:	af02      	add	r7, sp, #8
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	607a      	str	r2, [r7, #4]
 800411a:	461a      	mov	r2, r3
 800411c:	460b      	mov	r3, r1
 800411e:	817b      	strh	r3, [r7, #10]
 8004120:	4613      	mov	r3, r2
 8004122:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004124:	f7ff f88a 	bl	800323c <HAL_GetTick>
 8004128:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b20      	cmp	r3, #32
 8004134:	f040 80e0 	bne.w	80042f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	2319      	movs	r3, #25
 800413e:	2201      	movs	r2, #1
 8004140:	4970      	ldr	r1, [pc, #448]	@ (8004304 <HAL_I2C_Master_Transmit+0x1f4>)
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 fc64 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800414e:	2302      	movs	r3, #2
 8004150:	e0d3      	b.n	80042fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_I2C_Master_Transmit+0x50>
 800415c:	2302      	movs	r3, #2
 800415e:	e0cc      	b.n	80042fa <HAL_I2C_Master_Transmit+0x1ea>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b01      	cmp	r3, #1
 8004174:	d007      	beq.n	8004186 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0201 	orr.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004194:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2221      	movs	r2, #33	@ 0x21
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2210      	movs	r2, #16
 80041a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2200      	movs	r2, #0
 80041aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	893a      	ldrh	r2, [r7, #8]
 80041b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	4a50      	ldr	r2, [pc, #320]	@ (8004308 <HAL_I2C_Master_Transmit+0x1f8>)
 80041c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041c8:	8979      	ldrh	r1, [r7, #10]
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	6a3a      	ldr	r2, [r7, #32]
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	f000 face 	bl	8004770 <I2C_MasterRequestWrite>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e08d      	b.n	80042fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041de:	2300      	movs	r3, #0
 80041e0:	613b      	str	r3, [r7, #16]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	613b      	str	r3, [r7, #16]
 80041f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80041f4:	e066      	b.n	80042c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	6a39      	ldr	r1, [r7, #32]
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f000 fd22 	bl	8004c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00d      	beq.n	8004222 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	2b04      	cmp	r3, #4
 800420c:	d107      	bne.n	800421e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e06b      	b.n	80042fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004226:	781a      	ldrb	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800423c:	b29b      	uxth	r3, r3
 800423e:	3b01      	subs	r3, #1
 8004240:	b29a      	uxth	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800424a:	3b01      	subs	r3, #1
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	f003 0304 	and.w	r3, r3, #4
 800425c:	2b04      	cmp	r3, #4
 800425e:	d11b      	bne.n	8004298 <HAL_I2C_Master_Transmit+0x188>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004264:	2b00      	cmp	r3, #0
 8004266:	d017      	beq.n	8004298 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	781a      	ldrb	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	6a39      	ldr	r1, [r7, #32]
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 fd19 	bl	8004cd4 <I2C_WaitOnBTFFlagUntilTimeout>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00d      	beq.n	80042c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	2b04      	cmp	r3, #4
 80042ae:	d107      	bne.n	80042c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e01a      	b.n	80042fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d194      	bne.n	80041f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042f4:	2300      	movs	r3, #0
 80042f6:	e000      	b.n	80042fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80042f8:	2302      	movs	r3, #2
  }
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3718      	adds	r7, #24
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	00100002 	.word	0x00100002
 8004308:	ffff0000 	.word	0xffff0000

0800430c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b08c      	sub	sp, #48	@ 0x30
 8004310:	af02      	add	r7, sp, #8
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	607a      	str	r2, [r7, #4]
 8004316:	461a      	mov	r2, r3
 8004318:	460b      	mov	r3, r1
 800431a:	817b      	strh	r3, [r7, #10]
 800431c:	4613      	mov	r3, r2
 800431e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004320:	f7fe ff8c 	bl	800323c <HAL_GetTick>
 8004324:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b20      	cmp	r3, #32
 8004330:	f040 8217 	bne.w	8004762 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	2319      	movs	r3, #25
 800433a:	2201      	movs	r2, #1
 800433c:	497c      	ldr	r1, [pc, #496]	@ (8004530 <HAL_I2C_Master_Receive+0x224>)
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 fb66 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800434a:	2302      	movs	r3, #2
 800434c:	e20a      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004354:	2b01      	cmp	r3, #1
 8004356:	d101      	bne.n	800435c <HAL_I2C_Master_Receive+0x50>
 8004358:	2302      	movs	r3, #2
 800435a:	e203      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b01      	cmp	r3, #1
 8004370:	d007      	beq.n	8004382 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f042 0201 	orr.w	r2, r2, #1
 8004380:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004390:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2222      	movs	r2, #34	@ 0x22
 8004396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2210      	movs	r2, #16
 800439e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	893a      	ldrh	r2, [r7, #8]
 80043b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	4a5c      	ldr	r2, [pc, #368]	@ (8004534 <HAL_I2C_Master_Receive+0x228>)
 80043c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80043c4:	8979      	ldrh	r1, [r7, #10]
 80043c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 fa52 	bl	8004874 <I2C_MasterRequestRead>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e1c4      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d113      	bne.n	800440a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043e2:	2300      	movs	r3, #0
 80043e4:	623b      	str	r3, [r7, #32]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	623b      	str	r3, [r7, #32]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	623b      	str	r3, [r7, #32]
 80043f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	e198      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440e:	2b01      	cmp	r3, #1
 8004410:	d11b      	bne.n	800444a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004420:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004422:	2300      	movs	r3, #0
 8004424:	61fb      	str	r3, [r7, #28]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	61fb      	str	r3, [r7, #28]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	61fb      	str	r3, [r7, #28]
 8004436:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	e178      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800444e:	2b02      	cmp	r3, #2
 8004450:	d11b      	bne.n	800448a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004460:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004470:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004472:	2300      	movs	r3, #0
 8004474:	61bb      	str	r3, [r7, #24]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	695b      	ldr	r3, [r3, #20]
 800447c:	61bb      	str	r3, [r7, #24]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	61bb      	str	r3, [r7, #24]
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	e158      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004498:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	695b      	ldr	r3, [r3, #20]
 80044a4:	617b      	str	r3, [r7, #20]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	617b      	str	r3, [r7, #20]
 80044ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80044b0:	e144      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	f200 80f1 	bhi.w	800469e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d123      	bne.n	800450c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f000 fc4b 	bl	8004d64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e145      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	691a      	ldr	r2, [r3, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	1c5a      	adds	r2, r3, #1
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f4:	3b01      	subs	r3, #1
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800450a:	e117      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004510:	2b02      	cmp	r3, #2
 8004512:	d14e      	bne.n	80045b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451a:	2200      	movs	r2, #0
 800451c:	4906      	ldr	r1, [pc, #24]	@ (8004538 <HAL_I2C_Master_Receive+0x22c>)
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 fa76 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d008      	beq.n	800453c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e11a      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
 800452e:	bf00      	nop
 8004530:	00100002 	.word	0x00100002
 8004534:	ffff0000 	.word	0xffff0000
 8004538:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800454a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	691a      	ldr	r2, [r3, #16]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	b2d2      	uxtb	r2, r2
 8004558:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691a      	ldr	r2, [r3, #16]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004590:	1c5a      	adds	r2, r3, #1
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	3b01      	subs	r3, #1
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045b0:	e0c4      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b8:	2200      	movs	r2, #0
 80045ba:	496c      	ldr	r1, [pc, #432]	@ (800476c <HAL_I2C_Master_Receive+0x460>)
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f000 fa27 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e0cb      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e6:	b2d2      	uxtb	r2, r2
 80045e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004614:	2200      	movs	r2, #0
 8004616:	4955      	ldr	r1, [pc, #340]	@ (800476c <HAL_I2C_Master_Receive+0x460>)
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f9f9 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e09d      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004636:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	691a      	ldr	r2, [r3, #16]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464a:	1c5a      	adds	r2, r3, #1
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004654:	3b01      	subs	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004660:	b29b      	uxth	r3, r3
 8004662:	3b01      	subs	r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	691a      	ldr	r2, [r3, #16]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29b      	uxth	r3, r3
 8004694:	3b01      	subs	r3, #1
 8004696:	b29a      	uxth	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800469c:	e04e      	b.n	800473c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800469e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fb5e 	bl	8004d64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e058      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	691a      	ldr	r2, [r3, #16]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	b2d2      	uxtb	r2, r2
 80046be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046da:	b29b      	uxth	r3, r3
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d124      	bne.n	800473c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d107      	bne.n	800470a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004708:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004714:	b2d2      	uxtb	r2, r2
 8004716:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004726:	3b01      	subs	r3, #1
 8004728:	b29a      	uxth	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004732:	b29b      	uxth	r3, r3
 8004734:	3b01      	subs	r3, #1
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004740:	2b00      	cmp	r3, #0
 8004742:	f47f aeb6 	bne.w	80044b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2220      	movs	r2, #32
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	e000      	b.n	8004764 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004762:	2302      	movs	r3, #2
  }
}
 8004764:	4618      	mov	r0, r3
 8004766:	3728      	adds	r7, #40	@ 0x28
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	00010004 	.word	0x00010004

08004770 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b088      	sub	sp, #32
 8004774:	af02      	add	r7, sp, #8
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	607a      	str	r2, [r7, #4]
 800477a:	603b      	str	r3, [r7, #0]
 800477c:	460b      	mov	r3, r1
 800477e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b08      	cmp	r3, #8
 800478a:	d006      	beq.n	800479a <I2C_MasterRequestWrite+0x2a>
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d003      	beq.n	800479a <I2C_MasterRequestWrite+0x2a>
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004798:	d108      	bne.n	80047ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047a8:	601a      	str	r2, [r3, #0]
 80047aa:	e00b      	b.n	80047c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b0:	2b12      	cmp	r3, #18
 80047b2:	d107      	bne.n	80047c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f91d 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00d      	beq.n	80047f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ea:	d103      	bne.n	80047f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e035      	b.n	8004864 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004800:	d108      	bne.n	8004814 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004802:	897b      	ldrh	r3, [r7, #10]
 8004804:	b2db      	uxtb	r3, r3
 8004806:	461a      	mov	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004810:	611a      	str	r2, [r3, #16]
 8004812:	e01b      	b.n	800484c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004814:	897b      	ldrh	r3, [r7, #10]
 8004816:	11db      	asrs	r3, r3, #7
 8004818:	b2db      	uxtb	r3, r3
 800481a:	f003 0306 	and.w	r3, r3, #6
 800481e:	b2db      	uxtb	r3, r3
 8004820:	f063 030f 	orn	r3, r3, #15
 8004824:	b2da      	uxtb	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	490e      	ldr	r1, [pc, #56]	@ (800486c <I2C_MasterRequestWrite+0xfc>)
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 f966 	bl	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e010      	b.n	8004864 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004842:	897b      	ldrh	r3, [r7, #10]
 8004844:	b2da      	uxtb	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	4907      	ldr	r1, [pc, #28]	@ (8004870 <I2C_MasterRequestWrite+0x100>)
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f956 	bl	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3718      	adds	r7, #24
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	00010008 	.word	0x00010008
 8004870:	00010002 	.word	0x00010002

08004874 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b088      	sub	sp, #32
 8004878:	af02      	add	r7, sp, #8
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	607a      	str	r2, [r7, #4]
 800487e:	603b      	str	r3, [r7, #0]
 8004880:	460b      	mov	r3, r1
 8004882:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004888:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004898:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b08      	cmp	r3, #8
 800489e:	d006      	beq.n	80048ae <I2C_MasterRequestRead+0x3a>
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d003      	beq.n	80048ae <I2C_MasterRequestRead+0x3a>
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048ac:	d108      	bne.n	80048c0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e00b      	b.n	80048d8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c4:	2b11      	cmp	r3, #17
 80048c6:	d107      	bne.n	80048d8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f000 f893 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00d      	beq.n	800490c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048fe:	d103      	bne.n	8004908 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004906:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e079      	b.n	8004a00 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004914:	d108      	bne.n	8004928 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004916:	897b      	ldrh	r3, [r7, #10]
 8004918:	b2db      	uxtb	r3, r3
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	b2da      	uxtb	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	611a      	str	r2, [r3, #16]
 8004926:	e05f      	b.n	80049e8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004928:	897b      	ldrh	r3, [r7, #10]
 800492a:	11db      	asrs	r3, r3, #7
 800492c:	b2db      	uxtb	r3, r3
 800492e:	f003 0306 	and.w	r3, r3, #6
 8004932:	b2db      	uxtb	r3, r3
 8004934:	f063 030f 	orn	r3, r3, #15
 8004938:	b2da      	uxtb	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	4930      	ldr	r1, [pc, #192]	@ (8004a08 <I2C_MasterRequestRead+0x194>)
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f000 f8dc 	bl	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d001      	beq.n	8004956 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e054      	b.n	8004a00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004956:	897b      	ldrh	r3, [r7, #10]
 8004958:	b2da      	uxtb	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	4929      	ldr	r1, [pc, #164]	@ (8004a0c <I2C_MasterRequestRead+0x198>)
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f000 f8cc 	bl	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e044      	b.n	8004a00 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004976:	2300      	movs	r3, #0
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	613b      	str	r3, [r7, #16]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	613b      	str	r3, [r7, #16]
 800498a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800499a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f000 f831 	bl	8004a10 <I2C_WaitOnFlagUntilTimeout>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00d      	beq.n	80049d0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049c2:	d103      	bne.n	80049cc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049ca:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e017      	b.n	8004a00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80049d0:	897b      	ldrh	r3, [r7, #10]
 80049d2:	11db      	asrs	r3, r3, #7
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f003 0306 	and.w	r3, r3, #6
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	f063 030e 	orn	r3, r3, #14
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	4907      	ldr	r1, [pc, #28]	@ (8004a0c <I2C_MasterRequestRead+0x198>)
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f000 f888 	bl	8004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d001      	beq.n	80049fe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e000      	b.n	8004a00 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3718      	adds	r7, #24
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	00010008 	.word	0x00010008
 8004a0c:	00010002 	.word	0x00010002

08004a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a20:	e048      	b.n	8004ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a28:	d044      	beq.n	8004ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a2a:	f7fe fc07 	bl	800323c <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d302      	bcc.n	8004a40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d139      	bne.n	8004ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	0c1b      	lsrs	r3, r3, #16
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d10d      	bne.n	8004a66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	43da      	mvns	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf0c      	ite	eq
 8004a5c:	2301      	moveq	r3, #1
 8004a5e:	2300      	movne	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	e00c      	b.n	8004a80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	43da      	mvns	r2, r3
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	4013      	ands	r3, r2
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	bf0c      	ite	eq
 8004a78:	2301      	moveq	r3, #1
 8004a7a:	2300      	movne	r3, #0
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	461a      	mov	r2, r3
 8004a80:	79fb      	ldrb	r3, [r7, #7]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d116      	bne.n	8004ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa0:	f043 0220 	orr.w	r2, r3, #32
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e023      	b.n	8004afc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	0c1b      	lsrs	r3, r3, #16
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d10d      	bne.n	8004ada <I2C_WaitOnFlagUntilTimeout+0xca>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	43da      	mvns	r2, r3
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	4013      	ands	r3, r2
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	bf0c      	ite	eq
 8004ad0:	2301      	moveq	r3, #1
 8004ad2:	2300      	movne	r3, #0
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	e00c      	b.n	8004af4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	43da      	mvns	r2, r3
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	bf0c      	ite	eq
 8004aec:	2301      	moveq	r3, #1
 8004aee:	2300      	movne	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	461a      	mov	r2, r3
 8004af4:	79fb      	ldrb	r3, [r7, #7]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d093      	beq.n	8004a22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
 8004b10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b12:	e071      	b.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b22:	d123      	bne.n	8004b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b58:	f043 0204 	orr.w	r2, r3, #4
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e067      	b.n	8004c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b72:	d041      	beq.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b74:	f7fe fb62 	bl	800323c <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d302      	bcc.n	8004b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d136      	bne.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	0c1b      	lsrs	r3, r3, #16
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d10c      	bne.n	8004bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	43da      	mvns	r2, r3
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	bf14      	ite	ne
 8004ba6:	2301      	movne	r3, #1
 8004ba8:	2300      	moveq	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	e00b      	b.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	43da      	mvns	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	bf14      	ite	ne
 8004bc0:	2301      	movne	r3, #1
 8004bc2:	2300      	moveq	r3, #0
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d016      	beq.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be4:	f043 0220 	orr.w	r2, r3, #32
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e021      	b.n	8004c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	0c1b      	lsrs	r3, r3, #16
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d10c      	bne.n	8004c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	43da      	mvns	r2, r3
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	bf14      	ite	ne
 8004c14:	2301      	movne	r3, #1
 8004c16:	2300      	moveq	r3, #0
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	e00b      	b.n	8004c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	43da      	mvns	r2, r3
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	4013      	ands	r3, r2
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	bf14      	ite	ne
 8004c2e:	2301      	movne	r3, #1
 8004c30:	2300      	moveq	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f47f af6d 	bne.w	8004b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	60b9      	str	r1, [r7, #8]
 8004c4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c50:	e034      	b.n	8004cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f000 f8e3 	bl	8004e1e <I2C_IsAcknowledgeFailed>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e034      	b.n	8004ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c68:	d028      	beq.n	8004cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c6a:	f7fe fae7 	bl	800323c <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d302      	bcc.n	8004c80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d11d      	bne.n	8004cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8a:	2b80      	cmp	r3, #128	@ 0x80
 8004c8c:	d016      	beq.n	8004cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca8:	f043 0220 	orr.w	r2, r3, #32
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e007      	b.n	8004ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc6:	2b80      	cmp	r3, #128	@ 0x80
 8004cc8:	d1c3      	bne.n	8004c52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ce0:	e034      	b.n	8004d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ce2:	68f8      	ldr	r0, [r7, #12]
 8004ce4:	f000 f89b 	bl	8004e1e <I2C_IsAcknowledgeFailed>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d001      	beq.n	8004cf2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e034      	b.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf8:	d028      	beq.n	8004d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfa:	f7fe fa9f 	bl	800323c <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d302      	bcc.n	8004d10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d11d      	bne.n	8004d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	f003 0304 	and.w	r3, r3, #4
 8004d1a:	2b04      	cmp	r3, #4
 8004d1c:	d016      	beq.n	8004d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d38:	f043 0220 	orr.w	r2, r3, #32
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e007      	b.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d1c3      	bne.n	8004ce2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d70:	e049      	b.n	8004e06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	f003 0310 	and.w	r3, r3, #16
 8004d7c:	2b10      	cmp	r3, #16
 8004d7e:	d119      	bne.n	8004db4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0210 	mvn.w	r2, #16
 8004d88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e030      	b.n	8004e16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004db4:	f7fe fa42 	bl	800323c <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d302      	bcc.n	8004dca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d11d      	bne.n	8004e06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd4:	2b40      	cmp	r3, #64	@ 0x40
 8004dd6:	d016      	beq.n	8004e06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df2:	f043 0220 	orr.w	r2, r3, #32
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e007      	b.n	8004e16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e10:	2b40      	cmp	r3, #64	@ 0x40
 8004e12:	d1ae      	bne.n	8004d72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e34:	d11b      	bne.n	8004e6e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e3e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	f043 0204 	orr.w	r2, r3, #4
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e000      	b.n	8004e70 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b20      	cmp	r3, #32
 8004e90:	d129      	bne.n	8004ee6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2224      	movs	r2, #36	@ 0x24
 8004e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0201 	bic.w	r2, r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 0210 	bic.w	r2, r2, #16
 8004eb8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	683a      	ldr	r2, [r7, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f042 0201 	orr.w	r2, r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2220      	movs	r2, #32
 8004ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	e000      	b.n	8004ee8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004ee6:	2302      	movs	r3, #2
  }
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b20      	cmp	r3, #32
 8004f0c:	d12a      	bne.n	8004f64 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2224      	movs	r2, #36	@ 0x24
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 0201 	bic.w	r2, r2, #1
 8004f24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004f2e:	89fb      	ldrh	r3, [r7, #14]
 8004f30:	f023 030f 	bic.w	r3, r3, #15
 8004f34:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	b29a      	uxth	r2, r3
 8004f3a:	89fb      	ldrh	r3, [r7, #14]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	89fa      	ldrh	r2, [r7, #14]
 8004f46:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2220      	movs	r2, #32
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004f60:	2300      	movs	r3, #0
 8004f62:	e000      	b.n	8004f66 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004f64:	2302      	movs	r3, #2
  }
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
	...

08004f74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e267      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d075      	beq.n	800507e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f92:	4b88      	ldr	r3, [pc, #544]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f003 030c 	and.w	r3, r3, #12
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d00c      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f9e:	4b85      	ldr	r3, [pc, #532]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004fa6:	2b08      	cmp	r3, #8
 8004fa8:	d112      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004faa:	4b82      	ldr	r3, [pc, #520]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb6:	d10b      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb8:	4b7e      	ldr	r3, [pc, #504]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d05b      	beq.n	800507c <HAL_RCC_OscConfig+0x108>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d157      	bne.n	800507c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e242      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fd8:	d106      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x74>
 8004fda:	4b76      	ldr	r3, [pc, #472]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a75      	ldr	r2, [pc, #468]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe4:	6013      	str	r3, [r2, #0]
 8004fe6:	e01d      	b.n	8005024 <HAL_RCC_OscConfig+0xb0>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ff0:	d10c      	bne.n	800500c <HAL_RCC_OscConfig+0x98>
 8004ff2:	4b70      	ldr	r3, [pc, #448]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a6f      	ldr	r2, [pc, #444]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8004ff8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ffc:	6013      	str	r3, [r2, #0]
 8004ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a6c      	ldr	r2, [pc, #432]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005008:	6013      	str	r3, [r2, #0]
 800500a:	e00b      	b.n	8005024 <HAL_RCC_OscConfig+0xb0>
 800500c:	4b69      	ldr	r3, [pc, #420]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a68      	ldr	r2, [pc, #416]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005012:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005016:	6013      	str	r3, [r2, #0]
 8005018:	4b66      	ldr	r3, [pc, #408]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a65      	ldr	r2, [pc, #404]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 800501e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d013      	beq.n	8005054 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502c:	f7fe f906 	bl	800323c <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005034:	f7fe f902 	bl	800323c <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b64      	cmp	r3, #100	@ 0x64
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e207      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005046:	4b5b      	ldr	r3, [pc, #364]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0f0      	beq.n	8005034 <HAL_RCC_OscConfig+0xc0>
 8005052:	e014      	b.n	800507e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005054:	f7fe f8f2 	bl	800323c <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800505c:	f7fe f8ee 	bl	800323c <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b64      	cmp	r3, #100	@ 0x64
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e1f3      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800506e:	4b51      	ldr	r3, [pc, #324]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1f0      	bne.n	800505c <HAL_RCC_OscConfig+0xe8>
 800507a:	e000      	b.n	800507e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800507c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d063      	beq.n	8005152 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800508a:	4b4a      	ldr	r3, [pc, #296]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 030c 	and.w	r3, r3, #12
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00b      	beq.n	80050ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005096:	4b47      	ldr	r3, [pc, #284]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d11c      	bne.n	80050dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050a2:	4b44      	ldr	r3, [pc, #272]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d116      	bne.n	80050dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ae:	4b41      	ldr	r3, [pc, #260]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d005      	beq.n	80050c6 <HAL_RCC_OscConfig+0x152>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d001      	beq.n	80050c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e1c7      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050c6:	4b3b      	ldr	r3, [pc, #236]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	4937      	ldr	r1, [pc, #220]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050da:	e03a      	b.n	8005152 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d020      	beq.n	8005126 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050e4:	4b34      	ldr	r3, [pc, #208]	@ (80051b8 <HAL_RCC_OscConfig+0x244>)
 80050e6:	2201      	movs	r2, #1
 80050e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ea:	f7fe f8a7 	bl	800323c <HAL_GetTick>
 80050ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050f0:	e008      	b.n	8005104 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f2:	f7fe f8a3 	bl	800323c <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d901      	bls.n	8005104 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e1a8      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005104:	4b2b      	ldr	r3, [pc, #172]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d0f0      	beq.n	80050f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005110:	4b28      	ldr	r3, [pc, #160]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	00db      	lsls	r3, r3, #3
 800511e:	4925      	ldr	r1, [pc, #148]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005120:	4313      	orrs	r3, r2
 8005122:	600b      	str	r3, [r1, #0]
 8005124:	e015      	b.n	8005152 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005126:	4b24      	ldr	r3, [pc, #144]	@ (80051b8 <HAL_RCC_OscConfig+0x244>)
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512c:	f7fe f886 	bl	800323c <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005134:	f7fe f882 	bl	800323c <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e187      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005146:	4b1b      	ldr	r3, [pc, #108]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1f0      	bne.n	8005134 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0308 	and.w	r3, r3, #8
 800515a:	2b00      	cmp	r3, #0
 800515c:	d036      	beq.n	80051cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d016      	beq.n	8005194 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005166:	4b15      	ldr	r3, [pc, #84]	@ (80051bc <HAL_RCC_OscConfig+0x248>)
 8005168:	2201      	movs	r2, #1
 800516a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800516c:	f7fe f866 	bl	800323c <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005174:	f7fe f862 	bl	800323c <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e167      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005186:	4b0b      	ldr	r3, [pc, #44]	@ (80051b4 <HAL_RCC_OscConfig+0x240>)
 8005188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0f0      	beq.n	8005174 <HAL_RCC_OscConfig+0x200>
 8005192:	e01b      	b.n	80051cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005194:	4b09      	ldr	r3, [pc, #36]	@ (80051bc <HAL_RCC_OscConfig+0x248>)
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800519a:	f7fe f84f 	bl	800323c <HAL_GetTick>
 800519e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a0:	e00e      	b.n	80051c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a2:	f7fe f84b 	bl	800323c <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d907      	bls.n	80051c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e150      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
 80051b4:	40023800 	.word	0x40023800
 80051b8:	42470000 	.word	0x42470000
 80051bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051c0:	4b88      	ldr	r3, [pc, #544]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80051c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1ea      	bne.n	80051a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 8097 	beq.w	8005308 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051da:	2300      	movs	r3, #0
 80051dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051de:	4b81      	ldr	r3, [pc, #516]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80051e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10f      	bne.n	800520a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ea:	2300      	movs	r3, #0
 80051ec:	60bb      	str	r3, [r7, #8]
 80051ee:	4b7d      	ldr	r3, [pc, #500]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80051f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f2:	4a7c      	ldr	r2, [pc, #496]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80051f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80051fa:	4b7a      	ldr	r3, [pc, #488]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80051fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005202:	60bb      	str	r3, [r7, #8]
 8005204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005206:	2301      	movs	r3, #1
 8005208:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800520a:	4b77      	ldr	r3, [pc, #476]	@ (80053e8 <HAL_RCC_OscConfig+0x474>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005212:	2b00      	cmp	r3, #0
 8005214:	d118      	bne.n	8005248 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005216:	4b74      	ldr	r3, [pc, #464]	@ (80053e8 <HAL_RCC_OscConfig+0x474>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a73      	ldr	r2, [pc, #460]	@ (80053e8 <HAL_RCC_OscConfig+0x474>)
 800521c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005222:	f7fe f80b 	bl	800323c <HAL_GetTick>
 8005226:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005228:	e008      	b.n	800523c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800522a:	f7fe f807 	bl	800323c <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	2b02      	cmp	r3, #2
 8005236:	d901      	bls.n	800523c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e10c      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800523c:	4b6a      	ldr	r3, [pc, #424]	@ (80053e8 <HAL_RCC_OscConfig+0x474>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005244:	2b00      	cmp	r3, #0
 8005246:	d0f0      	beq.n	800522a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d106      	bne.n	800525e <HAL_RCC_OscConfig+0x2ea>
 8005250:	4b64      	ldr	r3, [pc, #400]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005254:	4a63      	ldr	r2, [pc, #396]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005256:	f043 0301 	orr.w	r3, r3, #1
 800525a:	6713      	str	r3, [r2, #112]	@ 0x70
 800525c:	e01c      	b.n	8005298 <HAL_RCC_OscConfig+0x324>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	2b05      	cmp	r3, #5
 8005264:	d10c      	bne.n	8005280 <HAL_RCC_OscConfig+0x30c>
 8005266:	4b5f      	ldr	r3, [pc, #380]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526a:	4a5e      	ldr	r2, [pc, #376]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 800526c:	f043 0304 	orr.w	r3, r3, #4
 8005270:	6713      	str	r3, [r2, #112]	@ 0x70
 8005272:	4b5c      	ldr	r3, [pc, #368]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005276:	4a5b      	ldr	r2, [pc, #364]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005278:	f043 0301 	orr.w	r3, r3, #1
 800527c:	6713      	str	r3, [r2, #112]	@ 0x70
 800527e:	e00b      	b.n	8005298 <HAL_RCC_OscConfig+0x324>
 8005280:	4b58      	ldr	r3, [pc, #352]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005284:	4a57      	ldr	r2, [pc, #348]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005286:	f023 0301 	bic.w	r3, r3, #1
 800528a:	6713      	str	r3, [r2, #112]	@ 0x70
 800528c:	4b55      	ldr	r3, [pc, #340]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 800528e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005290:	4a54      	ldr	r2, [pc, #336]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005292:	f023 0304 	bic.w	r3, r3, #4
 8005296:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d015      	beq.n	80052cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a0:	f7fd ffcc 	bl	800323c <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a6:	e00a      	b.n	80052be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052a8:	f7fd ffc8 	bl	800323c <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d901      	bls.n	80052be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e0cb      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052be:	4b49      	ldr	r3, [pc, #292]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80052c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052c2:	f003 0302 	and.w	r3, r3, #2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d0ee      	beq.n	80052a8 <HAL_RCC_OscConfig+0x334>
 80052ca:	e014      	b.n	80052f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052cc:	f7fd ffb6 	bl	800323c <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d2:	e00a      	b.n	80052ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d4:	f7fd ffb2 	bl	800323c <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d901      	bls.n	80052ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e0b5      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052ea:	4b3e      	ldr	r3, [pc, #248]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80052ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1ee      	bne.n	80052d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052f6:	7dfb      	ldrb	r3, [r7, #23]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d105      	bne.n	8005308 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052fc:	4b39      	ldr	r3, [pc, #228]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80052fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005300:	4a38      	ldr	r2, [pc, #224]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005302:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005306:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	2b00      	cmp	r3, #0
 800530e:	f000 80a1 	beq.w	8005454 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005312:	4b34      	ldr	r3, [pc, #208]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 030c 	and.w	r3, r3, #12
 800531a:	2b08      	cmp	r3, #8
 800531c:	d05c      	beq.n	80053d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d141      	bne.n	80053aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005326:	4b31      	ldr	r3, [pc, #196]	@ (80053ec <HAL_RCC_OscConfig+0x478>)
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800532c:	f7fd ff86 	bl	800323c <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005334:	f7fd ff82 	bl	800323c <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e087      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005346:	4b27      	ldr	r3, [pc, #156]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1f0      	bne.n	8005334 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69da      	ldr	r2, [r3, #28]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	431a      	orrs	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	019b      	lsls	r3, r3, #6
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005368:	085b      	lsrs	r3, r3, #1
 800536a:	3b01      	subs	r3, #1
 800536c:	041b      	lsls	r3, r3, #16
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005374:	061b      	lsls	r3, r3, #24
 8005376:	491b      	ldr	r1, [pc, #108]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 8005378:	4313      	orrs	r3, r2
 800537a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800537c:	4b1b      	ldr	r3, [pc, #108]	@ (80053ec <HAL_RCC_OscConfig+0x478>)
 800537e:	2201      	movs	r2, #1
 8005380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005382:	f7fd ff5b 	bl	800323c <HAL_GetTick>
 8005386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538a:	f7fd ff57 	bl	800323c <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e05c      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800539c:	4b11      	ldr	r3, [pc, #68]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0f0      	beq.n	800538a <HAL_RCC_OscConfig+0x416>
 80053a8:	e054      	b.n	8005454 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053aa:	4b10      	ldr	r3, [pc, #64]	@ (80053ec <HAL_RCC_OscConfig+0x478>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b0:	f7fd ff44 	bl	800323c <HAL_GetTick>
 80053b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053b6:	e008      	b.n	80053ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053b8:	f7fd ff40 	bl	800323c <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e045      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ca:	4b06      	ldr	r3, [pc, #24]	@ (80053e4 <HAL_RCC_OscConfig+0x470>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1f0      	bne.n	80053b8 <HAL_RCC_OscConfig+0x444>
 80053d6:	e03d      	b.n	8005454 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d107      	bne.n	80053f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e038      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
 80053e4:	40023800 	.word	0x40023800
 80053e8:	40007000 	.word	0x40007000
 80053ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005460 <HAL_RCC_OscConfig+0x4ec>)
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d028      	beq.n	8005450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005408:	429a      	cmp	r2, r3
 800540a:	d121      	bne.n	8005450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005416:	429a      	cmp	r2, r3
 8005418:	d11a      	bne.n	8005450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005420:	4013      	ands	r3, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005426:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005428:	4293      	cmp	r3, r2
 800542a:	d111      	bne.n	8005450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005436:	085b      	lsrs	r3, r3, #1
 8005438:	3b01      	subs	r3, #1
 800543a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800543c:	429a      	cmp	r2, r3
 800543e:	d107      	bne.n	8005450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800544c:	429a      	cmp	r2, r3
 800544e:	d001      	beq.n	8005454 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e000      	b.n	8005456 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3718      	adds	r7, #24
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	40023800 	.word	0x40023800

08005464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e0cc      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005478:	4b68      	ldr	r3, [pc, #416]	@ (800561c <HAL_RCC_ClockConfig+0x1b8>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 030f 	and.w	r3, r3, #15
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	429a      	cmp	r2, r3
 8005484:	d90c      	bls.n	80054a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005486:	4b65      	ldr	r3, [pc, #404]	@ (800561c <HAL_RCC_ClockConfig+0x1b8>)
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800548e:	4b63      	ldr	r3, [pc, #396]	@ (800561c <HAL_RCC_ClockConfig+0x1b8>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 030f 	and.w	r3, r3, #15
 8005496:	683a      	ldr	r2, [r7, #0]
 8005498:	429a      	cmp	r2, r3
 800549a:	d001      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e0b8      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0302 	and.w	r3, r3, #2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d020      	beq.n	80054ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d005      	beq.n	80054c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054b8:	4b59      	ldr	r3, [pc, #356]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	4a58      	ldr	r2, [pc, #352]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80054be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0308 	and.w	r3, r3, #8
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d005      	beq.n	80054dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054d0:	4b53      	ldr	r3, [pc, #332]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	4a52      	ldr	r2, [pc, #328]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80054d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054dc:	4b50      	ldr	r3, [pc, #320]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	494d      	ldr	r1, [pc, #308]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d044      	beq.n	8005584 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d107      	bne.n	8005512 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005502:	4b47      	ldr	r3, [pc, #284]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d119      	bne.n	8005542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e07f      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b02      	cmp	r3, #2
 8005518:	d003      	beq.n	8005522 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800551e:	2b03      	cmp	r3, #3
 8005520:	d107      	bne.n	8005532 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005522:	4b3f      	ldr	r3, [pc, #252]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d109      	bne.n	8005542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e06f      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005532:	4b3b      	ldr	r3, [pc, #236]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e067      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005542:	4b37      	ldr	r3, [pc, #220]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f023 0203 	bic.w	r2, r3, #3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4934      	ldr	r1, [pc, #208]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 8005550:	4313      	orrs	r3, r2
 8005552:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005554:	f7fd fe72 	bl	800323c <HAL_GetTick>
 8005558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800555a:	e00a      	b.n	8005572 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800555c:	f7fd fe6e 	bl	800323c <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800556a:	4293      	cmp	r3, r2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e04f      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005572:	4b2b      	ldr	r3, [pc, #172]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 020c 	and.w	r2, r3, #12
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	429a      	cmp	r2, r3
 8005582:	d1eb      	bne.n	800555c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005584:	4b25      	ldr	r3, [pc, #148]	@ (800561c <HAL_RCC_ClockConfig+0x1b8>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 030f 	and.w	r3, r3, #15
 800558c:	683a      	ldr	r2, [r7, #0]
 800558e:	429a      	cmp	r2, r3
 8005590:	d20c      	bcs.n	80055ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005592:	4b22      	ldr	r3, [pc, #136]	@ (800561c <HAL_RCC_ClockConfig+0x1b8>)
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	b2d2      	uxtb	r2, r2
 8005598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800559a:	4b20      	ldr	r3, [pc, #128]	@ (800561c <HAL_RCC_ClockConfig+0x1b8>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d001      	beq.n	80055ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e032      	b.n	8005612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d008      	beq.n	80055ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055b8:	4b19      	ldr	r3, [pc, #100]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	4916      	ldr	r1, [pc, #88]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d009      	beq.n	80055ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055d6:	4b12      	ldr	r3, [pc, #72]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	490e      	ldr	r1, [pc, #56]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055ea:	f000 f821 	bl	8005630 <HAL_RCC_GetSysClockFreq>
 80055ee:	4602      	mov	r2, r0
 80055f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005620 <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	091b      	lsrs	r3, r3, #4
 80055f6:	f003 030f 	and.w	r3, r3, #15
 80055fa:	490a      	ldr	r1, [pc, #40]	@ (8005624 <HAL_RCC_ClockConfig+0x1c0>)
 80055fc:	5ccb      	ldrb	r3, [r1, r3]
 80055fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005602:	4a09      	ldr	r2, [pc, #36]	@ (8005628 <HAL_RCC_ClockConfig+0x1c4>)
 8005604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005606:	4b09      	ldr	r3, [pc, #36]	@ (800562c <HAL_RCC_ClockConfig+0x1c8>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4618      	mov	r0, r3
 800560c:	f7fd fdd2 	bl	80031b4 <HAL_InitTick>

  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	40023c00 	.word	0x40023c00
 8005620:	40023800 	.word	0x40023800
 8005624:	08006f7c 	.word	0x08006f7c
 8005628:	20000020 	.word	0x20000020
 800562c:	20000024 	.word	0x20000024

08005630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005634:	b094      	sub	sp, #80	@ 0x50
 8005636:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005638:	2300      	movs	r3, #0
 800563a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800563c:	2300      	movs	r3, #0
 800563e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005640:	2300      	movs	r3, #0
 8005642:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005648:	4b79      	ldr	r3, [pc, #484]	@ (8005830 <HAL_RCC_GetSysClockFreq+0x200>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 030c 	and.w	r3, r3, #12
 8005650:	2b08      	cmp	r3, #8
 8005652:	d00d      	beq.n	8005670 <HAL_RCC_GetSysClockFreq+0x40>
 8005654:	2b08      	cmp	r3, #8
 8005656:	f200 80e1 	bhi.w	800581c <HAL_RCC_GetSysClockFreq+0x1ec>
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_RCC_GetSysClockFreq+0x34>
 800565e:	2b04      	cmp	r3, #4
 8005660:	d003      	beq.n	800566a <HAL_RCC_GetSysClockFreq+0x3a>
 8005662:	e0db      	b.n	800581c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005664:	4b73      	ldr	r3, [pc, #460]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x204>)
 8005666:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005668:	e0db      	b.n	8005822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800566a:	4b73      	ldr	r3, [pc, #460]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x208>)
 800566c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800566e:	e0d8      	b.n	8005822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005670:	4b6f      	ldr	r3, [pc, #444]	@ (8005830 <HAL_RCC_GetSysClockFreq+0x200>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005678:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800567a:	4b6d      	ldr	r3, [pc, #436]	@ (8005830 <HAL_RCC_GetSysClockFreq+0x200>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d063      	beq.n	800574e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005686:	4b6a      	ldr	r3, [pc, #424]	@ (8005830 <HAL_RCC_GetSysClockFreq+0x200>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	099b      	lsrs	r3, r3, #6
 800568c:	2200      	movs	r2, #0
 800568e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005690:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005698:	633b      	str	r3, [r7, #48]	@ 0x30
 800569a:	2300      	movs	r3, #0
 800569c:	637b      	str	r3, [r7, #52]	@ 0x34
 800569e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80056a2:	4622      	mov	r2, r4
 80056a4:	462b      	mov	r3, r5
 80056a6:	f04f 0000 	mov.w	r0, #0
 80056aa:	f04f 0100 	mov.w	r1, #0
 80056ae:	0159      	lsls	r1, r3, #5
 80056b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056b4:	0150      	lsls	r0, r2, #5
 80056b6:	4602      	mov	r2, r0
 80056b8:	460b      	mov	r3, r1
 80056ba:	4621      	mov	r1, r4
 80056bc:	1a51      	subs	r1, r2, r1
 80056be:	6139      	str	r1, [r7, #16]
 80056c0:	4629      	mov	r1, r5
 80056c2:	eb63 0301 	sbc.w	r3, r3, r1
 80056c6:	617b      	str	r3, [r7, #20]
 80056c8:	f04f 0200 	mov.w	r2, #0
 80056cc:	f04f 0300 	mov.w	r3, #0
 80056d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056d4:	4659      	mov	r1, fp
 80056d6:	018b      	lsls	r3, r1, #6
 80056d8:	4651      	mov	r1, sl
 80056da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056de:	4651      	mov	r1, sl
 80056e0:	018a      	lsls	r2, r1, #6
 80056e2:	4651      	mov	r1, sl
 80056e4:	ebb2 0801 	subs.w	r8, r2, r1
 80056e8:	4659      	mov	r1, fp
 80056ea:	eb63 0901 	sbc.w	r9, r3, r1
 80056ee:	f04f 0200 	mov.w	r2, #0
 80056f2:	f04f 0300 	mov.w	r3, #0
 80056f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005702:	4690      	mov	r8, r2
 8005704:	4699      	mov	r9, r3
 8005706:	4623      	mov	r3, r4
 8005708:	eb18 0303 	adds.w	r3, r8, r3
 800570c:	60bb      	str	r3, [r7, #8]
 800570e:	462b      	mov	r3, r5
 8005710:	eb49 0303 	adc.w	r3, r9, r3
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005722:	4629      	mov	r1, r5
 8005724:	024b      	lsls	r3, r1, #9
 8005726:	4621      	mov	r1, r4
 8005728:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800572c:	4621      	mov	r1, r4
 800572e:	024a      	lsls	r2, r1, #9
 8005730:	4610      	mov	r0, r2
 8005732:	4619      	mov	r1, r3
 8005734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005736:	2200      	movs	r2, #0
 8005738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800573a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800573c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005740:	f7fa fdbe 	bl	80002c0 <__aeabi_uldivmod>
 8005744:	4602      	mov	r2, r0
 8005746:	460b      	mov	r3, r1
 8005748:	4613      	mov	r3, r2
 800574a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800574c:	e058      	b.n	8005800 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800574e:	4b38      	ldr	r3, [pc, #224]	@ (8005830 <HAL_RCC_GetSysClockFreq+0x200>)
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	099b      	lsrs	r3, r3, #6
 8005754:	2200      	movs	r2, #0
 8005756:	4618      	mov	r0, r3
 8005758:	4611      	mov	r1, r2
 800575a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800575e:	623b      	str	r3, [r7, #32]
 8005760:	2300      	movs	r3, #0
 8005762:	627b      	str	r3, [r7, #36]	@ 0x24
 8005764:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005768:	4642      	mov	r2, r8
 800576a:	464b      	mov	r3, r9
 800576c:	f04f 0000 	mov.w	r0, #0
 8005770:	f04f 0100 	mov.w	r1, #0
 8005774:	0159      	lsls	r1, r3, #5
 8005776:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800577a:	0150      	lsls	r0, r2, #5
 800577c:	4602      	mov	r2, r0
 800577e:	460b      	mov	r3, r1
 8005780:	4641      	mov	r1, r8
 8005782:	ebb2 0a01 	subs.w	sl, r2, r1
 8005786:	4649      	mov	r1, r9
 8005788:	eb63 0b01 	sbc.w	fp, r3, r1
 800578c:	f04f 0200 	mov.w	r2, #0
 8005790:	f04f 0300 	mov.w	r3, #0
 8005794:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005798:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800579c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80057a0:	ebb2 040a 	subs.w	r4, r2, sl
 80057a4:	eb63 050b 	sbc.w	r5, r3, fp
 80057a8:	f04f 0200 	mov.w	r2, #0
 80057ac:	f04f 0300 	mov.w	r3, #0
 80057b0:	00eb      	lsls	r3, r5, #3
 80057b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057b6:	00e2      	lsls	r2, r4, #3
 80057b8:	4614      	mov	r4, r2
 80057ba:	461d      	mov	r5, r3
 80057bc:	4643      	mov	r3, r8
 80057be:	18e3      	adds	r3, r4, r3
 80057c0:	603b      	str	r3, [r7, #0]
 80057c2:	464b      	mov	r3, r9
 80057c4:	eb45 0303 	adc.w	r3, r5, r3
 80057c8:	607b      	str	r3, [r7, #4]
 80057ca:	f04f 0200 	mov.w	r2, #0
 80057ce:	f04f 0300 	mov.w	r3, #0
 80057d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057d6:	4629      	mov	r1, r5
 80057d8:	028b      	lsls	r3, r1, #10
 80057da:	4621      	mov	r1, r4
 80057dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057e0:	4621      	mov	r1, r4
 80057e2:	028a      	lsls	r2, r1, #10
 80057e4:	4610      	mov	r0, r2
 80057e6:	4619      	mov	r1, r3
 80057e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ea:	2200      	movs	r2, #0
 80057ec:	61bb      	str	r3, [r7, #24]
 80057ee:	61fa      	str	r2, [r7, #28]
 80057f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057f4:	f7fa fd64 	bl	80002c0 <__aeabi_uldivmod>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4613      	mov	r3, r2
 80057fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005800:	4b0b      	ldr	r3, [pc, #44]	@ (8005830 <HAL_RCC_GetSysClockFreq+0x200>)
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	0c1b      	lsrs	r3, r3, #16
 8005806:	f003 0303 	and.w	r3, r3, #3
 800580a:	3301      	adds	r3, #1
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005810:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005814:	fbb2 f3f3 	udiv	r3, r2, r3
 8005818:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800581a:	e002      	b.n	8005822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800581c:	4b05      	ldr	r3, [pc, #20]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x204>)
 800581e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005824:	4618      	mov	r0, r3
 8005826:	3750      	adds	r7, #80	@ 0x50
 8005828:	46bd      	mov	sp, r7
 800582a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800582e:	bf00      	nop
 8005830:	40023800 	.word	0x40023800
 8005834:	00f42400 	.word	0x00f42400
 8005838:	007a1200 	.word	0x007a1200

0800583c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005840:	4b03      	ldr	r3, [pc, #12]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x14>)
 8005842:	681b      	ldr	r3, [r3, #0]
}
 8005844:	4618      	mov	r0, r3
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	20000020 	.word	0x20000020

08005854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005858:	f7ff fff0 	bl	800583c <HAL_RCC_GetHCLKFreq>
 800585c:	4602      	mov	r2, r0
 800585e:	4b05      	ldr	r3, [pc, #20]	@ (8005874 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	0a9b      	lsrs	r3, r3, #10
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	4903      	ldr	r1, [pc, #12]	@ (8005878 <HAL_RCC_GetPCLK1Freq+0x24>)
 800586a:	5ccb      	ldrb	r3, [r1, r3]
 800586c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005870:	4618      	mov	r0, r3
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40023800 	.word	0x40023800
 8005878:	08006f8c 	.word	0x08006f8c

0800587c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005880:	f7ff ffdc 	bl	800583c <HAL_RCC_GetHCLKFreq>
 8005884:	4602      	mov	r2, r0
 8005886:	4b05      	ldr	r3, [pc, #20]	@ (800589c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	0b5b      	lsrs	r3, r3, #13
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	4903      	ldr	r1, [pc, #12]	@ (80058a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005892:	5ccb      	ldrb	r3, [r1, r3]
 8005894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005898:	4618      	mov	r0, r3
 800589a:	bd80      	pop	{r7, pc}
 800589c:	40023800 	.word	0x40023800
 80058a0:	08006f8c 	.word	0x08006f8c

080058a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e07b      	b.n	80059ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d108      	bne.n	80058d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058c6:	d009      	beq.n	80058dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	61da      	str	r2, [r3, #28]
 80058ce:	e005      	b.n	80058dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d106      	bne.n	80058fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7fd fa36 	bl	8002d68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005912:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005924:	431a      	orrs	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	431a      	orrs	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800594c:	431a      	orrs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005960:	ea42 0103 	orr.w	r1, r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005968:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	0c1b      	lsrs	r3, r3, #16
 800597a:	f003 0104 	and.w	r1, r3, #4
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005982:	f003 0210 	and.w	r2, r3, #16
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69da      	ldr	r2, [r3, #28]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800599c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3708      	adds	r7, #8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b08a      	sub	sp, #40	@ 0x28
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	60f8      	str	r0, [r7, #12]
 80059be:	60b9      	str	r1, [r7, #8]
 80059c0:	607a      	str	r2, [r7, #4]
 80059c2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059c4:	2301      	movs	r3, #1
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059c8:	f7fd fc38 	bl	800323c <HAL_GetTick>
 80059cc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059d4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80059dc:	887b      	ldrh	r3, [r7, #2]
 80059de:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059e0:	7ffb      	ldrb	r3, [r7, #31]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d00c      	beq.n	8005a00 <HAL_SPI_TransmitReceive+0x4a>
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059ec:	d106      	bne.n	80059fc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d102      	bne.n	80059fc <HAL_SPI_TransmitReceive+0x46>
 80059f6:	7ffb      	ldrb	r3, [r7, #31]
 80059f8:	2b04      	cmp	r3, #4
 80059fa:	d001      	beq.n	8005a00 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80059fc:	2302      	movs	r3, #2
 80059fe:	e17f      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d005      	beq.n	8005a12 <HAL_SPI_TransmitReceive+0x5c>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <HAL_SPI_TransmitReceive+0x5c>
 8005a0c:	887b      	ldrh	r3, [r7, #2]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d101      	bne.n	8005a16 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e174      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d101      	bne.n	8005a24 <HAL_SPI_TransmitReceive+0x6e>
 8005a20:	2302      	movs	r3, #2
 8005a22:	e16d      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	d003      	beq.n	8005a40 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2205      	movs	r2, #5
 8005a3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	887a      	ldrh	r2, [r7, #2]
 8005a50:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	887a      	ldrh	r2, [r7, #2]
 8005a56:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	887a      	ldrh	r2, [r7, #2]
 8005a62:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	887a      	ldrh	r2, [r7, #2]
 8005a68:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a80:	2b40      	cmp	r3, #64	@ 0x40
 8005a82:	d007      	beq.n	8005a94 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a9c:	d17e      	bne.n	8005b9c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <HAL_SPI_TransmitReceive+0xf6>
 8005aa6:	8afb      	ldrh	r3, [r7, #22]
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d16c      	bne.n	8005b86 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab0:	881a      	ldrh	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005abc:	1c9a      	adds	r2, r3, #2
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	3b01      	subs	r3, #1
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad0:	e059      	b.n	8005b86 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 0302 	and.w	r3, r3, #2
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d11b      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x162>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d016      	beq.n	8005b18 <HAL_SPI_TransmitReceive+0x162>
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d113      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af4:	881a      	ldrh	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b00:	1c9a      	adds	r2, r3, #2
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d119      	bne.n	8005b5a <HAL_SPI_TransmitReceive+0x1a4>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d014      	beq.n	8005b5a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3a:	b292      	uxth	r2, r2
 8005b3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	1c9a      	adds	r2, r3, #2
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b56:	2301      	movs	r3, #1
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b5a:	f7fd fb6f 	bl	800323c <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d80d      	bhi.n	8005b86 <HAL_SPI_TransmitReceive+0x1d0>
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b70:	d009      	beq.n	8005b86 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e0bc      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1a0      	bne.n	8005ad2 <HAL_SPI_TransmitReceive+0x11c>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d19b      	bne.n	8005ad2 <HAL_SPI_TransmitReceive+0x11c>
 8005b9a:	e082      	b.n	8005ca2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <HAL_SPI_TransmitReceive+0x1f4>
 8005ba4:	8afb      	ldrh	r3, [r7, #22]
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d171      	bne.n	8005c8e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	330c      	adds	r3, #12
 8005bb4:	7812      	ldrb	r2, [r2, #0]
 8005bb6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bbc:	1c5a      	adds	r2, r3, #1
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bd0:	e05d      	b.n	8005c8e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d11c      	bne.n	8005c1a <HAL_SPI_TransmitReceive+0x264>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d017      	beq.n	8005c1a <HAL_SPI_TransmitReceive+0x264>
 8005bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d114      	bne.n	8005c1a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	330c      	adds	r3, #12
 8005bfa:	7812      	ldrb	r2, [r2, #0]
 8005bfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c02:	1c5a      	adds	r2, r3, #1
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c16:	2300      	movs	r3, #0
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d119      	bne.n	8005c5c <HAL_SPI_TransmitReceive+0x2a6>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d014      	beq.n	8005c5c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68da      	ldr	r2, [r3, #12]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c3c:	b2d2      	uxtb	r2, r2
 8005c3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	3b01      	subs	r3, #1
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c5c:	f7fd faee 	bl	800323c <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	6a3b      	ldr	r3, [r7, #32]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d803      	bhi.n	8005c74 <HAL_SPI_TransmitReceive+0x2be>
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c72:	d102      	bne.n	8005c7a <HAL_SPI_TransmitReceive+0x2c4>
 8005c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d109      	bne.n	8005c8e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e038      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d19c      	bne.n	8005bd2 <HAL_SPI_TransmitReceive+0x21c>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d197      	bne.n	8005bd2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ca2:	6a3a      	ldr	r2, [r7, #32]
 8005ca4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ca6:	68f8      	ldr	r0, [r7, #12]
 8005ca8:	f000 f8b6 	bl	8005e18 <SPI_EndRxTxTransaction>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d008      	beq.n	8005cc4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e01d      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10a      	bne.n	8005ce2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ccc:	2300      	movs	r3, #0
 8005cce:	613b      	str	r3, [r7, #16]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	613b      	str	r3, [r7, #16]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d001      	beq.n	8005cfe <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e000      	b.n	8005d00 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005cfe:	2300      	movs	r3, #0
  }
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3728      	adds	r7, #40	@ 0x28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b088      	sub	sp, #32
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	603b      	str	r3, [r7, #0]
 8005d14:	4613      	mov	r3, r2
 8005d16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d18:	f7fd fa90 	bl	800323c <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d20:	1a9b      	subs	r3, r3, r2
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	4413      	add	r3, r2
 8005d26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d28:	f7fd fa88 	bl	800323c <HAL_GetTick>
 8005d2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d2e:	4b39      	ldr	r3, [pc, #228]	@ (8005e14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	015b      	lsls	r3, r3, #5
 8005d34:	0d1b      	lsrs	r3, r3, #20
 8005d36:	69fa      	ldr	r2, [r7, #28]
 8005d38:	fb02 f303 	mul.w	r3, r2, r3
 8005d3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d3e:	e054      	b.n	8005dea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d46:	d050      	beq.n	8005dea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d48:	f7fd fa78 	bl	800323c <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	69fa      	ldr	r2, [r7, #28]
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d902      	bls.n	8005d5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d13d      	bne.n	8005dda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	685a      	ldr	r2, [r3, #4]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d76:	d111      	bne.n	8005d9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d80:	d004      	beq.n	8005d8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d8a:	d107      	bne.n	8005d9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005da4:	d10f      	bne.n	8005dc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e017      	b.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	3b01      	subs	r3, #1
 8005de8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	4013      	ands	r3, r2
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	bf0c      	ite	eq
 8005dfa:	2301      	moveq	r3, #1
 8005dfc:	2300      	movne	r3, #0
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	461a      	mov	r2, r3
 8005e02:	79fb      	ldrb	r3, [r7, #7]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d19b      	bne.n	8005d40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3720      	adds	r7, #32
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	20000020 	.word	0x20000020

08005e18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	2102      	movs	r1, #2
 8005e2e:	68f8      	ldr	r0, [r7, #12]
 8005e30:	f7ff ff6a 	bl	8005d08 <SPI_WaitFlagStateUntilTimeout>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d007      	beq.n	8005e4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e3e:	f043 0220 	orr.w	r2, r3, #32
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e032      	b.n	8005eb0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb8 <SPI_EndRxTxTransaction+0xa0>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a1b      	ldr	r2, [pc, #108]	@ (8005ebc <SPI_EndRxTxTransaction+0xa4>)
 8005e50:	fba2 2303 	umull	r2, r3, r2, r3
 8005e54:	0d5b      	lsrs	r3, r3, #21
 8005e56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e5a:	fb02 f303 	mul.w	r3, r2, r3
 8005e5e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e68:	d112      	bne.n	8005e90 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	2200      	movs	r2, #0
 8005e72:	2180      	movs	r1, #128	@ 0x80
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f7ff ff47 	bl	8005d08 <SPI_WaitFlagStateUntilTimeout>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d016      	beq.n	8005eae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e84:	f043 0220 	orr.w	r2, r3, #32
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	e00f      	b.n	8005eb0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00a      	beq.n	8005eac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	3b01      	subs	r3, #1
 8005e9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ea6:	2b80      	cmp	r3, #128	@ 0x80
 8005ea8:	d0f2      	beq.n	8005e90 <SPI_EndRxTxTransaction+0x78>
 8005eaa:	e000      	b.n	8005eae <SPI_EndRxTxTransaction+0x96>
        break;
 8005eac:	bf00      	nop
  }

  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3718      	adds	r7, #24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	20000020 	.word	0x20000020
 8005ebc:	165e9f81 	.word	0x165e9f81

08005ec0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d101      	bne.n	8005ed2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e042      	b.n	8005f58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d106      	bne.n	8005eec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f7fd f8d0 	bl	800308c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2224      	movs	r2, #36	@ 0x24
 8005ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 f82b 	bl	8005f60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	691a      	ldr	r2, [r3, #16]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	695a      	ldr	r2, [r3, #20]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2220      	movs	r2, #32
 8005f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f64:	b0c0      	sub	sp, #256	@ 0x100
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f7c:	68d9      	ldr	r1, [r3, #12]
 8005f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	ea40 0301 	orr.w	r3, r0, r1
 8005f88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	431a      	orrs	r2, r3
 8005f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fb8:	f021 010c 	bic.w	r1, r1, #12
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fc6:	430b      	orrs	r3, r1
 8005fc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fda:	6999      	ldr	r1, [r3, #24]
 8005fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	ea40 0301 	orr.w	r3, r0, r1
 8005fe6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	4b8f      	ldr	r3, [pc, #572]	@ (800622c <UART_SetConfig+0x2cc>)
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d005      	beq.n	8006000 <UART_SetConfig+0xa0>
 8005ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8006230 <UART_SetConfig+0x2d0>)
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d104      	bne.n	800600a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006000:	f7ff fc3c 	bl	800587c <HAL_RCC_GetPCLK2Freq>
 8006004:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006008:	e003      	b.n	8006012 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800600a:	f7ff fc23 	bl	8005854 <HAL_RCC_GetPCLK1Freq>
 800600e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800601c:	f040 810c 	bne.w	8006238 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006024:	2200      	movs	r2, #0
 8006026:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800602a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800602e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006032:	4622      	mov	r2, r4
 8006034:	462b      	mov	r3, r5
 8006036:	1891      	adds	r1, r2, r2
 8006038:	65b9      	str	r1, [r7, #88]	@ 0x58
 800603a:	415b      	adcs	r3, r3
 800603c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800603e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006042:	4621      	mov	r1, r4
 8006044:	eb12 0801 	adds.w	r8, r2, r1
 8006048:	4629      	mov	r1, r5
 800604a:	eb43 0901 	adc.w	r9, r3, r1
 800604e:	f04f 0200 	mov.w	r2, #0
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800605a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800605e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006062:	4690      	mov	r8, r2
 8006064:	4699      	mov	r9, r3
 8006066:	4623      	mov	r3, r4
 8006068:	eb18 0303 	adds.w	r3, r8, r3
 800606c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006070:	462b      	mov	r3, r5
 8006072:	eb49 0303 	adc.w	r3, r9, r3
 8006076:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800607a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006086:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800608a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800608e:	460b      	mov	r3, r1
 8006090:	18db      	adds	r3, r3, r3
 8006092:	653b      	str	r3, [r7, #80]	@ 0x50
 8006094:	4613      	mov	r3, r2
 8006096:	eb42 0303 	adc.w	r3, r2, r3
 800609a:	657b      	str	r3, [r7, #84]	@ 0x54
 800609c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060a4:	f7fa f90c 	bl	80002c0 <__aeabi_uldivmod>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4b61      	ldr	r3, [pc, #388]	@ (8006234 <UART_SetConfig+0x2d4>)
 80060ae:	fba3 2302 	umull	r2, r3, r3, r2
 80060b2:	095b      	lsrs	r3, r3, #5
 80060b4:	011c      	lsls	r4, r3, #4
 80060b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ba:	2200      	movs	r2, #0
 80060bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	1891      	adds	r1, r2, r2
 80060ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060d0:	415b      	adcs	r3, r3
 80060d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060d8:	4641      	mov	r1, r8
 80060da:	eb12 0a01 	adds.w	sl, r2, r1
 80060de:	4649      	mov	r1, r9
 80060e0:	eb43 0b01 	adc.w	fp, r3, r1
 80060e4:	f04f 0200 	mov.w	r2, #0
 80060e8:	f04f 0300 	mov.w	r3, #0
 80060ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060f8:	4692      	mov	sl, r2
 80060fa:	469b      	mov	fp, r3
 80060fc:	4643      	mov	r3, r8
 80060fe:	eb1a 0303 	adds.w	r3, sl, r3
 8006102:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006106:	464b      	mov	r3, r9
 8006108:	eb4b 0303 	adc.w	r3, fp, r3
 800610c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800611c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006120:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006124:	460b      	mov	r3, r1
 8006126:	18db      	adds	r3, r3, r3
 8006128:	643b      	str	r3, [r7, #64]	@ 0x40
 800612a:	4613      	mov	r3, r2
 800612c:	eb42 0303 	adc.w	r3, r2, r3
 8006130:	647b      	str	r3, [r7, #68]	@ 0x44
 8006132:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006136:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800613a:	f7fa f8c1 	bl	80002c0 <__aeabi_uldivmod>
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	4611      	mov	r1, r2
 8006144:	4b3b      	ldr	r3, [pc, #236]	@ (8006234 <UART_SetConfig+0x2d4>)
 8006146:	fba3 2301 	umull	r2, r3, r3, r1
 800614a:	095b      	lsrs	r3, r3, #5
 800614c:	2264      	movs	r2, #100	@ 0x64
 800614e:	fb02 f303 	mul.w	r3, r2, r3
 8006152:	1acb      	subs	r3, r1, r3
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800615a:	4b36      	ldr	r3, [pc, #216]	@ (8006234 <UART_SetConfig+0x2d4>)
 800615c:	fba3 2302 	umull	r2, r3, r3, r2
 8006160:	095b      	lsrs	r3, r3, #5
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006168:	441c      	add	r4, r3
 800616a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800616e:	2200      	movs	r2, #0
 8006170:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006174:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006178:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800617c:	4642      	mov	r2, r8
 800617e:	464b      	mov	r3, r9
 8006180:	1891      	adds	r1, r2, r2
 8006182:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006184:	415b      	adcs	r3, r3
 8006186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006188:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800618c:	4641      	mov	r1, r8
 800618e:	1851      	adds	r1, r2, r1
 8006190:	6339      	str	r1, [r7, #48]	@ 0x30
 8006192:	4649      	mov	r1, r9
 8006194:	414b      	adcs	r3, r1
 8006196:	637b      	str	r3, [r7, #52]	@ 0x34
 8006198:	f04f 0200 	mov.w	r2, #0
 800619c:	f04f 0300 	mov.w	r3, #0
 80061a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061a4:	4659      	mov	r1, fp
 80061a6:	00cb      	lsls	r3, r1, #3
 80061a8:	4651      	mov	r1, sl
 80061aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061ae:	4651      	mov	r1, sl
 80061b0:	00ca      	lsls	r2, r1, #3
 80061b2:	4610      	mov	r0, r2
 80061b4:	4619      	mov	r1, r3
 80061b6:	4603      	mov	r3, r0
 80061b8:	4642      	mov	r2, r8
 80061ba:	189b      	adds	r3, r3, r2
 80061bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061c0:	464b      	mov	r3, r9
 80061c2:	460a      	mov	r2, r1
 80061c4:	eb42 0303 	adc.w	r3, r2, r3
 80061c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061e0:	460b      	mov	r3, r1
 80061e2:	18db      	adds	r3, r3, r3
 80061e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061e6:	4613      	mov	r3, r2
 80061e8:	eb42 0303 	adc.w	r3, r2, r3
 80061ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80061f6:	f7fa f863 	bl	80002c0 <__aeabi_uldivmod>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006234 <UART_SetConfig+0x2d4>)
 8006200:	fba3 1302 	umull	r1, r3, r3, r2
 8006204:	095b      	lsrs	r3, r3, #5
 8006206:	2164      	movs	r1, #100	@ 0x64
 8006208:	fb01 f303 	mul.w	r3, r1, r3
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	00db      	lsls	r3, r3, #3
 8006210:	3332      	adds	r3, #50	@ 0x32
 8006212:	4a08      	ldr	r2, [pc, #32]	@ (8006234 <UART_SetConfig+0x2d4>)
 8006214:	fba2 2303 	umull	r2, r3, r2, r3
 8006218:	095b      	lsrs	r3, r3, #5
 800621a:	f003 0207 	and.w	r2, r3, #7
 800621e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4422      	add	r2, r4
 8006226:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006228:	e106      	b.n	8006438 <UART_SetConfig+0x4d8>
 800622a:	bf00      	nop
 800622c:	40011000 	.word	0x40011000
 8006230:	40011400 	.word	0x40011400
 8006234:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800623c:	2200      	movs	r2, #0
 800623e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006242:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006246:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800624a:	4642      	mov	r2, r8
 800624c:	464b      	mov	r3, r9
 800624e:	1891      	adds	r1, r2, r2
 8006250:	6239      	str	r1, [r7, #32]
 8006252:	415b      	adcs	r3, r3
 8006254:	627b      	str	r3, [r7, #36]	@ 0x24
 8006256:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800625a:	4641      	mov	r1, r8
 800625c:	1854      	adds	r4, r2, r1
 800625e:	4649      	mov	r1, r9
 8006260:	eb43 0501 	adc.w	r5, r3, r1
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f04f 0300 	mov.w	r3, #0
 800626c:	00eb      	lsls	r3, r5, #3
 800626e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006272:	00e2      	lsls	r2, r4, #3
 8006274:	4614      	mov	r4, r2
 8006276:	461d      	mov	r5, r3
 8006278:	4643      	mov	r3, r8
 800627a:	18e3      	adds	r3, r4, r3
 800627c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006280:	464b      	mov	r3, r9
 8006282:	eb45 0303 	adc.w	r3, r5, r3
 8006286:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800628a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006296:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800629a:	f04f 0200 	mov.w	r2, #0
 800629e:	f04f 0300 	mov.w	r3, #0
 80062a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062a6:	4629      	mov	r1, r5
 80062a8:	008b      	lsls	r3, r1, #2
 80062aa:	4621      	mov	r1, r4
 80062ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062b0:	4621      	mov	r1, r4
 80062b2:	008a      	lsls	r2, r1, #2
 80062b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062b8:	f7fa f802 	bl	80002c0 <__aeabi_uldivmod>
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	4b60      	ldr	r3, [pc, #384]	@ (8006444 <UART_SetConfig+0x4e4>)
 80062c2:	fba3 2302 	umull	r2, r3, r3, r2
 80062c6:	095b      	lsrs	r3, r3, #5
 80062c8:	011c      	lsls	r4, r3, #4
 80062ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ce:	2200      	movs	r2, #0
 80062d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062dc:	4642      	mov	r2, r8
 80062de:	464b      	mov	r3, r9
 80062e0:	1891      	adds	r1, r2, r2
 80062e2:	61b9      	str	r1, [r7, #24]
 80062e4:	415b      	adcs	r3, r3
 80062e6:	61fb      	str	r3, [r7, #28]
 80062e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062ec:	4641      	mov	r1, r8
 80062ee:	1851      	adds	r1, r2, r1
 80062f0:	6139      	str	r1, [r7, #16]
 80062f2:	4649      	mov	r1, r9
 80062f4:	414b      	adcs	r3, r1
 80062f6:	617b      	str	r3, [r7, #20]
 80062f8:	f04f 0200 	mov.w	r2, #0
 80062fc:	f04f 0300 	mov.w	r3, #0
 8006300:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006304:	4659      	mov	r1, fp
 8006306:	00cb      	lsls	r3, r1, #3
 8006308:	4651      	mov	r1, sl
 800630a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800630e:	4651      	mov	r1, sl
 8006310:	00ca      	lsls	r2, r1, #3
 8006312:	4610      	mov	r0, r2
 8006314:	4619      	mov	r1, r3
 8006316:	4603      	mov	r3, r0
 8006318:	4642      	mov	r2, r8
 800631a:	189b      	adds	r3, r3, r2
 800631c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006320:	464b      	mov	r3, r9
 8006322:	460a      	mov	r2, r1
 8006324:	eb42 0303 	adc.w	r3, r2, r3
 8006328:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800632c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006336:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006338:	f04f 0200 	mov.w	r2, #0
 800633c:	f04f 0300 	mov.w	r3, #0
 8006340:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006344:	4649      	mov	r1, r9
 8006346:	008b      	lsls	r3, r1, #2
 8006348:	4641      	mov	r1, r8
 800634a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800634e:	4641      	mov	r1, r8
 8006350:	008a      	lsls	r2, r1, #2
 8006352:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006356:	f7f9 ffb3 	bl	80002c0 <__aeabi_uldivmod>
 800635a:	4602      	mov	r2, r0
 800635c:	460b      	mov	r3, r1
 800635e:	4611      	mov	r1, r2
 8006360:	4b38      	ldr	r3, [pc, #224]	@ (8006444 <UART_SetConfig+0x4e4>)
 8006362:	fba3 2301 	umull	r2, r3, r3, r1
 8006366:	095b      	lsrs	r3, r3, #5
 8006368:	2264      	movs	r2, #100	@ 0x64
 800636a:	fb02 f303 	mul.w	r3, r2, r3
 800636e:	1acb      	subs	r3, r1, r3
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	3332      	adds	r3, #50	@ 0x32
 8006374:	4a33      	ldr	r2, [pc, #204]	@ (8006444 <UART_SetConfig+0x4e4>)
 8006376:	fba2 2303 	umull	r2, r3, r2, r3
 800637a:	095b      	lsrs	r3, r3, #5
 800637c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006380:	441c      	add	r4, r3
 8006382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006386:	2200      	movs	r2, #0
 8006388:	673b      	str	r3, [r7, #112]	@ 0x70
 800638a:	677a      	str	r2, [r7, #116]	@ 0x74
 800638c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006390:	4642      	mov	r2, r8
 8006392:	464b      	mov	r3, r9
 8006394:	1891      	adds	r1, r2, r2
 8006396:	60b9      	str	r1, [r7, #8]
 8006398:	415b      	adcs	r3, r3
 800639a:	60fb      	str	r3, [r7, #12]
 800639c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063a0:	4641      	mov	r1, r8
 80063a2:	1851      	adds	r1, r2, r1
 80063a4:	6039      	str	r1, [r7, #0]
 80063a6:	4649      	mov	r1, r9
 80063a8:	414b      	adcs	r3, r1
 80063aa:	607b      	str	r3, [r7, #4]
 80063ac:	f04f 0200 	mov.w	r2, #0
 80063b0:	f04f 0300 	mov.w	r3, #0
 80063b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063b8:	4659      	mov	r1, fp
 80063ba:	00cb      	lsls	r3, r1, #3
 80063bc:	4651      	mov	r1, sl
 80063be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063c2:	4651      	mov	r1, sl
 80063c4:	00ca      	lsls	r2, r1, #3
 80063c6:	4610      	mov	r0, r2
 80063c8:	4619      	mov	r1, r3
 80063ca:	4603      	mov	r3, r0
 80063cc:	4642      	mov	r2, r8
 80063ce:	189b      	adds	r3, r3, r2
 80063d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063d2:	464b      	mov	r3, r9
 80063d4:	460a      	mov	r2, r1
 80063d6:	eb42 0303 	adc.w	r3, r2, r3
 80063da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80063e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	f04f 0300 	mov.w	r3, #0
 80063f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80063f4:	4649      	mov	r1, r9
 80063f6:	008b      	lsls	r3, r1, #2
 80063f8:	4641      	mov	r1, r8
 80063fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063fe:	4641      	mov	r1, r8
 8006400:	008a      	lsls	r2, r1, #2
 8006402:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006406:	f7f9 ff5b 	bl	80002c0 <__aeabi_uldivmod>
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	4b0d      	ldr	r3, [pc, #52]	@ (8006444 <UART_SetConfig+0x4e4>)
 8006410:	fba3 1302 	umull	r1, r3, r3, r2
 8006414:	095b      	lsrs	r3, r3, #5
 8006416:	2164      	movs	r1, #100	@ 0x64
 8006418:	fb01 f303 	mul.w	r3, r1, r3
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	011b      	lsls	r3, r3, #4
 8006420:	3332      	adds	r3, #50	@ 0x32
 8006422:	4a08      	ldr	r2, [pc, #32]	@ (8006444 <UART_SetConfig+0x4e4>)
 8006424:	fba2 2303 	umull	r2, r3, r2, r3
 8006428:	095b      	lsrs	r3, r3, #5
 800642a:	f003 020f 	and.w	r2, r3, #15
 800642e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4422      	add	r2, r4
 8006436:	609a      	str	r2, [r3, #8]
}
 8006438:	bf00      	nop
 800643a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800643e:	46bd      	mov	sp, r7
 8006440:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006444:	51eb851f 	.word	0x51eb851f

08006448 <siprintf>:
 8006448:	b40e      	push	{r1, r2, r3}
 800644a:	b500      	push	{lr}
 800644c:	b09c      	sub	sp, #112	@ 0x70
 800644e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006450:	9002      	str	r0, [sp, #8]
 8006452:	9006      	str	r0, [sp, #24]
 8006454:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006458:	4809      	ldr	r0, [pc, #36]	@ (8006480 <siprintf+0x38>)
 800645a:	9107      	str	r1, [sp, #28]
 800645c:	9104      	str	r1, [sp, #16]
 800645e:	4909      	ldr	r1, [pc, #36]	@ (8006484 <siprintf+0x3c>)
 8006460:	f853 2b04 	ldr.w	r2, [r3], #4
 8006464:	9105      	str	r1, [sp, #20]
 8006466:	6800      	ldr	r0, [r0, #0]
 8006468:	9301      	str	r3, [sp, #4]
 800646a:	a902      	add	r1, sp, #8
 800646c:	f000 f99c 	bl	80067a8 <_svfiprintf_r>
 8006470:	9b02      	ldr	r3, [sp, #8]
 8006472:	2200      	movs	r2, #0
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	b01c      	add	sp, #112	@ 0x70
 8006478:	f85d eb04 	ldr.w	lr, [sp], #4
 800647c:	b003      	add	sp, #12
 800647e:	4770      	bx	lr
 8006480:	2000002c 	.word	0x2000002c
 8006484:	ffff0208 	.word	0xffff0208

08006488 <memset>:
 8006488:	4402      	add	r2, r0
 800648a:	4603      	mov	r3, r0
 800648c:	4293      	cmp	r3, r2
 800648e:	d100      	bne.n	8006492 <memset+0xa>
 8006490:	4770      	bx	lr
 8006492:	f803 1b01 	strb.w	r1, [r3], #1
 8006496:	e7f9      	b.n	800648c <memset+0x4>

08006498 <__errno>:
 8006498:	4b01      	ldr	r3, [pc, #4]	@ (80064a0 <__errno+0x8>)
 800649a:	6818      	ldr	r0, [r3, #0]
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	2000002c 	.word	0x2000002c

080064a4 <__libc_init_array>:
 80064a4:	b570      	push	{r4, r5, r6, lr}
 80064a6:	4d0d      	ldr	r5, [pc, #52]	@ (80064dc <__libc_init_array+0x38>)
 80064a8:	4c0d      	ldr	r4, [pc, #52]	@ (80064e0 <__libc_init_array+0x3c>)
 80064aa:	1b64      	subs	r4, r4, r5
 80064ac:	10a4      	asrs	r4, r4, #2
 80064ae:	2600      	movs	r6, #0
 80064b0:	42a6      	cmp	r6, r4
 80064b2:	d109      	bne.n	80064c8 <__libc_init_array+0x24>
 80064b4:	4d0b      	ldr	r5, [pc, #44]	@ (80064e4 <__libc_init_array+0x40>)
 80064b6:	4c0c      	ldr	r4, [pc, #48]	@ (80064e8 <__libc_init_array+0x44>)
 80064b8:	f000 fc6e 	bl	8006d98 <_init>
 80064bc:	1b64      	subs	r4, r4, r5
 80064be:	10a4      	asrs	r4, r4, #2
 80064c0:	2600      	movs	r6, #0
 80064c2:	42a6      	cmp	r6, r4
 80064c4:	d105      	bne.n	80064d2 <__libc_init_array+0x2e>
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064cc:	4798      	blx	r3
 80064ce:	3601      	adds	r6, #1
 80064d0:	e7ee      	b.n	80064b0 <__libc_init_array+0xc>
 80064d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064d6:	4798      	blx	r3
 80064d8:	3601      	adds	r6, #1
 80064da:	e7f2      	b.n	80064c2 <__libc_init_array+0x1e>
 80064dc:	08006fd0 	.word	0x08006fd0
 80064e0:	08006fd0 	.word	0x08006fd0
 80064e4:	08006fd0 	.word	0x08006fd0
 80064e8:	08006fd4 	.word	0x08006fd4

080064ec <__retarget_lock_acquire_recursive>:
 80064ec:	4770      	bx	lr

080064ee <__retarget_lock_release_recursive>:
 80064ee:	4770      	bx	lr

080064f0 <strcpy>:
 80064f0:	4603      	mov	r3, r0
 80064f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064f6:	f803 2b01 	strb.w	r2, [r3], #1
 80064fa:	2a00      	cmp	r2, #0
 80064fc:	d1f9      	bne.n	80064f2 <strcpy+0x2>
 80064fe:	4770      	bx	lr

08006500 <_free_r>:
 8006500:	b538      	push	{r3, r4, r5, lr}
 8006502:	4605      	mov	r5, r0
 8006504:	2900      	cmp	r1, #0
 8006506:	d041      	beq.n	800658c <_free_r+0x8c>
 8006508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800650c:	1f0c      	subs	r4, r1, #4
 800650e:	2b00      	cmp	r3, #0
 8006510:	bfb8      	it	lt
 8006512:	18e4      	addlt	r4, r4, r3
 8006514:	f000 f8e0 	bl	80066d8 <__malloc_lock>
 8006518:	4a1d      	ldr	r2, [pc, #116]	@ (8006590 <_free_r+0x90>)
 800651a:	6813      	ldr	r3, [r2, #0]
 800651c:	b933      	cbnz	r3, 800652c <_free_r+0x2c>
 800651e:	6063      	str	r3, [r4, #4]
 8006520:	6014      	str	r4, [r2, #0]
 8006522:	4628      	mov	r0, r5
 8006524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006528:	f000 b8dc 	b.w	80066e4 <__malloc_unlock>
 800652c:	42a3      	cmp	r3, r4
 800652e:	d908      	bls.n	8006542 <_free_r+0x42>
 8006530:	6820      	ldr	r0, [r4, #0]
 8006532:	1821      	adds	r1, r4, r0
 8006534:	428b      	cmp	r3, r1
 8006536:	bf01      	itttt	eq
 8006538:	6819      	ldreq	r1, [r3, #0]
 800653a:	685b      	ldreq	r3, [r3, #4]
 800653c:	1809      	addeq	r1, r1, r0
 800653e:	6021      	streq	r1, [r4, #0]
 8006540:	e7ed      	b.n	800651e <_free_r+0x1e>
 8006542:	461a      	mov	r2, r3
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	b10b      	cbz	r3, 800654c <_free_r+0x4c>
 8006548:	42a3      	cmp	r3, r4
 800654a:	d9fa      	bls.n	8006542 <_free_r+0x42>
 800654c:	6811      	ldr	r1, [r2, #0]
 800654e:	1850      	adds	r0, r2, r1
 8006550:	42a0      	cmp	r0, r4
 8006552:	d10b      	bne.n	800656c <_free_r+0x6c>
 8006554:	6820      	ldr	r0, [r4, #0]
 8006556:	4401      	add	r1, r0
 8006558:	1850      	adds	r0, r2, r1
 800655a:	4283      	cmp	r3, r0
 800655c:	6011      	str	r1, [r2, #0]
 800655e:	d1e0      	bne.n	8006522 <_free_r+0x22>
 8006560:	6818      	ldr	r0, [r3, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	6053      	str	r3, [r2, #4]
 8006566:	4408      	add	r0, r1
 8006568:	6010      	str	r0, [r2, #0]
 800656a:	e7da      	b.n	8006522 <_free_r+0x22>
 800656c:	d902      	bls.n	8006574 <_free_r+0x74>
 800656e:	230c      	movs	r3, #12
 8006570:	602b      	str	r3, [r5, #0]
 8006572:	e7d6      	b.n	8006522 <_free_r+0x22>
 8006574:	6820      	ldr	r0, [r4, #0]
 8006576:	1821      	adds	r1, r4, r0
 8006578:	428b      	cmp	r3, r1
 800657a:	bf04      	itt	eq
 800657c:	6819      	ldreq	r1, [r3, #0]
 800657e:	685b      	ldreq	r3, [r3, #4]
 8006580:	6063      	str	r3, [r4, #4]
 8006582:	bf04      	itt	eq
 8006584:	1809      	addeq	r1, r1, r0
 8006586:	6021      	streq	r1, [r4, #0]
 8006588:	6054      	str	r4, [r2, #4]
 800658a:	e7ca      	b.n	8006522 <_free_r+0x22>
 800658c:	bd38      	pop	{r3, r4, r5, pc}
 800658e:	bf00      	nop
 8006590:	2000031c 	.word	0x2000031c

08006594 <sbrk_aligned>:
 8006594:	b570      	push	{r4, r5, r6, lr}
 8006596:	4e0f      	ldr	r6, [pc, #60]	@ (80065d4 <sbrk_aligned+0x40>)
 8006598:	460c      	mov	r4, r1
 800659a:	6831      	ldr	r1, [r6, #0]
 800659c:	4605      	mov	r5, r0
 800659e:	b911      	cbnz	r1, 80065a6 <sbrk_aligned+0x12>
 80065a0:	f000 fba6 	bl	8006cf0 <_sbrk_r>
 80065a4:	6030      	str	r0, [r6, #0]
 80065a6:	4621      	mov	r1, r4
 80065a8:	4628      	mov	r0, r5
 80065aa:	f000 fba1 	bl	8006cf0 <_sbrk_r>
 80065ae:	1c43      	adds	r3, r0, #1
 80065b0:	d103      	bne.n	80065ba <sbrk_aligned+0x26>
 80065b2:	f04f 34ff 	mov.w	r4, #4294967295
 80065b6:	4620      	mov	r0, r4
 80065b8:	bd70      	pop	{r4, r5, r6, pc}
 80065ba:	1cc4      	adds	r4, r0, #3
 80065bc:	f024 0403 	bic.w	r4, r4, #3
 80065c0:	42a0      	cmp	r0, r4
 80065c2:	d0f8      	beq.n	80065b6 <sbrk_aligned+0x22>
 80065c4:	1a21      	subs	r1, r4, r0
 80065c6:	4628      	mov	r0, r5
 80065c8:	f000 fb92 	bl	8006cf0 <_sbrk_r>
 80065cc:	3001      	adds	r0, #1
 80065ce:	d1f2      	bne.n	80065b6 <sbrk_aligned+0x22>
 80065d0:	e7ef      	b.n	80065b2 <sbrk_aligned+0x1e>
 80065d2:	bf00      	nop
 80065d4:	20000318 	.word	0x20000318

080065d8 <_malloc_r>:
 80065d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065dc:	1ccd      	adds	r5, r1, #3
 80065de:	f025 0503 	bic.w	r5, r5, #3
 80065e2:	3508      	adds	r5, #8
 80065e4:	2d0c      	cmp	r5, #12
 80065e6:	bf38      	it	cc
 80065e8:	250c      	movcc	r5, #12
 80065ea:	2d00      	cmp	r5, #0
 80065ec:	4606      	mov	r6, r0
 80065ee:	db01      	blt.n	80065f4 <_malloc_r+0x1c>
 80065f0:	42a9      	cmp	r1, r5
 80065f2:	d904      	bls.n	80065fe <_malloc_r+0x26>
 80065f4:	230c      	movs	r3, #12
 80065f6:	6033      	str	r3, [r6, #0]
 80065f8:	2000      	movs	r0, #0
 80065fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066d4 <_malloc_r+0xfc>
 8006602:	f000 f869 	bl	80066d8 <__malloc_lock>
 8006606:	f8d8 3000 	ldr.w	r3, [r8]
 800660a:	461c      	mov	r4, r3
 800660c:	bb44      	cbnz	r4, 8006660 <_malloc_r+0x88>
 800660e:	4629      	mov	r1, r5
 8006610:	4630      	mov	r0, r6
 8006612:	f7ff ffbf 	bl	8006594 <sbrk_aligned>
 8006616:	1c43      	adds	r3, r0, #1
 8006618:	4604      	mov	r4, r0
 800661a:	d158      	bne.n	80066ce <_malloc_r+0xf6>
 800661c:	f8d8 4000 	ldr.w	r4, [r8]
 8006620:	4627      	mov	r7, r4
 8006622:	2f00      	cmp	r7, #0
 8006624:	d143      	bne.n	80066ae <_malloc_r+0xd6>
 8006626:	2c00      	cmp	r4, #0
 8006628:	d04b      	beq.n	80066c2 <_malloc_r+0xea>
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	4639      	mov	r1, r7
 800662e:	4630      	mov	r0, r6
 8006630:	eb04 0903 	add.w	r9, r4, r3
 8006634:	f000 fb5c 	bl	8006cf0 <_sbrk_r>
 8006638:	4581      	cmp	r9, r0
 800663a:	d142      	bne.n	80066c2 <_malloc_r+0xea>
 800663c:	6821      	ldr	r1, [r4, #0]
 800663e:	1a6d      	subs	r5, r5, r1
 8006640:	4629      	mov	r1, r5
 8006642:	4630      	mov	r0, r6
 8006644:	f7ff ffa6 	bl	8006594 <sbrk_aligned>
 8006648:	3001      	adds	r0, #1
 800664a:	d03a      	beq.n	80066c2 <_malloc_r+0xea>
 800664c:	6823      	ldr	r3, [r4, #0]
 800664e:	442b      	add	r3, r5
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	f8d8 3000 	ldr.w	r3, [r8]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	bb62      	cbnz	r2, 80066b4 <_malloc_r+0xdc>
 800665a:	f8c8 7000 	str.w	r7, [r8]
 800665e:	e00f      	b.n	8006680 <_malloc_r+0xa8>
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	1b52      	subs	r2, r2, r5
 8006664:	d420      	bmi.n	80066a8 <_malloc_r+0xd0>
 8006666:	2a0b      	cmp	r2, #11
 8006668:	d917      	bls.n	800669a <_malloc_r+0xc2>
 800666a:	1961      	adds	r1, r4, r5
 800666c:	42a3      	cmp	r3, r4
 800666e:	6025      	str	r5, [r4, #0]
 8006670:	bf18      	it	ne
 8006672:	6059      	strne	r1, [r3, #4]
 8006674:	6863      	ldr	r3, [r4, #4]
 8006676:	bf08      	it	eq
 8006678:	f8c8 1000 	streq.w	r1, [r8]
 800667c:	5162      	str	r2, [r4, r5]
 800667e:	604b      	str	r3, [r1, #4]
 8006680:	4630      	mov	r0, r6
 8006682:	f000 f82f 	bl	80066e4 <__malloc_unlock>
 8006686:	f104 000b 	add.w	r0, r4, #11
 800668a:	1d23      	adds	r3, r4, #4
 800668c:	f020 0007 	bic.w	r0, r0, #7
 8006690:	1ac2      	subs	r2, r0, r3
 8006692:	bf1c      	itt	ne
 8006694:	1a1b      	subne	r3, r3, r0
 8006696:	50a3      	strne	r3, [r4, r2]
 8006698:	e7af      	b.n	80065fa <_malloc_r+0x22>
 800669a:	6862      	ldr	r2, [r4, #4]
 800669c:	42a3      	cmp	r3, r4
 800669e:	bf0c      	ite	eq
 80066a0:	f8c8 2000 	streq.w	r2, [r8]
 80066a4:	605a      	strne	r2, [r3, #4]
 80066a6:	e7eb      	b.n	8006680 <_malloc_r+0xa8>
 80066a8:	4623      	mov	r3, r4
 80066aa:	6864      	ldr	r4, [r4, #4]
 80066ac:	e7ae      	b.n	800660c <_malloc_r+0x34>
 80066ae:	463c      	mov	r4, r7
 80066b0:	687f      	ldr	r7, [r7, #4]
 80066b2:	e7b6      	b.n	8006622 <_malloc_r+0x4a>
 80066b4:	461a      	mov	r2, r3
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	42a3      	cmp	r3, r4
 80066ba:	d1fb      	bne.n	80066b4 <_malloc_r+0xdc>
 80066bc:	2300      	movs	r3, #0
 80066be:	6053      	str	r3, [r2, #4]
 80066c0:	e7de      	b.n	8006680 <_malloc_r+0xa8>
 80066c2:	230c      	movs	r3, #12
 80066c4:	6033      	str	r3, [r6, #0]
 80066c6:	4630      	mov	r0, r6
 80066c8:	f000 f80c 	bl	80066e4 <__malloc_unlock>
 80066cc:	e794      	b.n	80065f8 <_malloc_r+0x20>
 80066ce:	6005      	str	r5, [r0, #0]
 80066d0:	e7d6      	b.n	8006680 <_malloc_r+0xa8>
 80066d2:	bf00      	nop
 80066d4:	2000031c 	.word	0x2000031c

080066d8 <__malloc_lock>:
 80066d8:	4801      	ldr	r0, [pc, #4]	@ (80066e0 <__malloc_lock+0x8>)
 80066da:	f7ff bf07 	b.w	80064ec <__retarget_lock_acquire_recursive>
 80066de:	bf00      	nop
 80066e0:	20000314 	.word	0x20000314

080066e4 <__malloc_unlock>:
 80066e4:	4801      	ldr	r0, [pc, #4]	@ (80066ec <__malloc_unlock+0x8>)
 80066e6:	f7ff bf02 	b.w	80064ee <__retarget_lock_release_recursive>
 80066ea:	bf00      	nop
 80066ec:	20000314 	.word	0x20000314

080066f0 <__ssputs_r>:
 80066f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f4:	688e      	ldr	r6, [r1, #8]
 80066f6:	461f      	mov	r7, r3
 80066f8:	42be      	cmp	r6, r7
 80066fa:	680b      	ldr	r3, [r1, #0]
 80066fc:	4682      	mov	sl, r0
 80066fe:	460c      	mov	r4, r1
 8006700:	4690      	mov	r8, r2
 8006702:	d82d      	bhi.n	8006760 <__ssputs_r+0x70>
 8006704:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006708:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800670c:	d026      	beq.n	800675c <__ssputs_r+0x6c>
 800670e:	6965      	ldr	r5, [r4, #20]
 8006710:	6909      	ldr	r1, [r1, #16]
 8006712:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006716:	eba3 0901 	sub.w	r9, r3, r1
 800671a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800671e:	1c7b      	adds	r3, r7, #1
 8006720:	444b      	add	r3, r9
 8006722:	106d      	asrs	r5, r5, #1
 8006724:	429d      	cmp	r5, r3
 8006726:	bf38      	it	cc
 8006728:	461d      	movcc	r5, r3
 800672a:	0553      	lsls	r3, r2, #21
 800672c:	d527      	bpl.n	800677e <__ssputs_r+0x8e>
 800672e:	4629      	mov	r1, r5
 8006730:	f7ff ff52 	bl	80065d8 <_malloc_r>
 8006734:	4606      	mov	r6, r0
 8006736:	b360      	cbz	r0, 8006792 <__ssputs_r+0xa2>
 8006738:	6921      	ldr	r1, [r4, #16]
 800673a:	464a      	mov	r2, r9
 800673c:	f000 fae8 	bl	8006d10 <memcpy>
 8006740:	89a3      	ldrh	r3, [r4, #12]
 8006742:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800674a:	81a3      	strh	r3, [r4, #12]
 800674c:	6126      	str	r6, [r4, #16]
 800674e:	6165      	str	r5, [r4, #20]
 8006750:	444e      	add	r6, r9
 8006752:	eba5 0509 	sub.w	r5, r5, r9
 8006756:	6026      	str	r6, [r4, #0]
 8006758:	60a5      	str	r5, [r4, #8]
 800675a:	463e      	mov	r6, r7
 800675c:	42be      	cmp	r6, r7
 800675e:	d900      	bls.n	8006762 <__ssputs_r+0x72>
 8006760:	463e      	mov	r6, r7
 8006762:	6820      	ldr	r0, [r4, #0]
 8006764:	4632      	mov	r2, r6
 8006766:	4641      	mov	r1, r8
 8006768:	f000 faa8 	bl	8006cbc <memmove>
 800676c:	68a3      	ldr	r3, [r4, #8]
 800676e:	1b9b      	subs	r3, r3, r6
 8006770:	60a3      	str	r3, [r4, #8]
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	4433      	add	r3, r6
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	2000      	movs	r0, #0
 800677a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800677e:	462a      	mov	r2, r5
 8006780:	f000 fad4 	bl	8006d2c <_realloc_r>
 8006784:	4606      	mov	r6, r0
 8006786:	2800      	cmp	r0, #0
 8006788:	d1e0      	bne.n	800674c <__ssputs_r+0x5c>
 800678a:	6921      	ldr	r1, [r4, #16]
 800678c:	4650      	mov	r0, sl
 800678e:	f7ff feb7 	bl	8006500 <_free_r>
 8006792:	230c      	movs	r3, #12
 8006794:	f8ca 3000 	str.w	r3, [sl]
 8006798:	89a3      	ldrh	r3, [r4, #12]
 800679a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800679e:	81a3      	strh	r3, [r4, #12]
 80067a0:	f04f 30ff 	mov.w	r0, #4294967295
 80067a4:	e7e9      	b.n	800677a <__ssputs_r+0x8a>
	...

080067a8 <_svfiprintf_r>:
 80067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	4698      	mov	r8, r3
 80067ae:	898b      	ldrh	r3, [r1, #12]
 80067b0:	061b      	lsls	r3, r3, #24
 80067b2:	b09d      	sub	sp, #116	@ 0x74
 80067b4:	4607      	mov	r7, r0
 80067b6:	460d      	mov	r5, r1
 80067b8:	4614      	mov	r4, r2
 80067ba:	d510      	bpl.n	80067de <_svfiprintf_r+0x36>
 80067bc:	690b      	ldr	r3, [r1, #16]
 80067be:	b973      	cbnz	r3, 80067de <_svfiprintf_r+0x36>
 80067c0:	2140      	movs	r1, #64	@ 0x40
 80067c2:	f7ff ff09 	bl	80065d8 <_malloc_r>
 80067c6:	6028      	str	r0, [r5, #0]
 80067c8:	6128      	str	r0, [r5, #16]
 80067ca:	b930      	cbnz	r0, 80067da <_svfiprintf_r+0x32>
 80067cc:	230c      	movs	r3, #12
 80067ce:	603b      	str	r3, [r7, #0]
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295
 80067d4:	b01d      	add	sp, #116	@ 0x74
 80067d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067da:	2340      	movs	r3, #64	@ 0x40
 80067dc:	616b      	str	r3, [r5, #20]
 80067de:	2300      	movs	r3, #0
 80067e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80067e2:	2320      	movs	r3, #32
 80067e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80067ec:	2330      	movs	r3, #48	@ 0x30
 80067ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800698c <_svfiprintf_r+0x1e4>
 80067f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067f6:	f04f 0901 	mov.w	r9, #1
 80067fa:	4623      	mov	r3, r4
 80067fc:	469a      	mov	sl, r3
 80067fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006802:	b10a      	cbz	r2, 8006808 <_svfiprintf_r+0x60>
 8006804:	2a25      	cmp	r2, #37	@ 0x25
 8006806:	d1f9      	bne.n	80067fc <_svfiprintf_r+0x54>
 8006808:	ebba 0b04 	subs.w	fp, sl, r4
 800680c:	d00b      	beq.n	8006826 <_svfiprintf_r+0x7e>
 800680e:	465b      	mov	r3, fp
 8006810:	4622      	mov	r2, r4
 8006812:	4629      	mov	r1, r5
 8006814:	4638      	mov	r0, r7
 8006816:	f7ff ff6b 	bl	80066f0 <__ssputs_r>
 800681a:	3001      	adds	r0, #1
 800681c:	f000 80a7 	beq.w	800696e <_svfiprintf_r+0x1c6>
 8006820:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006822:	445a      	add	r2, fp
 8006824:	9209      	str	r2, [sp, #36]	@ 0x24
 8006826:	f89a 3000 	ldrb.w	r3, [sl]
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 809f 	beq.w	800696e <_svfiprintf_r+0x1c6>
 8006830:	2300      	movs	r3, #0
 8006832:	f04f 32ff 	mov.w	r2, #4294967295
 8006836:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800683a:	f10a 0a01 	add.w	sl, sl, #1
 800683e:	9304      	str	r3, [sp, #16]
 8006840:	9307      	str	r3, [sp, #28]
 8006842:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006846:	931a      	str	r3, [sp, #104]	@ 0x68
 8006848:	4654      	mov	r4, sl
 800684a:	2205      	movs	r2, #5
 800684c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006850:	484e      	ldr	r0, [pc, #312]	@ (800698c <_svfiprintf_r+0x1e4>)
 8006852:	f7f9 fce5 	bl	8000220 <memchr>
 8006856:	9a04      	ldr	r2, [sp, #16]
 8006858:	b9d8      	cbnz	r0, 8006892 <_svfiprintf_r+0xea>
 800685a:	06d0      	lsls	r0, r2, #27
 800685c:	bf44      	itt	mi
 800685e:	2320      	movmi	r3, #32
 8006860:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006864:	0711      	lsls	r1, r2, #28
 8006866:	bf44      	itt	mi
 8006868:	232b      	movmi	r3, #43	@ 0x2b
 800686a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800686e:	f89a 3000 	ldrb.w	r3, [sl]
 8006872:	2b2a      	cmp	r3, #42	@ 0x2a
 8006874:	d015      	beq.n	80068a2 <_svfiprintf_r+0xfa>
 8006876:	9a07      	ldr	r2, [sp, #28]
 8006878:	4654      	mov	r4, sl
 800687a:	2000      	movs	r0, #0
 800687c:	f04f 0c0a 	mov.w	ip, #10
 8006880:	4621      	mov	r1, r4
 8006882:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006886:	3b30      	subs	r3, #48	@ 0x30
 8006888:	2b09      	cmp	r3, #9
 800688a:	d94b      	bls.n	8006924 <_svfiprintf_r+0x17c>
 800688c:	b1b0      	cbz	r0, 80068bc <_svfiprintf_r+0x114>
 800688e:	9207      	str	r2, [sp, #28]
 8006890:	e014      	b.n	80068bc <_svfiprintf_r+0x114>
 8006892:	eba0 0308 	sub.w	r3, r0, r8
 8006896:	fa09 f303 	lsl.w	r3, r9, r3
 800689a:	4313      	orrs	r3, r2
 800689c:	9304      	str	r3, [sp, #16]
 800689e:	46a2      	mov	sl, r4
 80068a0:	e7d2      	b.n	8006848 <_svfiprintf_r+0xa0>
 80068a2:	9b03      	ldr	r3, [sp, #12]
 80068a4:	1d19      	adds	r1, r3, #4
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	9103      	str	r1, [sp, #12]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	bfbb      	ittet	lt
 80068ae:	425b      	neglt	r3, r3
 80068b0:	f042 0202 	orrlt.w	r2, r2, #2
 80068b4:	9307      	strge	r3, [sp, #28]
 80068b6:	9307      	strlt	r3, [sp, #28]
 80068b8:	bfb8      	it	lt
 80068ba:	9204      	strlt	r2, [sp, #16]
 80068bc:	7823      	ldrb	r3, [r4, #0]
 80068be:	2b2e      	cmp	r3, #46	@ 0x2e
 80068c0:	d10a      	bne.n	80068d8 <_svfiprintf_r+0x130>
 80068c2:	7863      	ldrb	r3, [r4, #1]
 80068c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068c6:	d132      	bne.n	800692e <_svfiprintf_r+0x186>
 80068c8:	9b03      	ldr	r3, [sp, #12]
 80068ca:	1d1a      	adds	r2, r3, #4
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	9203      	str	r2, [sp, #12]
 80068d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068d4:	3402      	adds	r4, #2
 80068d6:	9305      	str	r3, [sp, #20]
 80068d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800699c <_svfiprintf_r+0x1f4>
 80068dc:	7821      	ldrb	r1, [r4, #0]
 80068de:	2203      	movs	r2, #3
 80068e0:	4650      	mov	r0, sl
 80068e2:	f7f9 fc9d 	bl	8000220 <memchr>
 80068e6:	b138      	cbz	r0, 80068f8 <_svfiprintf_r+0x150>
 80068e8:	9b04      	ldr	r3, [sp, #16]
 80068ea:	eba0 000a 	sub.w	r0, r0, sl
 80068ee:	2240      	movs	r2, #64	@ 0x40
 80068f0:	4082      	lsls	r2, r0
 80068f2:	4313      	orrs	r3, r2
 80068f4:	3401      	adds	r4, #1
 80068f6:	9304      	str	r3, [sp, #16]
 80068f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068fc:	4824      	ldr	r0, [pc, #144]	@ (8006990 <_svfiprintf_r+0x1e8>)
 80068fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006902:	2206      	movs	r2, #6
 8006904:	f7f9 fc8c 	bl	8000220 <memchr>
 8006908:	2800      	cmp	r0, #0
 800690a:	d036      	beq.n	800697a <_svfiprintf_r+0x1d2>
 800690c:	4b21      	ldr	r3, [pc, #132]	@ (8006994 <_svfiprintf_r+0x1ec>)
 800690e:	bb1b      	cbnz	r3, 8006958 <_svfiprintf_r+0x1b0>
 8006910:	9b03      	ldr	r3, [sp, #12]
 8006912:	3307      	adds	r3, #7
 8006914:	f023 0307 	bic.w	r3, r3, #7
 8006918:	3308      	adds	r3, #8
 800691a:	9303      	str	r3, [sp, #12]
 800691c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800691e:	4433      	add	r3, r6
 8006920:	9309      	str	r3, [sp, #36]	@ 0x24
 8006922:	e76a      	b.n	80067fa <_svfiprintf_r+0x52>
 8006924:	fb0c 3202 	mla	r2, ip, r2, r3
 8006928:	460c      	mov	r4, r1
 800692a:	2001      	movs	r0, #1
 800692c:	e7a8      	b.n	8006880 <_svfiprintf_r+0xd8>
 800692e:	2300      	movs	r3, #0
 8006930:	3401      	adds	r4, #1
 8006932:	9305      	str	r3, [sp, #20]
 8006934:	4619      	mov	r1, r3
 8006936:	f04f 0c0a 	mov.w	ip, #10
 800693a:	4620      	mov	r0, r4
 800693c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006940:	3a30      	subs	r2, #48	@ 0x30
 8006942:	2a09      	cmp	r2, #9
 8006944:	d903      	bls.n	800694e <_svfiprintf_r+0x1a6>
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0c6      	beq.n	80068d8 <_svfiprintf_r+0x130>
 800694a:	9105      	str	r1, [sp, #20]
 800694c:	e7c4      	b.n	80068d8 <_svfiprintf_r+0x130>
 800694e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006952:	4604      	mov	r4, r0
 8006954:	2301      	movs	r3, #1
 8006956:	e7f0      	b.n	800693a <_svfiprintf_r+0x192>
 8006958:	ab03      	add	r3, sp, #12
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	462a      	mov	r2, r5
 800695e:	4b0e      	ldr	r3, [pc, #56]	@ (8006998 <_svfiprintf_r+0x1f0>)
 8006960:	a904      	add	r1, sp, #16
 8006962:	4638      	mov	r0, r7
 8006964:	f3af 8000 	nop.w
 8006968:	1c42      	adds	r2, r0, #1
 800696a:	4606      	mov	r6, r0
 800696c:	d1d6      	bne.n	800691c <_svfiprintf_r+0x174>
 800696e:	89ab      	ldrh	r3, [r5, #12]
 8006970:	065b      	lsls	r3, r3, #25
 8006972:	f53f af2d 	bmi.w	80067d0 <_svfiprintf_r+0x28>
 8006976:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006978:	e72c      	b.n	80067d4 <_svfiprintf_r+0x2c>
 800697a:	ab03      	add	r3, sp, #12
 800697c:	9300      	str	r3, [sp, #0]
 800697e:	462a      	mov	r2, r5
 8006980:	4b05      	ldr	r3, [pc, #20]	@ (8006998 <_svfiprintf_r+0x1f0>)
 8006982:	a904      	add	r1, sp, #16
 8006984:	4638      	mov	r0, r7
 8006986:	f000 f879 	bl	8006a7c <_printf_i>
 800698a:	e7ed      	b.n	8006968 <_svfiprintf_r+0x1c0>
 800698c:	08006f94 	.word	0x08006f94
 8006990:	08006f9e 	.word	0x08006f9e
 8006994:	00000000 	.word	0x00000000
 8006998:	080066f1 	.word	0x080066f1
 800699c:	08006f9a 	.word	0x08006f9a

080069a0 <_printf_common>:
 80069a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069a4:	4616      	mov	r6, r2
 80069a6:	4698      	mov	r8, r3
 80069a8:	688a      	ldr	r2, [r1, #8]
 80069aa:	690b      	ldr	r3, [r1, #16]
 80069ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069b0:	4293      	cmp	r3, r2
 80069b2:	bfb8      	it	lt
 80069b4:	4613      	movlt	r3, r2
 80069b6:	6033      	str	r3, [r6, #0]
 80069b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069bc:	4607      	mov	r7, r0
 80069be:	460c      	mov	r4, r1
 80069c0:	b10a      	cbz	r2, 80069c6 <_printf_common+0x26>
 80069c2:	3301      	adds	r3, #1
 80069c4:	6033      	str	r3, [r6, #0]
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	0699      	lsls	r1, r3, #26
 80069ca:	bf42      	ittt	mi
 80069cc:	6833      	ldrmi	r3, [r6, #0]
 80069ce:	3302      	addmi	r3, #2
 80069d0:	6033      	strmi	r3, [r6, #0]
 80069d2:	6825      	ldr	r5, [r4, #0]
 80069d4:	f015 0506 	ands.w	r5, r5, #6
 80069d8:	d106      	bne.n	80069e8 <_printf_common+0x48>
 80069da:	f104 0a19 	add.w	sl, r4, #25
 80069de:	68e3      	ldr	r3, [r4, #12]
 80069e0:	6832      	ldr	r2, [r6, #0]
 80069e2:	1a9b      	subs	r3, r3, r2
 80069e4:	42ab      	cmp	r3, r5
 80069e6:	dc26      	bgt.n	8006a36 <_printf_common+0x96>
 80069e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069ec:	6822      	ldr	r2, [r4, #0]
 80069ee:	3b00      	subs	r3, #0
 80069f0:	bf18      	it	ne
 80069f2:	2301      	movne	r3, #1
 80069f4:	0692      	lsls	r2, r2, #26
 80069f6:	d42b      	bmi.n	8006a50 <_printf_common+0xb0>
 80069f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069fc:	4641      	mov	r1, r8
 80069fe:	4638      	mov	r0, r7
 8006a00:	47c8      	blx	r9
 8006a02:	3001      	adds	r0, #1
 8006a04:	d01e      	beq.n	8006a44 <_printf_common+0xa4>
 8006a06:	6823      	ldr	r3, [r4, #0]
 8006a08:	6922      	ldr	r2, [r4, #16]
 8006a0a:	f003 0306 	and.w	r3, r3, #6
 8006a0e:	2b04      	cmp	r3, #4
 8006a10:	bf02      	ittt	eq
 8006a12:	68e5      	ldreq	r5, [r4, #12]
 8006a14:	6833      	ldreq	r3, [r6, #0]
 8006a16:	1aed      	subeq	r5, r5, r3
 8006a18:	68a3      	ldr	r3, [r4, #8]
 8006a1a:	bf0c      	ite	eq
 8006a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a20:	2500      	movne	r5, #0
 8006a22:	4293      	cmp	r3, r2
 8006a24:	bfc4      	itt	gt
 8006a26:	1a9b      	subgt	r3, r3, r2
 8006a28:	18ed      	addgt	r5, r5, r3
 8006a2a:	2600      	movs	r6, #0
 8006a2c:	341a      	adds	r4, #26
 8006a2e:	42b5      	cmp	r5, r6
 8006a30:	d11a      	bne.n	8006a68 <_printf_common+0xc8>
 8006a32:	2000      	movs	r0, #0
 8006a34:	e008      	b.n	8006a48 <_printf_common+0xa8>
 8006a36:	2301      	movs	r3, #1
 8006a38:	4652      	mov	r2, sl
 8006a3a:	4641      	mov	r1, r8
 8006a3c:	4638      	mov	r0, r7
 8006a3e:	47c8      	blx	r9
 8006a40:	3001      	adds	r0, #1
 8006a42:	d103      	bne.n	8006a4c <_printf_common+0xac>
 8006a44:	f04f 30ff 	mov.w	r0, #4294967295
 8006a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a4c:	3501      	adds	r5, #1
 8006a4e:	e7c6      	b.n	80069de <_printf_common+0x3e>
 8006a50:	18e1      	adds	r1, r4, r3
 8006a52:	1c5a      	adds	r2, r3, #1
 8006a54:	2030      	movs	r0, #48	@ 0x30
 8006a56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a5a:	4422      	add	r2, r4
 8006a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a64:	3302      	adds	r3, #2
 8006a66:	e7c7      	b.n	80069f8 <_printf_common+0x58>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4622      	mov	r2, r4
 8006a6c:	4641      	mov	r1, r8
 8006a6e:	4638      	mov	r0, r7
 8006a70:	47c8      	blx	r9
 8006a72:	3001      	adds	r0, #1
 8006a74:	d0e6      	beq.n	8006a44 <_printf_common+0xa4>
 8006a76:	3601      	adds	r6, #1
 8006a78:	e7d9      	b.n	8006a2e <_printf_common+0x8e>
	...

08006a7c <_printf_i>:
 8006a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a80:	7e0f      	ldrb	r7, [r1, #24]
 8006a82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a84:	2f78      	cmp	r7, #120	@ 0x78
 8006a86:	4691      	mov	r9, r2
 8006a88:	4680      	mov	r8, r0
 8006a8a:	460c      	mov	r4, r1
 8006a8c:	469a      	mov	sl, r3
 8006a8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a92:	d807      	bhi.n	8006aa4 <_printf_i+0x28>
 8006a94:	2f62      	cmp	r7, #98	@ 0x62
 8006a96:	d80a      	bhi.n	8006aae <_printf_i+0x32>
 8006a98:	2f00      	cmp	r7, #0
 8006a9a:	f000 80d2 	beq.w	8006c42 <_printf_i+0x1c6>
 8006a9e:	2f58      	cmp	r7, #88	@ 0x58
 8006aa0:	f000 80b9 	beq.w	8006c16 <_printf_i+0x19a>
 8006aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006aa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006aac:	e03a      	b.n	8006b24 <_printf_i+0xa8>
 8006aae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ab2:	2b15      	cmp	r3, #21
 8006ab4:	d8f6      	bhi.n	8006aa4 <_printf_i+0x28>
 8006ab6:	a101      	add	r1, pc, #4	@ (adr r1, 8006abc <_printf_i+0x40>)
 8006ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006abc:	08006b15 	.word	0x08006b15
 8006ac0:	08006b29 	.word	0x08006b29
 8006ac4:	08006aa5 	.word	0x08006aa5
 8006ac8:	08006aa5 	.word	0x08006aa5
 8006acc:	08006aa5 	.word	0x08006aa5
 8006ad0:	08006aa5 	.word	0x08006aa5
 8006ad4:	08006b29 	.word	0x08006b29
 8006ad8:	08006aa5 	.word	0x08006aa5
 8006adc:	08006aa5 	.word	0x08006aa5
 8006ae0:	08006aa5 	.word	0x08006aa5
 8006ae4:	08006aa5 	.word	0x08006aa5
 8006ae8:	08006c29 	.word	0x08006c29
 8006aec:	08006b53 	.word	0x08006b53
 8006af0:	08006be3 	.word	0x08006be3
 8006af4:	08006aa5 	.word	0x08006aa5
 8006af8:	08006aa5 	.word	0x08006aa5
 8006afc:	08006c4b 	.word	0x08006c4b
 8006b00:	08006aa5 	.word	0x08006aa5
 8006b04:	08006b53 	.word	0x08006b53
 8006b08:	08006aa5 	.word	0x08006aa5
 8006b0c:	08006aa5 	.word	0x08006aa5
 8006b10:	08006beb 	.word	0x08006beb
 8006b14:	6833      	ldr	r3, [r6, #0]
 8006b16:	1d1a      	adds	r2, r3, #4
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6032      	str	r2, [r6, #0]
 8006b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b24:	2301      	movs	r3, #1
 8006b26:	e09d      	b.n	8006c64 <_printf_i+0x1e8>
 8006b28:	6833      	ldr	r3, [r6, #0]
 8006b2a:	6820      	ldr	r0, [r4, #0]
 8006b2c:	1d19      	adds	r1, r3, #4
 8006b2e:	6031      	str	r1, [r6, #0]
 8006b30:	0606      	lsls	r6, r0, #24
 8006b32:	d501      	bpl.n	8006b38 <_printf_i+0xbc>
 8006b34:	681d      	ldr	r5, [r3, #0]
 8006b36:	e003      	b.n	8006b40 <_printf_i+0xc4>
 8006b38:	0645      	lsls	r5, r0, #25
 8006b3a:	d5fb      	bpl.n	8006b34 <_printf_i+0xb8>
 8006b3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b40:	2d00      	cmp	r5, #0
 8006b42:	da03      	bge.n	8006b4c <_printf_i+0xd0>
 8006b44:	232d      	movs	r3, #45	@ 0x2d
 8006b46:	426d      	negs	r5, r5
 8006b48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b4c:	4859      	ldr	r0, [pc, #356]	@ (8006cb4 <_printf_i+0x238>)
 8006b4e:	230a      	movs	r3, #10
 8006b50:	e011      	b.n	8006b76 <_printf_i+0xfa>
 8006b52:	6821      	ldr	r1, [r4, #0]
 8006b54:	6833      	ldr	r3, [r6, #0]
 8006b56:	0608      	lsls	r0, r1, #24
 8006b58:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b5c:	d402      	bmi.n	8006b64 <_printf_i+0xe8>
 8006b5e:	0649      	lsls	r1, r1, #25
 8006b60:	bf48      	it	mi
 8006b62:	b2ad      	uxthmi	r5, r5
 8006b64:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b66:	4853      	ldr	r0, [pc, #332]	@ (8006cb4 <_printf_i+0x238>)
 8006b68:	6033      	str	r3, [r6, #0]
 8006b6a:	bf14      	ite	ne
 8006b6c:	230a      	movne	r3, #10
 8006b6e:	2308      	moveq	r3, #8
 8006b70:	2100      	movs	r1, #0
 8006b72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b76:	6866      	ldr	r6, [r4, #4]
 8006b78:	60a6      	str	r6, [r4, #8]
 8006b7a:	2e00      	cmp	r6, #0
 8006b7c:	bfa2      	ittt	ge
 8006b7e:	6821      	ldrge	r1, [r4, #0]
 8006b80:	f021 0104 	bicge.w	r1, r1, #4
 8006b84:	6021      	strge	r1, [r4, #0]
 8006b86:	b90d      	cbnz	r5, 8006b8c <_printf_i+0x110>
 8006b88:	2e00      	cmp	r6, #0
 8006b8a:	d04b      	beq.n	8006c24 <_printf_i+0x1a8>
 8006b8c:	4616      	mov	r6, r2
 8006b8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b92:	fb03 5711 	mls	r7, r3, r1, r5
 8006b96:	5dc7      	ldrb	r7, [r0, r7]
 8006b98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b9c:	462f      	mov	r7, r5
 8006b9e:	42bb      	cmp	r3, r7
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	d9f4      	bls.n	8006b8e <_printf_i+0x112>
 8006ba4:	2b08      	cmp	r3, #8
 8006ba6:	d10b      	bne.n	8006bc0 <_printf_i+0x144>
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	07df      	lsls	r7, r3, #31
 8006bac:	d508      	bpl.n	8006bc0 <_printf_i+0x144>
 8006bae:	6923      	ldr	r3, [r4, #16]
 8006bb0:	6861      	ldr	r1, [r4, #4]
 8006bb2:	4299      	cmp	r1, r3
 8006bb4:	bfde      	ittt	le
 8006bb6:	2330      	movle	r3, #48	@ 0x30
 8006bb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bc0:	1b92      	subs	r2, r2, r6
 8006bc2:	6122      	str	r2, [r4, #16]
 8006bc4:	f8cd a000 	str.w	sl, [sp]
 8006bc8:	464b      	mov	r3, r9
 8006bca:	aa03      	add	r2, sp, #12
 8006bcc:	4621      	mov	r1, r4
 8006bce:	4640      	mov	r0, r8
 8006bd0:	f7ff fee6 	bl	80069a0 <_printf_common>
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	d14a      	bne.n	8006c6e <_printf_i+0x1f2>
 8006bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bdc:	b004      	add	sp, #16
 8006bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006be2:	6823      	ldr	r3, [r4, #0]
 8006be4:	f043 0320 	orr.w	r3, r3, #32
 8006be8:	6023      	str	r3, [r4, #0]
 8006bea:	4833      	ldr	r0, [pc, #204]	@ (8006cb8 <_printf_i+0x23c>)
 8006bec:	2778      	movs	r7, #120	@ 0x78
 8006bee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	6831      	ldr	r1, [r6, #0]
 8006bf6:	061f      	lsls	r7, r3, #24
 8006bf8:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bfc:	d402      	bmi.n	8006c04 <_printf_i+0x188>
 8006bfe:	065f      	lsls	r7, r3, #25
 8006c00:	bf48      	it	mi
 8006c02:	b2ad      	uxthmi	r5, r5
 8006c04:	6031      	str	r1, [r6, #0]
 8006c06:	07d9      	lsls	r1, r3, #31
 8006c08:	bf44      	itt	mi
 8006c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8006c0e:	6023      	strmi	r3, [r4, #0]
 8006c10:	b11d      	cbz	r5, 8006c1a <_printf_i+0x19e>
 8006c12:	2310      	movs	r3, #16
 8006c14:	e7ac      	b.n	8006b70 <_printf_i+0xf4>
 8006c16:	4827      	ldr	r0, [pc, #156]	@ (8006cb4 <_printf_i+0x238>)
 8006c18:	e7e9      	b.n	8006bee <_printf_i+0x172>
 8006c1a:	6823      	ldr	r3, [r4, #0]
 8006c1c:	f023 0320 	bic.w	r3, r3, #32
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	e7f6      	b.n	8006c12 <_printf_i+0x196>
 8006c24:	4616      	mov	r6, r2
 8006c26:	e7bd      	b.n	8006ba4 <_printf_i+0x128>
 8006c28:	6833      	ldr	r3, [r6, #0]
 8006c2a:	6825      	ldr	r5, [r4, #0]
 8006c2c:	6961      	ldr	r1, [r4, #20]
 8006c2e:	1d18      	adds	r0, r3, #4
 8006c30:	6030      	str	r0, [r6, #0]
 8006c32:	062e      	lsls	r6, r5, #24
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	d501      	bpl.n	8006c3c <_printf_i+0x1c0>
 8006c38:	6019      	str	r1, [r3, #0]
 8006c3a:	e002      	b.n	8006c42 <_printf_i+0x1c6>
 8006c3c:	0668      	lsls	r0, r5, #25
 8006c3e:	d5fb      	bpl.n	8006c38 <_printf_i+0x1bc>
 8006c40:	8019      	strh	r1, [r3, #0]
 8006c42:	2300      	movs	r3, #0
 8006c44:	6123      	str	r3, [r4, #16]
 8006c46:	4616      	mov	r6, r2
 8006c48:	e7bc      	b.n	8006bc4 <_printf_i+0x148>
 8006c4a:	6833      	ldr	r3, [r6, #0]
 8006c4c:	1d1a      	adds	r2, r3, #4
 8006c4e:	6032      	str	r2, [r6, #0]
 8006c50:	681e      	ldr	r6, [r3, #0]
 8006c52:	6862      	ldr	r2, [r4, #4]
 8006c54:	2100      	movs	r1, #0
 8006c56:	4630      	mov	r0, r6
 8006c58:	f7f9 fae2 	bl	8000220 <memchr>
 8006c5c:	b108      	cbz	r0, 8006c62 <_printf_i+0x1e6>
 8006c5e:	1b80      	subs	r0, r0, r6
 8006c60:	6060      	str	r0, [r4, #4]
 8006c62:	6863      	ldr	r3, [r4, #4]
 8006c64:	6123      	str	r3, [r4, #16]
 8006c66:	2300      	movs	r3, #0
 8006c68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c6c:	e7aa      	b.n	8006bc4 <_printf_i+0x148>
 8006c6e:	6923      	ldr	r3, [r4, #16]
 8006c70:	4632      	mov	r2, r6
 8006c72:	4649      	mov	r1, r9
 8006c74:	4640      	mov	r0, r8
 8006c76:	47d0      	blx	sl
 8006c78:	3001      	adds	r0, #1
 8006c7a:	d0ad      	beq.n	8006bd8 <_printf_i+0x15c>
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	079b      	lsls	r3, r3, #30
 8006c80:	d413      	bmi.n	8006caa <_printf_i+0x22e>
 8006c82:	68e0      	ldr	r0, [r4, #12]
 8006c84:	9b03      	ldr	r3, [sp, #12]
 8006c86:	4298      	cmp	r0, r3
 8006c88:	bfb8      	it	lt
 8006c8a:	4618      	movlt	r0, r3
 8006c8c:	e7a6      	b.n	8006bdc <_printf_i+0x160>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	4632      	mov	r2, r6
 8006c92:	4649      	mov	r1, r9
 8006c94:	4640      	mov	r0, r8
 8006c96:	47d0      	blx	sl
 8006c98:	3001      	adds	r0, #1
 8006c9a:	d09d      	beq.n	8006bd8 <_printf_i+0x15c>
 8006c9c:	3501      	adds	r5, #1
 8006c9e:	68e3      	ldr	r3, [r4, #12]
 8006ca0:	9903      	ldr	r1, [sp, #12]
 8006ca2:	1a5b      	subs	r3, r3, r1
 8006ca4:	42ab      	cmp	r3, r5
 8006ca6:	dcf2      	bgt.n	8006c8e <_printf_i+0x212>
 8006ca8:	e7eb      	b.n	8006c82 <_printf_i+0x206>
 8006caa:	2500      	movs	r5, #0
 8006cac:	f104 0619 	add.w	r6, r4, #25
 8006cb0:	e7f5      	b.n	8006c9e <_printf_i+0x222>
 8006cb2:	bf00      	nop
 8006cb4:	08006fa5 	.word	0x08006fa5
 8006cb8:	08006fb6 	.word	0x08006fb6

08006cbc <memmove>:
 8006cbc:	4288      	cmp	r0, r1
 8006cbe:	b510      	push	{r4, lr}
 8006cc0:	eb01 0402 	add.w	r4, r1, r2
 8006cc4:	d902      	bls.n	8006ccc <memmove+0x10>
 8006cc6:	4284      	cmp	r4, r0
 8006cc8:	4623      	mov	r3, r4
 8006cca:	d807      	bhi.n	8006cdc <memmove+0x20>
 8006ccc:	1e43      	subs	r3, r0, #1
 8006cce:	42a1      	cmp	r1, r4
 8006cd0:	d008      	beq.n	8006ce4 <memmove+0x28>
 8006cd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cda:	e7f8      	b.n	8006cce <memmove+0x12>
 8006cdc:	4402      	add	r2, r0
 8006cde:	4601      	mov	r1, r0
 8006ce0:	428a      	cmp	r2, r1
 8006ce2:	d100      	bne.n	8006ce6 <memmove+0x2a>
 8006ce4:	bd10      	pop	{r4, pc}
 8006ce6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cee:	e7f7      	b.n	8006ce0 <memmove+0x24>

08006cf0 <_sbrk_r>:
 8006cf0:	b538      	push	{r3, r4, r5, lr}
 8006cf2:	4d06      	ldr	r5, [pc, #24]	@ (8006d0c <_sbrk_r+0x1c>)
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	4608      	mov	r0, r1
 8006cfa:	602b      	str	r3, [r5, #0]
 8006cfc:	f7fc f954 	bl	8002fa8 <_sbrk>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d102      	bne.n	8006d0a <_sbrk_r+0x1a>
 8006d04:	682b      	ldr	r3, [r5, #0]
 8006d06:	b103      	cbz	r3, 8006d0a <_sbrk_r+0x1a>
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
 8006d0c:	20000310 	.word	0x20000310

08006d10 <memcpy>:
 8006d10:	440a      	add	r2, r1
 8006d12:	4291      	cmp	r1, r2
 8006d14:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d18:	d100      	bne.n	8006d1c <memcpy+0xc>
 8006d1a:	4770      	bx	lr
 8006d1c:	b510      	push	{r4, lr}
 8006d1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d26:	4291      	cmp	r1, r2
 8006d28:	d1f9      	bne.n	8006d1e <memcpy+0xe>
 8006d2a:	bd10      	pop	{r4, pc}

08006d2c <_realloc_r>:
 8006d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d30:	4680      	mov	r8, r0
 8006d32:	4615      	mov	r5, r2
 8006d34:	460c      	mov	r4, r1
 8006d36:	b921      	cbnz	r1, 8006d42 <_realloc_r+0x16>
 8006d38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d3c:	4611      	mov	r1, r2
 8006d3e:	f7ff bc4b 	b.w	80065d8 <_malloc_r>
 8006d42:	b92a      	cbnz	r2, 8006d50 <_realloc_r+0x24>
 8006d44:	f7ff fbdc 	bl	8006500 <_free_r>
 8006d48:	2400      	movs	r4, #0
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d50:	f000 f81a 	bl	8006d88 <_malloc_usable_size_r>
 8006d54:	4285      	cmp	r5, r0
 8006d56:	4606      	mov	r6, r0
 8006d58:	d802      	bhi.n	8006d60 <_realloc_r+0x34>
 8006d5a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006d5e:	d8f4      	bhi.n	8006d4a <_realloc_r+0x1e>
 8006d60:	4629      	mov	r1, r5
 8006d62:	4640      	mov	r0, r8
 8006d64:	f7ff fc38 	bl	80065d8 <_malloc_r>
 8006d68:	4607      	mov	r7, r0
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	d0ec      	beq.n	8006d48 <_realloc_r+0x1c>
 8006d6e:	42b5      	cmp	r5, r6
 8006d70:	462a      	mov	r2, r5
 8006d72:	4621      	mov	r1, r4
 8006d74:	bf28      	it	cs
 8006d76:	4632      	movcs	r2, r6
 8006d78:	f7ff ffca 	bl	8006d10 <memcpy>
 8006d7c:	4621      	mov	r1, r4
 8006d7e:	4640      	mov	r0, r8
 8006d80:	f7ff fbbe 	bl	8006500 <_free_r>
 8006d84:	463c      	mov	r4, r7
 8006d86:	e7e0      	b.n	8006d4a <_realloc_r+0x1e>

08006d88 <_malloc_usable_size_r>:
 8006d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d8c:	1f18      	subs	r0, r3, #4
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	bfbc      	itt	lt
 8006d92:	580b      	ldrlt	r3, [r1, r0]
 8006d94:	18c0      	addlt	r0, r0, r3
 8006d96:	4770      	bx	lr

08006d98 <_init>:
 8006d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d9a:	bf00      	nop
 8006d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d9e:	bc08      	pop	{r3}
 8006da0:	469e      	mov	lr, r3
 8006da2:	4770      	bx	lr

08006da4 <_fini>:
 8006da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da6:	bf00      	nop
 8006da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006daa:	bc08      	pop	{r3}
 8006dac:	469e      	mov	lr, r3
 8006dae:	4770      	bx	lr
