Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 7DB74CA4274
	for <lists+qemu-devel@lfdr.de>; Thu, 04 Dec 2025 16:07:16 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vRAu7-0002f6-MP; Thu, 04 Dec 2025 10:06:00 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <eric.auger@redhat.com>)
 id 1vRAu1-0002ec-GY
 for qemu-devel@nongnu.org; Thu, 04 Dec 2025 10:05:53 -0500
Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <eric.auger@redhat.com>)
 id 1vRAtw-0000cU-U3
 for qemu-devel@nongnu.org; Thu, 04 Dec 2025 10:05:52 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1764860746;
 h=from:from:reply-to:reply-to:subject:subject:date:date:
 message-id:message-id:to:to:cc:cc:mime-version:mime-version:
 content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=V0Cdghrg5sJK3RO445yIFJVzBssbjmaBMbC/nS50uxs=;
 b=KvOg8kN7bu/iuHfKxrSnU1vv9bGGAUqf7aKwV6opfnPZL1hl8G3J5/5HerBgbNYBKG0Ka1
 rciqzbg8V6V+gSqKzgKhwbi+loYta3B6HOR67nq1LMVaXImn80MfgBnS5yn6OBFu36O8ze
 RzXOn+2WLSybZcf9yTozHdPddALodzk=
Received: from mail-yx1-f70.google.com (mail-yx1-f70.google.com
 [74.125.224.70]) by relay.mimecast.com with ESMTP with STARTTLS
 (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id
 us-mta-63-w2bi1lzkPLSrXEOSRYLeYg-1; Thu, 04 Dec 2025 10:05:44 -0500
X-MC-Unique: w2bi1lzkPLSrXEOSRYLeYg-1
X-Mimecast-MFC-AGG-ID: w2bi1lzkPLSrXEOSRYLeYg_1764860744
Received: by mail-yx1-f70.google.com with SMTP id
 956f58d0204a3-640bde4e373so1192095d50.1
 for <qemu-devel@nongnu.org>; Thu, 04 Dec 2025 07:05:44 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1764860744; x=1765465544;
 h=content-transfer-encoding:in-reply-to:from:references:cc:to
 :content-language:subject:reply-to:user-agent:mime-version:date
 :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to;
 bh=V0Cdghrg5sJK3RO445yIFJVzBssbjmaBMbC/nS50uxs=;
 b=SLgPV3tIlChjIc53XeJ5Rvi7lB6s6uzhiyBvfekgDYQgssz12vaB4yvuCMjZIogG89
 /31SloYdJuO3V7Xsd5XaKFmfI9JWep5OAnzoKCoBfQCbrrbYHrO1MbwWcPUW0XnqIsK9
 GnJKIkilvqlM2kaXgSHNAn0i8nBZIh2iq1jBYigmPvlARjHfDZdDSBpCBsWP9Fhgg9kR
 CBm3bBgU8ZqJvWt34DjJcxwbWBY2mvUnSsiVW7Uz+Ar26IR+XkI6py86I2vbWulSoqTj
 ZdscQV3yOdc5r/7p8yS3bh6wBcFy+w9uVl75NV6jX7/WgzaEax2XEVLJBo5CH18KkFv/
 xK6w==
X-Gm-Message-State: AOJu0YwiIiaPlTBvfrFI2QU4c6AF6fZSfFCtyUa+qXwfthAxQPv8fHO7
 Nbn+ePuT+Efg1VOQeFKJL8SjdKN0Gu5nb+nRls6xXy/PyQOjIMb/iMWcddAHgwvpIkgrXGpViUG
 fNm8vwEzTQd5knV2F2HvXhEKIoLgQ7oktHI3/uJweMNfK1aTo1UN3SfApzRntrnjo
X-Gm-Gg: ASbGncvCBXse4k267Pj+ujp6dltgyeWzV6cr0a6hlukga3XGmXI1+V9kq+t7TDpCgdh
 Jsvcz4mvofYY7Gv6Po4yZOX66mnvc34muy00XTpGdQNxmbcVBtNXChT5SjUOxvQqWg52+sAECTA
 fF07bWzSW5NGgO+CTRUB9pZVX3R8YpCRRy9FT5V1wpDYdGT1ZO207wM/osvTKEop4GzOKrpTjs9
 cz3z1WFltJnosXDzOjhbkl3Yk/ir89KWfjwQ8S61zl4iXTyGnPqZBhfhVwzLDGg5g0PEkGu/0Xg
 pLusdamPHoW8T524YtpSIpAnSpxdC0aVuz2eo/qJAOSxGti7PkmG1ZXo6exgU/AV+99N7TNeP8+
 Df1UrHfrBOVMavsb/CazRNs21E47cBahnk18kMYephN4FakGZpFLyfs13Sw==
X-Received: by 2002:a05:690e:e8d:b0:640:db91:33cd with SMTP id
 956f58d0204a3-644370665cdmr5043089d50.62.1764860743711; 
 Thu, 04 Dec 2025 07:05:43 -0800 (PST)
X-Google-Smtp-Source: AGHT+IG5H/Pk2poBpFLdqEwX7IBYZTdvhjRMIcXZFWvfv9oPAbFswSxfzWmlA5MUgggiUU1wXYBv3Q==
X-Received: by 2002:a05:690e:e8d:b0:640:db91:33cd with SMTP id
 956f58d0204a3-644370665cdmr5043045d50.62.1764860743059; 
 Thu, 04 Dec 2025 07:05:43 -0800 (PST)
Received: from ?IPV6:2a01:e0a:fa3:e4b0:95dc:ab11:92db:6f9e?
 ([2a01:e0a:fa3:e4b0:95dc:ab11:92db:6f9e])
 by smtp.gmail.com with ESMTPSA id
 00721157ae682-78c1b779410sm6051797b3.26.2025.12.04.07.05.40
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Thu, 04 Dec 2025 07:05:42 -0800 (PST)
Message-ID: <8b1c2587-dd5c-481f-9509-a60b853208d2@redhat.com>
Date: Thu, 4 Dec 2025 16:05:38 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [RFC v3 19/21] hw/arm/smmuv3: Use iommu_index to represent the
 security context
Content-Language: en-US
To: Tao Tang <tangtao1634@phytium.com.cn>,
 Pierrick Bouvier <pierrick.bouvier@linaro.org>,
 Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org,
 Chen Baozi <chenbaozi@phytium.com.cn>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 Jean-Philippe Brucker <jean-philippe@linaro.org>,
 Mostafa Saleh <smostafa@google.com>,
 Mathieu Poirier <mathieu.poirier@linaro.org>
References: <20251012150701.4127034-1-tangtao1634@phytium.com.cn>
 <20251012151501.4131026-1-tangtao1634@phytium.com.cn>
 <dbc4d33e-3477-4f39-a745-4fdc0866fc08@linaro.org>
 <5bde6664-c830-44dd-9513-700980a43ade@phytium.com.cn>
 <75d10ffd-eafe-4daa-b763-6e1f3e90c766@linaro.org>
 <b5300243-01c0-4764-b2d1-5ed8ae70e499@phytium.com.cn>
From: Eric Auger <eric.auger@redhat.com>
In-Reply-To: <b5300243-01c0-4764-b2d1-5ed8ae70e499@phytium.com.cn>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=170.10.129.124;
 envelope-from=eric.auger@redhat.com; helo=us-smtp-delivery-124.mimecast.com
X-Spam_score_int: -7
X-Spam_score: -0.8
X-Spam_bar: /
X-Spam_report: (-0.8 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_BL_SPAMCOP_NET=1.347, RCVD_IN_DNSWL_NONE=-0.0001,
 RCVD_IN_MSPIKE_H2=0.001, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, SPF_HELO_PASS=-0.001,
 SPF_PASS=-0.001 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-To: eric.auger@redhat.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 10/20/25 10:44 AM, Tao Tang wrote:
> Hi Pierrick,
>
> On 2025/10/16 15:04, Pierrick Bouvier wrote:
>> On 10/15/25 11:37 PM, Tao Tang wrote:
>>> Hi Pierrick:
>>>
>>> On 2025/10/15 08:02, Pierrick Bouvier wrote:
>>>> Hi Tao,
>>>>
>>>> On 10/12/25 8:15 AM, Tao Tang wrote:
>>>>> The Arm SMMUv3 architecture uses a SEC_SID (Secure StreamID) to
>>>>> select
>>>>> the programming interface. To support future extensions like RME,
>>>>> which
>>>>> defines four security states (Non-secure, Secure, Realm, and
>>>>> Root), the
>>>>> QEMU model must cleanly separate these contexts for all operations.
>>>>>
>>>>> This commit leverages the generic iommu_index to represent this
>>>>> security context. The core IOMMU layer now uses the SMMU's
>>>>> .attrs_to_index
>>>>> callback to map a transaction's ARMSecuritySpace attribute to the
>>>>> corresponding iommu_index.
>>>>>
>>>>> This index is then passed down to smmuv3_translate and used
>>>>> throughout
>>>>> the model to select the correct register bank and processing
>>>>> logic. This
>>>>> makes the iommu_index the clear QEMU equivalent of the architectural
>>>>> SEC_SID, cleanly separating the contexts for all subsequent lookups.
>>>>>
>>>>> Signed-off-by: Tao Tang <tangtao1634@phytium.com.cn>
>>>>> ---
>>>>>    hw/arm/smmuv3.c | 36 +++++++++++++++++++++++++++++++++++-
>>>>>    1 file changed, 35 insertions(+), 1 deletion(-)
>>>>>
>>>>> diff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c
>>>>> index c9c742c80b..b44859540f 100644
>>>>> --- a/hw/arm/smmuv3.c
>>>>> +++ b/hw/arm/smmuv3.c
>>>>> @@ -1080,6 +1080,38 @@ static void smmuv3_fixup_event(SMMUEventInfo
>>>>> *event, hwaddr iova)
>>>>>        }
>>>>>    }
>>>>>    +static SMMUSecSID smmuv3_attrs_to_sec_sid(MemTxAttrs attrs)
>>>>> +{
>>>>> +    switch (attrs.space) {
>>>>> +    case ARMSS_Secure:
>>>>> +        return SMMU_SEC_SID_S;
>>>>> +    case ARMSS_NonSecure:
>>>>> +    default:
>>>>> +        return SMMU_SEC_SID_NS;
>>>>> +    }
>>>>> +}
>>>>> +
>>>>> +/*
>>>>> + * ARM IOMMU index mapping (implements SEC_SID from ARM SMMU):
>>>>> + * iommu_idx = 0: Non-secure transactions
>>>>> + * iommu_idx = 1: Secure transactions
>>>>> + *
>>>>> + * The iommu_idx parameter effectively implements the SEC_SID
>>>>> + * (Security Stream ID) attribute from the ARM SMMU architecture
>>>>> specification,
>>>>> + * which allows the SMMU to differentiate between different security
>>>>> state
>>>>> + * transactions at the hardware level.
>>>>> + */
>>>>> +static int smmuv3_attrs_to_index(IOMMUMemoryRegion *iommu,
>>>>> MemTxAttrs attrs)
>>>>> +{
>>>>> +    return (int)smmuv3_attrs_to_sec_sid(attrs);
>>>>> +}
>>>>> +
>>>>> +static int smmuv3_num_indexes(IOMMUMemoryRegion *iommu)
>>>>> +{
>>>>> +    /* Support 2 IOMMU indexes for now: NS/S */
>>>>> +    return SMMU_SEC_SID_NUM;
>>>>> +}
>>>>> +
>>>>>    /* Entry point to SMMU, does everything. */
>>>>>    static IOMMUTLBEntry smmuv3_translate(IOMMUMemoryRegion *mr,
>>>>> hwaddr
>>>>> addr,
>>>>>                                          IOMMUAccessFlags flag, int
>>>>> iommu_idx)
>>>>> @@ -1087,7 +1119,7 @@ static IOMMUTLBEntry
>>>>> smmuv3_translate(IOMMUMemoryRegion *mr, hwaddr addr,
>>>>>        SMMUDevice *sdev = container_of(mr, SMMUDevice, iommu);
>>>>>        SMMUv3State *s = sdev->smmu;
>>>>>        uint32_t sid = smmu_get_sid(sdev);
>>>>> -    SMMUSecSID sec_sid = SMMU_SEC_SID_NS;
>>>>> +    SMMUSecSID sec_sid = iommu_idx;
>>>>>        SMMUv3RegBank *bank = smmuv3_bank(s, sec_sid);
>>>>>        SMMUEventInfo event = {.type = SMMU_EVT_NONE,
>>>>>                               .sid = sid,
>>>>> @@ -2540,6 +2572,8 @@ static void
>>>>> smmuv3_iommu_memory_region_class_init(ObjectClass *klass,
>>>>>          imrc->translate = smmuv3_translate;
>>>>>        imrc->notify_flag_changed = smmuv3_notify_flag_changed;
>>>>> +    imrc->attrs_to_index = smmuv3_attrs_to_index;
>>>>> +    imrc->num_indexes = smmuv3_num_indexes;
>>>>>    }
>>>>>      static const TypeInfo smmuv3_type_info = {
>>>>
>>>> I noticed that this commit breaks boot of a simple Linux kernel. It
>>>> was already the case with v2, and it seems there is a deeper issue.
>>>>
>>>> Virtio drive initialization hangs up with:
>>>> [    9.421906] virtio_blk virtio2: [vda] 20971520 512-byte logical
>>>> blocks (10.7 GB/10.0 GiB)
>>>> smmuv3_translate_disable smmuv3-iommu-memory-region-24-3 sid=0x18
>>>> bypass (smmu disabled) iova:0xfffff040 is_write=1
>>>>
>>>> You can reproduce that with any kernel/rootfs, but if you want a
>>>> simple recipe (you need podman and qemu-user-static):
>>>> $ git clone https://github.com/pbo-linaro/qemu-linux-stack
>>>> $ cd qemu-linux-stack
>>>> $ ./build_kernel.sh
>>>> $ ./build_rootfs.sh
>>>> $ /path/to/qemu-system-aarch64 \
>>>> -nographic -M virt,iommu=smmuv3 -cpu max -kernel out/Image.gz \
>>>> -append "root=/dev/vda rw" out/host.ext4 -trace 'smmuv3*'
>>>>
>>>> Looking more closely,
>>>> we reach SMMU_TRANS_DISABLE, because iommu_idx associated is 1.
>>>> This values comes from smmuv3_attrs_to_sec_sid, by reading
>>>> attrs.space, which is ArmSS_Secure.
>>>>
>>>> The problem is that it's impossible to have anything Secure given that
>>>> all the code above runs in NonSecure world.
>>>> After investigation, the original value read from attrs.space has not
>>>> been set anywhere, and is just the default zero-initialized value
>>>> coming from pci_msi_trigger. It happens that it defaults to SEC_SID_S,
>>>> which probably matches your use case with hafnium, but it's an happy
>>>> accident.
>>>>
>>>> Looking at the SMMU spec, I understand that SEC_SID is configured for
>>>> each stream, and can change dynamically.
>>>> On the opposite, a StreamID is fixed and derived from PCI bus and slot
>>>> for a given device.
>>>>
>>>> Thus, I think we are missing some logic here.
>>>> I'm still trying to understand where the SEC_SID should come from
>>>> initially.
>>>> "The association between a device and the Security state of the
>>>> programming interface is a system-defined property."
>>>> Does it mean we should be able to set a QEMU property for any device?
>>>>
>>>> Does anyone familiar with this has some idea?
>>>>
>>>> As well, we should check the SEC_SID found based on
>>>> SMMU_S_IDR1.SECURE_IMPL.
>>>> 3.10.1 StreamID Security state (SEC_SID)
>>>> If SMMU_S_IDR1.SECURE_IMPL == 0, then incoming transactions have a
>>>> StreamID, and either:
>>>> • A SEC_SID identifier with a value of 0.
>>>> • No SEC_SID identifer, and SEC_SID is implicitly treated as 0.
>>>> If SMMU_S_IDR1.SECURE_IMPL == 1, incoming transactions have a
>>>> StreamID, and a SEC_SID identifier.
>>>>
>>>> Regards,
>>>> Pierrick
>>>
>>> Thank you very much for your detailed review and in-depth analysis, and
>>> for pointing out this critical issue that breaks the Linux boot.
>>>
>>>
>>> To be transparent, my initial approach was indeed tailored to my
>>> specific test case, where I was effectively hardcoding the device's
>>> StreamID to represent it's a so-called Secure device in my self
>>> testing.
>>> This clearly isn't a general solution.
>>>
>>
>> It's definitely not a bad approach, and it's a good way to exercise
>> the secure path. It would have been caught by some of QEMU functional
>> tests anyway, so it's not a big deal.
>>
>> A solution would be to define the secure attribute as a property of
>> the PCI device, and query that to identify sec_sid accordingly.
>> As you'll see in 3.10.1 StreamID Security state (SEC_SID), "Whether a
>> stream is under Secure control or not is a different property to the
>> target PA space of a transaction.", so we definitely should *not* do
>> any funky stuff depending on which address is accessed.
>
>
> Thank you for the encouraging and very constructive feedback.
>
>
> Your proposed solution—to define the security attribute as a property
> on the PCIDevice—is the perfect way forward to resolve Secure device
> issue. Perhaps we can implement this functionality in V4 as shown in
> the following code snippet?
>
> 1)  define sec_sid in include/hw/pci/pci_device.h:
>
> struct PCIDevice {
>     DeviceState qdev;
> ......
>     /* Add SEC_SID property for SMMU security context */
>     uint8_t sec_sid;  /* 0 = Non-secure, 1 = Secure*/
> ......
>
> }
>
>
> 2) then add sec-sid field in the Property of PCI in hw/pci/pci.c:
>
> static const Property pci_props[] = {
> ......
>     /* SEC_SID property: 0=NS, 1=S */
>     DEFINE_PROP_UINT8("sec-sid", PCIDevice, sec_sid, 0),
>
> ......
>
> }; 
As this impacts the PCIe subsystem, I would encourage to submit that
change in a separate pre-requisite series. This needs to be reviewed by
Michael and other PCIe specialists.

Thanks

Eric
>
>
> 3) get sec-sid in smmu_find_add_as(hw/arm/smmu-common.c):
>
> static AddressSpace *smmu_find_add_as(PCIBus *bus, void *opaque, int
> devfn)
> {
>     SMMUState *s = opaque;
>     SMMUPciBus *sbus = g_hash_table_lookup(s->smmu_pcibus_by_busptr,
> bus);
>     SMMUDevice *sdev;
>     static unsigned int index;
>     ......
>     sdev = sbus->pbdev[devfn];
>     if (!sdev) {
>
>         PCIDevice *pcidev;
>         pcidev = pci_find_device(bus, pci_bus_num(bus), devfn);
>         if (pcidev) {
>             /* Get sec_sid which is originally from QEMU options.
>              * For example:
>              * qemu-system-aarch64 \
>              * -drive if=none,file=/nvme.img,format=raw,id=nvme0 \
>              * -device nvme,drive=nvme0,serial=deadbeef,sec-sid=1
>              *
>              * This NVMe device will have sec_sid = 1.
>             */
>             sdev->sec_sid = pcidev->sec_sid;
>         } else {
>             /* Default to Non-secure if device not found */
>             sdev->sec_sid = 0;
>         }
>
> ......
>
> }
>
> The SEC_SID of device will be passed from QEMU options to PCIDevice
> and then SMMUDevice. This would allow the SMMU model to perform the
> necessary checks against both the security context of the DMA access
> and the SMMU_S_IDR1.SECURE_IMPL capability bit.
>
>
> Is this a reasonable implementation approach? I would greatly
> appreciate any feedback.
>
>
>>
>> By curiosity, which kind of secure device are you using? Is it one of
>> the device available upstream, or a specific one you have in your fork?
>
>
> I just use IGB NIC for test with Hafnium + OP-TEE software stack.
>
>
>>
>>>
>>> You've raised a crucial architectural point that I hadn't fully
>>> considered: how a standard "Normal World" PCIe device should be
>>> properly
>>> associated with the "Secure World". To be honest, I didn't have a clear
>>> answer for this, so your feedback is a perfect opportunity for me to
>>> dig
>>> in and understand this area correctly.
>>>
>> It took time for us to reach that question also.
>> Our current understanding is that SEC_SID == Realm is identified by
>> bits on pci side (part of TDISP protocol), and that secure devices
>> are indeed hardcoded somewhere.
>>
>> We asked this question to some Arm folks working on this area, to
>> confirm Secure devices are supposed to be defined this way.
>
>
> Thank you also for sharing the invaluable context from your team's
> internal discussions and your outreach to the Arm experts. This
> clarification directly inspired my new proposal as described above.
>
>
> I will proceed with this plan for the v4 patch set. Thanks again for
> your mentorship and for helping to clarify the correct path forward.
>
> Best regards,
>
> Tao
>


