Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 26 15:04:58 2025
| Host         : mike-NH5xAx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stop_watch_timing_summary_routed.rpt -pb stop_watch_timing_summary_routed.pb -rpx stop_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (8)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 7 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.120        0.000                      0                  103        0.164        0.000                      0                  103        3.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.120        0.000                      0                  103        0.164        0.000                      0                  103        3.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.732ns (23.010%)  route 2.449ns (76.990%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.815     8.590    U1/count1[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  U1/count1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562    12.954    U1/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  U1/count1_reg[16]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y58         FDRE (Setup_fdre_C_R)       -0.637    12.710    U1/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.732ns (24.057%)  route 2.311ns (75.943%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     8.452    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562    12.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[12]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.637    12.710    U1/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.732ns (24.057%)  route 2.311ns (75.943%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     8.452    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562    12.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[13]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.637    12.710    U1/count1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.732ns (24.057%)  route 2.311ns (75.943%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     8.452    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562    12.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[14]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.637    12.710    U1/count1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.732ns (24.057%)  route 2.311ns (75.943%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     8.452    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562    12.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[15]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.347    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.637    12.710    U1/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.732ns (24.961%)  route 2.201ns (75.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.567     8.341    U1/count1[0]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.563    12.955    U1/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[4]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.637    12.711    U1/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.732ns (24.961%)  route 2.201ns (75.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.567     8.341    U1/count1[0]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.563    12.955    U1/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.637    12.711    U1/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.732ns (24.961%)  route 2.201ns (75.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.567     8.341    U1/count1[0]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.563    12.955    U1/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.637    12.711    U1/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.732ns (24.961%)  route 2.201ns (75.039%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.567     8.341    U1/count1[0]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.563    12.955    U1/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  U1/count1_reg[7]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.637    12.711    U1/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 U1/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.732ns (25.290%)  route 2.162ns (74.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.740     5.409    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  U1/count1_reg[11]/Q
                         net (fo=2, routed)           0.820     6.685    U1/count1_reg[11]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.809 f  U1/count2[9]_i_5/O
                         net (fo=3, routed)           0.814     7.623    U1/count2[9]_i_5_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I1_O)        0.152     7.775 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.529     8.303    U1/count1[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.563    12.955    U1/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  U1/count1_reg[10]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.637    12.736    U1/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  4.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U2/lap_init_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U2/p_lap_init.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.289%)  route 0.082ns (36.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U2/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  U2/lap_init_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U2/lap_init_sync2_reg/Q
                         net (fo=3, routed)           0.082     1.724    U2/lap_init_sync2
    SLICE_X40Y52         FDRE                                         r  U2/p_lap_init.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U2/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  U2/p_lap_init.shift_reg_reg[0]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.046     1.560    U2/p_lap_init.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U1/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.615%)  route 0.097ns (34.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.500    U1/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  U1/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U1/count2_reg[4]/Q
                         net (fo=5, routed)           0.097     1.739    U1/count2[4]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  U1/count2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    U1/count2_1[5]
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[5]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092     1.605    U1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U1/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.928%)  route 0.100ns (35.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.500    U1/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  U1/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U1/count2_reg[4]/Q
                         net (fo=5, routed)           0.100     1.742    U1/count2[4]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  U1/count2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.787    U1/count2_1[6]
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[6]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092     1.605    U1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U2/lap_init_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U3/init_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.134%)  route 0.140ns (42.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U2/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  U2/lap_init_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U2/lap_init_d1_reg/Q
                         net (fo=5, routed)           0.140     1.782    U2/lap_init_d1_reg_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  U2/init_i_1/O
                         net (fo=1, routed)           0.000     1.827    U3/init_reg_0
    SLICE_X42Y52         FDSE                                         r  U3/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U3/CLK
    SLICE_X42Y52         FDSE                                         r  U3/init_reg/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y52         FDSE (Hold_fdse_C_D)         0.121     1.638    U3/init_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U3/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U3/run_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U3/CLK
    SLICE_X42Y52         FDRE                                         r  U3/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U3/FSM_sequential_current_state_reg[0]/Q
                         net (fo=5, routed)           0.116     1.782    U3/current_state[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.048     1.830 r  U3/run_i_1/O
                         net (fo=1, routed)           0.000     1.830    U3/run_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  U3/run_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U3/CLK
    SLICE_X43Y52         FDRE                                         r  U3/run_reg/C
                         clock pessimism             -0.504     1.514    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.107     1.621    U3/run_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U2/lap_init_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U3/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U2/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  U2/lap_init_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  U2/lap_init_d2_reg/Q
                         net (fo=3, routed)           0.087     1.736    U2/lap_init_d2
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.098     1.834 r  U2/FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.834    U3/FSM_sequential_current_state_reg[1]_0
    SLICE_X42Y52         FDRE                                         r  U3/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U3/CLK
    SLICE_X42Y52         FDRE                                         r  U3/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     1.622    U3/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U2/lap_init_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U3/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U2/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  U2/lap_init_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  U2/lap_init_d2_reg/Q
                         net (fo=3, routed)           0.089     1.738    U2/lap_init_d2
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.098     1.836 r  U2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U3/FSM_sequential_current_state_reg[0]_1
    SLICE_X42Y52         FDRE                                         r  U3/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U3/CLK
    SLICE_X42Y52         FDRE                                         r  U3/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     1.621    U3/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U3/lap_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U3/CLK
    SLICE_X42Y52         FDRE                                         r  U3/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U3/FSM_sequential_current_state_reg[0]/Q
                         net (fo=5, routed)           0.116     1.782    U3/current_state[0]
    SLICE_X43Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.827 r  U3/lap_inv_i_1/O
                         net (fo=1, routed)           0.000     1.827    U3/lap_inv_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  U3/lap_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U3/CLK
    SLICE_X43Y52         FDRE                                         r  U3/lap_reg_inv/C
                         clock pessimism             -0.504     1.514    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.091     1.605    U3/lap_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U2/p_lap_init.shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U2/p_lap_init.shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.326%)  route 0.134ns (48.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U2/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  U2/p_lap_init.shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  U2/p_lap_init.shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.134     1.776    U2/p_lap_init.shift_reg_reg_n_0_[2]
    SLICE_X40Y52         FDRE                                         r  U2/p_lap_init.shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U2/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  U2/p_lap_init.shift_reg_reg[3]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.047     1.548    U2/p_lap_init.shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U2/p_start_stop.shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U2/p_start_stop.shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.518%)  route 0.125ns (49.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U2/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  U2/p_start_stop.shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  U2/p_start_stop.shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     1.755    U2/shift_reg[2]
    SLICE_X40Y52         FDRE                                         r  U2/p_start_stop.shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U2/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  U2/p_start_stop.shift_reg_reg[3]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.025     1.526    U2/p_start_stop.shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54    U1/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    U1/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    U1/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    U1/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    U1/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    U1/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    U1/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    U1/count1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y54    U1/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    U1/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    U1/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    U1/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    U1/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    U1/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    U1/count1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/lapdisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 4.425ns (51.907%)  route 4.099ns (48.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  U4/lapdisplay_reg[3]/Q
                         net (fo=7, routed)           0.826     6.754    U4/lapdisplay[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.152     6.906 r  U4/sec_digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.273    10.179    sec_digit_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.755    13.934 r  sec_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.934    sec_digit[6]
    V17                                                               r  sec_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.480ns (57.438%)  route 3.320ns (42.562%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  U4/lapdisplay_reg[3]/Q
                         net (fo=7, routed)           0.834     6.762    U4/lapdisplay[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.146     6.908 r  U4/sec_digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.486     9.394    sec_digit_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.816    13.209 r  sec_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.209    sec_digit[5]
    U15                                                               r  sec_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.516ns (58.811%)  route 3.163ns (41.189%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  U4/lapdisplay_reg[1]/Q
                         net (fo=7, routed)           0.894     6.822    U4/lapdisplay[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.153     6.975 r  U4/sec_digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.269     9.243    sec_digit_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.845    13.088 r  sec_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.088    sec_digit[0]
    W14                                                               r  sec_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.258ns (55.763%)  route 3.378ns (44.237%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  U4/lapdisplay_reg[1]/Q
                         net (fo=7, routed)           0.894     6.822    U4/lapdisplay[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.946 r  U4/sec_digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.484     9.429    sec_digit_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    13.045 r  sec_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.045    sec_digit[4]
    U14                                                               r  sec_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.282ns (57.979%)  route 3.104ns (42.021%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  U4/lapdisplay_reg[3]/Q
                         net (fo=7, routed)           0.834     6.762    U4/lapdisplay[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.886 r  U4/sec_digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.269     9.155    sec_digit_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    12.795 r  sec_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.795    sec_digit[1]
    Y14                                                               r  sec_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.239ns (60.457%)  route 2.772ns (39.543%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 f  U4/lapdisplay_reg[1]/Q
                         net (fo=7, routed)           0.913     6.841    U4/lapdisplay[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.124     6.965 r  U4/sec_digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.824    sec_digit_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    12.421 r  sec_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.421    sec_digit[2]
    T12                                                               r  sec_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 4.248ns (62.416%)  route 2.558ns (37.584%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  U4/lapdisplay_reg[3]/Q
                         net (fo=7, routed)           0.826     6.754    U4/lapdisplay[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.878 r  U4/sec_digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.732     8.610    sec_digit_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.606    12.216 r  sec_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.216    sec_digit[3]
    U12                                                               r  sec_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/lapdisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.506ns (72.823%)  route 0.562ns (27.177%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U4/lapdisplay_reg[2]/Q
                         net (fo=7, routed)           0.146     1.812    U4/lapdisplay[2]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.857 r  U4/sec_digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.272    sec_digit_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     3.569 r  sec_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.569    sec_digit[2]
    T12                                                               r  sec_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.515ns (73.242%)  route 0.553ns (26.758%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U4/lapdisplay_reg[1]/Q
                         net (fo=7, routed)           0.186     1.851    U4/lapdisplay[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.896 r  U4/sec_digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.368     2.264    sec_digit_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.306     3.570 r  sec_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.570    sec_digit[3]
    U12                                                               r  sec_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.549ns (66.761%)  route 0.771ns (33.239%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U4/lapdisplay_reg[1]/Q
                         net (fo=7, routed)           0.182     1.847    U4/lapdisplay[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  U4/sec_digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.481    sec_digit_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     3.821 r  sec_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.821    sec_digit[1]
    Y14                                                               r  sec_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.525ns (62.845%)  route 0.901ns (37.155%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U4/lapdisplay_reg[3]/Q
                         net (fo=7, routed)           0.222     1.887    U4/lapdisplay[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.932 r  U4/sec_digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.680     2.612    sec_digit_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.928 r  sec_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.928    sec_digit[4]
    U14                                                               r  sec_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.618ns (66.692%)  route 0.808ns (33.308%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  U4/lapdisplay_reg[3]/Q
                         net (fo=7, routed)           0.222     1.887    U4/lapdisplay[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.049     1.936 r  U4/sec_digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.523    sec_digit_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.405     3.928 r  sec_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    sec_digit[0]
    W14                                                               r  sec_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.585ns (64.540%)  route 0.871ns (35.460%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  U4/lapdisplay_reg[0]/Q
                         net (fo=7, routed)           0.186     1.852    U4/lapdisplay[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.043     1.895 r  U4/sec_digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.579    sec_digit_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.378     3.957 r  sec_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.957    sec_digit[5]
    U15                                                               r  sec_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/lapdisplay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sec_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.511ns (55.323%)  route 1.221ns (44.676%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U4/CLK
    SLICE_X42Y51         FDRE                                         r  U4/lapdisplay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  U4/lapdisplay_reg[0]/Q
                         net (fo=7, routed)           0.186     1.852    U4/lapdisplay[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.043     1.895 r  U4/sec_digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.034     2.929    sec_digit_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.304     4.233 r  sec_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.233    sec_digit[6]
    V17                                                               r  sec_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 1.647ns (40.556%)  route 2.414ns (59.444%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.119     3.246 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.815     4.061    U1/count1[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  U1/count1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562     4.954    U1/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  U1/count1_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.652ns (41.920%)  route 2.289ns (58.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.251 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.690     3.941    U1/p1khz_reg_0
    SLICE_X40Y51         FDRE                                         r  U1/count2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.564     4.956    U1/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  U1/count2_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.652ns (41.920%)  route 2.289ns (58.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.251 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.690     3.941    U1/p1khz_reg_0
    SLICE_X40Y51         FDRE                                         r  U1/count2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.564     4.956    U1/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  U1/count2_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 1.647ns (41.987%)  route 2.276ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.119     3.246 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     3.923    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562     4.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 1.647ns (41.987%)  route 2.276ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.119     3.246 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     3.923    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562     4.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 1.647ns (41.987%)  route 2.276ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.119     3.246 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     3.923    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562     4.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 1.647ns (41.987%)  route 2.276ns (58.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.119     3.246 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.677     3.923    U1/count1[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.562     4.954    U1/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  U1/count1_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U2/lap_init_d2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.919ns  (logic 1.652ns (42.159%)  route 2.267ns (57.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.251 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.668     3.919    U2/reset_n
    SLICE_X42Y52         FDRE                                         r  U2/lap_init_d2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.564     4.956    U2/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  U2/lap_init_d2_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U2/start_stop_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.919ns  (logic 1.652ns (42.159%)  route 2.267ns (57.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.251 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.668     3.919    U2/reset_n
    SLICE_X42Y52         FDRE                                         r  U2/start_stop_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.564     4.956    U2/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  U2/start_stop_d1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U2/start_stop_d2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.919ns  (logic 1.652ns (42.159%)  route 2.267ns (57.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.599     3.127    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.251 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.668     3.919    U2/reset_n
    SLICE_X42Y52         FDRE                                         r  U2/start_stop_d2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.564     4.956    U2/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  U2/start_stop_d2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_stop
                            (input port)
  Destination:            U2/start_stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.257ns (27.994%)  route 0.660ns (72.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  start_stop (IN)
                         net (fo=0)                   0.000     0.000    start_stop
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  start_stop_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.917    U2/start_stop_IBUF
    SLICE_X42Y54         FDRE                                         r  U2/start_stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U2/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  U2/start_stop_sync1_reg/C

Slack:                    inf
  Source:                 lap_init
                            (input port)
  Destination:            U2/lap_init_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.222ns (21.539%)  route 0.807ns (78.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  lap_init (IN)
                         net (fo=0)                   0.000     0.000    lap_init
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  lap_init_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.029    U2/lap_init_IBUF
    SLICE_X41Y52         FDRE                                         r  U2/lap_init_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.018    U2/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  U2/lap_init_sync1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U2/start_stop_sync1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.341ns (30.383%)  route 0.780ns (69.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.141     1.121    U2/reset_n
    SLICE_X42Y54         FDRE                                         r  U2/start_stop_sync1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U2/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  U2/start_stop_sync1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.341ns (29.892%)  route 0.799ns (70.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.160     1.139    U1/p1khz_reg_0
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.341ns (29.892%)  route 0.799ns (70.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.160     1.139    U1/p1khz_reg_0
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.341ns (29.892%)  route 0.799ns (70.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.160     1.139    U1/p1khz_reg_0
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.341ns (29.892%)  route 0.799ns (70.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.160     1.139    U1/p1khz_reg_0
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.341ns (29.892%)  route 0.799ns (70.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U2/reset_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.980 r  U2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=31, routed)          0.160     1.139    U1/p1khz_reg_0
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  U1/count2_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.345ns (30.159%)  route 0.798ns (69.841%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.049     0.984 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.159     1.142    U1/count1[0]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  U1/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  U1/count1_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            U1/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.345ns (30.159%)  route 0.798ns (69.841%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.639     0.935    U1/reset_n_IBUF
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.049     0.984 r  U1/count1[0]_i_1/O
                         net (fo=17, routed)          0.159     1.142    U1/count1[0]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  U1/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.017    U1/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  U1/count1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/init_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 4.049ns (67.221%)  route 1.975ns (32.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.741     5.410    U3/CLK
    SLICE_X42Y52         FDSE                                         r  U3/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDSE (Prop_fdse_C_Q)         0.518     5.928 r  U3/init_reg/Q
                         net (fo=6, routed)           1.975     7.902    led0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.433 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.433    led0
    M14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/init_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.396ns (75.561%)  route 0.452ns (24.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.501    U3/CLK
    SLICE_X42Y52         FDSE                                         r  U3/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDSE (Prop_fdse_C_Q)         0.164     1.665 r  U3/init_reg/Q
                         net (fo=6, routed)           0.452     2.117    led0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.349 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.349    led0
    M14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





