Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 17:36:17 2023
| Host         : LiweX-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_uart_interface_timing_summary_routed.rpt -pb alu_uart_interface_timing_summary_routed.pb -rpx alu_uart_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_uart_interface
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   4           
TIMING-20  Warning   Non-clocked latch               37          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: uart_instance/fifo_rx_unit/empty_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.953        0.000                      0                  160        0.037        0.000                      0                  160        3.750        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.953        0.000                      0                  160        0.037        0.000                      0                  160        3.750        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[3]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[4]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[5]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.391ns (29.178%)  route 3.376ns (70.822%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.492    10.092    uart_instance/uart_tx_unit/b_next_0
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.604    15.027    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[6]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.045    uart_instance/uart_tx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_tx_unit/b_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.391ns (29.236%)  route 3.367ns (70.764%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          1.008     8.729    uart_instance/uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332     9.061 f  uart_instance/uart_tx_unit/b_reg[7]_i_3/O
                         net (fo=1, routed)           0.416     9.476    uart_instance/uart_tx_unit/b_reg[7]_i_3_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  uart_instance/uart_tx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.482    10.083    uart_instance/uart_tx_unit/b_next_0
    SLICE_X4Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.602    15.025    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  uart_instance/uart_tx_unit/b_reg_reg[7]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y57          FDRE (Setup_fdre_C_CE)      -0.205    15.060    uart_instance/uart_tx_unit/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_rx_unit/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.386ns (30.969%)  route 3.089ns (69.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          0.540     8.261    uart_instance/uart_rx_unit/FSM_sequential_state_reg_reg[0]_3
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.332     8.593 f  uart_instance/uart_rx_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.473     9.066    uart_instance/uart_rx_unit/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.119     9.185 r  uart_instance/uart_rx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.615     9.800    uart_instance/uart_rx_unit/b_next
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601    15.024    uart_instance/uart_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.413    14.834    uart_instance/uart_rx_unit/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/uart_rx_unit/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.386ns (30.969%)  route 3.089ns (69.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.722     5.325    uart_instance/baud_gen_unit/i_clock_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  uart_instance/baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  uart_instance/baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.855     6.636    uart_instance/baud_gen_unit/r_reg[7]
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.152     6.788 f  uart_instance/baud_gen_unit/r_reg[5]_i_2/O
                         net (fo=4, routed)           0.605     7.394    uart_instance/baud_gen_unit/r_reg[5]_i_2_n_0
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.327     7.721 f  uart_instance/baud_gen_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=13, routed)          0.540     8.261    uart_instance/uart_rx_unit/FSM_sequential_state_reg_reg[0]_3
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.332     8.593 f  uart_instance/uart_rx_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=6, routed)           0.473     9.066    uart_instance/uart_rx_unit/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.119     9.185 r  uart_instance/uart_rx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.615     9.800    uart_instance/uart_rx_unit/b_next
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601    15.024    uart_instance/uart_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y62          FDRE (Setup_fdre_C_CE)      -0.413    14.834    uart_instance/uart_rx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_instance/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    uart_instance/uart_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uart_instance/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.717    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/DIA0
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.873     2.038    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y62          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.680    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.763%)  route 0.277ns (66.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.277     1.940    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/A0
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.763%)  route 0.277ns (66.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.277     1.940    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/A0
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.763%)  route 0.277ns (66.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.277     1.940    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/A0
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.763%)  route 0.277ns (66.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.277     1.940    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/A0
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y57          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y57          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    uart_instance/fifo_tx_unit/array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_instance/uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    uart_instance/uart_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  uart_instance/uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.723    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/DIC0
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.873     2.038    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y62          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.623    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_instance/uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    uart_instance/uart_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  uart_instance/uart_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  uart_instance/uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.782    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/DIB1
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.873     2.038    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y62          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.657    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.546%)  route 0.278ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.278     1.928    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.546%)  route 0.278ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.278     1.928    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.546%)  route 0.278ns (68.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.603     1.522    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.278     1.928    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y58          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y62     FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y62     FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y62     FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y59     uart_instance/baud_gen_unit/r_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y59     uart_instance/baud_gen_unit/r_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y59     uart_instance/baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y59     uart_instance/baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y59     uart_instance/baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y59     uart_instance/baud_gen_unit/r_reg_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y62     uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_b_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.760ns  (logic 5.618ns (57.563%)  route 4.142ns (42.437%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          LDCE                         0.000     0.000 r  value_b_reg[4]/G
    SLICE_X6Y60          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  value_b_reg[4]/Q
                         net (fo=4, routed)           0.962     1.587    value_b[4]
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.124     1.711 r  tx_data_reg[7]_i_9/O
                         net (fo=1, routed)           0.000     1.711    alu_instance/S[0]
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.243 r  alu_instance/tx_data_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.243    alu_instance/tx_data_reg[7]_i_5_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.514 r  alu_instance/carry_OBUF_inst_i_3/CO[0]
                         net (fo=2, routed)           1.143     3.656    alu_instance/data0[8]
    SLICE_X7Y63          LUT6 (Prop_lut6_I3_O)        0.373     4.029 f  alu_instance/carry_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     4.183    alu_instance/carry_OBUF_inst_i_2_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  alu_instance/carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.884     6.191    carry_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.760 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.760    carry
    V11                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 4.380ns (55.462%)  route 3.517ns (44.538%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  tx_data_reg[2]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[2]/Q
                         net (fo=2, routed)           3.517     4.344    result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.897 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.897    result[2]
    J13                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.775ns  (logic 4.281ns (55.069%)  route 3.493ns (44.931%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          LDCE                         0.000     0.000 r  tx_data_reg[0]/G
    SLICE_X7Y63          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  tx_data_reg[0]/Q
                         net (fo=2, routed)           3.493     4.254    result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.775 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.775    result[0]
    H17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 4.378ns (59.850%)  route 2.937ns (40.150%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  tx_data_reg[3]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[3]/Q
                         net (fo=2, routed)           2.937     3.764    result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.314 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.314    result[3]
    N14                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.362ns (61.184%)  route 2.768ns (38.816%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  tx_data_reg[1]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[1]/Q
                         net (fo=2, routed)           2.768     3.595    result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.130 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.130    result[1]
    K15                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.379ns (62.392%)  route 2.639ns (37.608%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  tx_data_reg[4]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[4]/Q
                         net (fo=2, routed)           2.639     3.466    result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.018 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.018    result[4]
    R18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.379ns (65.545%)  route 2.302ns (34.455%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  tx_data_reg[5]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[5]/Q
                         net (fo=2, routed)           2.302     3.129    result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.681 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.681    result[5]
    V17                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 4.382ns (69.983%)  route 1.880ns (30.017%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  tx_data_reg[7]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[7]/Q
                         net (fo=3, routed)           1.880     2.707    result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.262 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.262    result[7]
    U16                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 4.382ns (70.131%)  route 1.866ns (29.869%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          LDCE                         0.000     0.000 r  tx_data_reg[6]/G
    SLICE_X6Y62          LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  tx_data_reg[6]/Q
                         net (fo=3, routed)           1.866     2.693    result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.248 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.248    result[6]
    U17                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.140ns  (logic 1.133ns (22.043%)  route 4.007ns (77.957%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          LDCE                         0.000     0.000 r  opcode_reg[2]/G
    SLICE_X7Y63          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  opcode_reg[2]/Q
                         net (fo=20, routed)          1.391     2.152    opcode[2]
    SLICE_X7Y60          LUT2 (Prop_lut2_I0_O)        0.124     2.276 r  tx_data_reg[6]_i_6/O
                         net (fo=7, routed)           1.016     3.292    alu_instance/tx_data_reg[6]_i_1_1
    SLICE_X7Y60          LUT6 (Prop_lut6_I3_O)        0.124     3.416 r  alu_instance/tx_data_reg[2]_i_3/O
                         net (fo=1, routed)           1.269     4.685    alu_instance/tx_data_reg[2]_i_3_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.124     4.809 r  alu_instance/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     5.140    alu_out[2]
    SLICE_X6Y59          LDCE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.285ns (55.062%)  route 0.233ns (44.938%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  opcode_reg[3]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  opcode_reg[3]/Q
                         net (fo=10, routed)          0.233     0.473    alu_instance/carry[3]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.045     0.518 r  alu_instance/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.518    alu_out[6]
    SLICE_X6Y62          LDCE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_b_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.248ns (47.725%)  route 0.272ns (52.275%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          LDCE                         0.000     0.000 r  value_b_reg[5]/G
    SLICE_X7Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  value_b_reg[5]/Q
                         net (fo=4, routed)           0.166     0.324    value_b[5]
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  tx_data_reg[5]_i_2/O
                         net (fo=1, routed)           0.050     0.419    alu_instance/tx_data_reg[5]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  alu_instance/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.056     0.520    alu_out[5]
    SLICE_X6Y61          LDCE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.285ns (53.560%)  route 0.247ns (46.440%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  opcode_reg[3]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  opcode_reg[3]/Q
                         net (fo=10, routed)          0.247     0.487    alu_instance/carry[3]
    SLICE_X6Y61          LUT6 (Prop_lut6_I2_O)        0.045     0.532 r  alu_instance/tx_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.532    alu_out[7]
    SLICE_X6Y61          LDCE                                         r  tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.285ns (50.699%)  route 0.277ns (49.301%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  opcode_reg[3]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  opcode_reg[3]/Q
                         net (fo=10, routed)          0.277     0.517    alu_instance/carry[3]
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.562 r  alu_instance/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.562    alu_out[4]
    SLICE_X6Y63          LDCE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_b_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.248ns (34.159%)  route 0.478ns (65.841%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          LDCE                         0.000     0.000 r  value_b_reg[3]/G
    SLICE_X5Y60          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  value_b_reg[3]/Q
                         net (fo=4, routed)           0.228     0.386    alu_instance/result0_inferred__0/i__carry__0_0[3]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.431 r  alu_instance/tx_data_reg[3]_i_3/O
                         net (fo=1, routed)           0.140     0.571    alu_instance/tx_data_reg[3]_i_3_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.045     0.616 r  alu_instance/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.110     0.726    alu_out[3]
    SLICE_X6Y59          LDCE                                         r  tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_a_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.248ns (33.417%)  route 0.494ns (66.583%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          LDCE                         0.000     0.000 r  value_a_reg[0]/G
    SLICE_X5Y61          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  value_a_reg[0]/Q
                         net (fo=6, routed)           0.208     0.366    alu_instance/Q[0]
    SLICE_X6Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  alu_instance/tx_data_reg[0]_i_3/O
                         net (fo=1, routed)           0.109     0.521    alu_instance/tx_data_reg[0]_i_3_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.566 r  alu_instance/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.177     0.742    alu_out[0]
    SLICE_X7Y63          LDCE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_a_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.307ns (41.114%)  route 0.440ns (58.886%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          LDCE                         0.000     0.000 r  value_a_reg[3]/G
    SLICE_X7Y60          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  value_a_reg[3]/Q
                         net (fo=8, routed)           0.276     0.434    value_a[3]
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.042     0.476 r  tx_data_reg[2]_i_4/O
                         net (fo=1, routed)           0.053     0.530    alu_instance/tx_data_reg[2]_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I3_O)        0.107     0.637 r  alu_instance/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     0.747    alu_out[2]
    SLICE_X6Y59          LDCE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_b_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.268ns (32.727%)  route 0.551ns (67.273%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          LDCE                         0.000     0.000 r  value_b_reg[1]/G
    SLICE_X6Y60          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  value_b_reg[1]/Q
                         net (fo=4, routed)           0.164     0.342    alu_instance/result0_inferred__0/i__carry__0_0[1]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.387 r  alu_instance/tx_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.054     0.441    alu_instance/tx_data_reg[1]_i_3_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.045     0.486 r  alu_instance/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.333     0.819    alu_out[1]
    SLICE_X6Y59          LDCE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.496ns (78.186%)  route 0.417ns (21.814%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          LDCE                         0.000     0.000 r  tx_data_reg[6]/G
    SLICE_X6Y62          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  tx_data_reg[6]/Q
                         net (fo=3, routed)           0.417     0.657    result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.913 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.913    result[6]
    U17                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.496ns (78.093%)  route 0.420ns (21.907%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  tx_data_reg[7]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  tx_data_reg[7]/Q
                         net (fo=3, routed)           0.420     0.660    result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.916 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.916    result[7]
    U16                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.159ns  (logic 4.011ns (39.485%)  route 6.148ns (60.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.725     5.328    uart_instance/uart_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y56          FDSE                                         r  uart_instance/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDSE (Prop_fdse_C_Q)         0.456     5.784 r  uart_instance/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           6.148    11.931    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.487 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.487    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 4.026ns (68.820%)  route 1.824ns (31.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.724     5.327    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  uart_instance/fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_instance/fifo_tx_unit/full_reg_reg/Q
                         net (fo=6, routed)           1.824     7.607    full_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.177 r  full_OBUF_inst/O
                         net (fo=0)                   0.000    11.177    full
    V12                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.863ns  (logic 0.580ns (20.262%)  route 2.283ns (79.738%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.206     6.985    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y62          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.109 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/O
                         net (fo=3, routed)           1.076     8.185    rx_data[1]
    SLICE_X6Y60          LDCE                                         r  value_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.779ns  (logic 0.609ns (21.911%)  route 2.170ns (78.089%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.021     6.800    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DPRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.953 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/O
                         net (fo=3, routed)           1.149     8.102    rx_data[7]
    SLICE_X7Y62          LDCE                                         r  value_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.775ns  (logic 0.602ns (21.693%)  route 2.173ns (78.307%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.206     6.985    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y62          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.131 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=3, routed)           0.967     8.098    rx_data[0]
    SLICE_X5Y61          LDCE                                         r  value_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_a_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.775ns  (logic 0.608ns (21.912%)  route 2.167ns (78.088%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.198     6.977    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X2Y62          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.129 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=3, routed)           0.968     8.097    rx_data[2]
    SLICE_X7Y60          LDCE                                         r  value_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 0.602ns (21.918%)  route 2.145ns (78.082%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.206     6.985    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y62          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.131 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=3, routed)           0.938     8.069    rx_data[0]
    SLICE_X6Y60          LDCE                                         r  value_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_a_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.603ns  (logic 0.642ns (24.664%)  route 1.961ns (75.336%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.002     6.843    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRC0
    SLICE_X2Y62          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.967 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.959     7.926    rx_data[5]
    SLICE_X7Y61          LDCE                                         r  value_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.585ns  (logic 0.608ns (23.516%)  route 1.977ns (76.484%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.198     6.977    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X2Y62          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     7.129 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=3, routed)           0.779     7.908    rx_data[2]
    SLICE_X6Y60          LDCE                                         r  value_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_a_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.578ns  (logic 0.609ns (23.623%)  route 1.969ns (76.377%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.720     5.323    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.021     6.800    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DPRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.953 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/O
                         net (fo=3, routed)           0.948     7.901    rx_data[7]
    SLICE_X7Y61          LDCE                                         r  value_a_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_signal_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.193%)  route 0.219ns (60.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDSE                                         r  uart_instance/fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDSE (Prop_fdse_C_Q)         0.141     1.660 f  uart_instance/fifo_rx_unit/empty_reg_reg/Q
                         net (fo=10, routed)          0.219     1.879    rx_empty
    SLICE_X3Y61          LDCE                                         f  wr_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.223%)  route 0.228ns (61.776%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    i_clock_IBUF_BUFG
    SLICE_X4Y62          FDSE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDSE (Prop_fdse_C_Q)         0.141     1.660 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.228     1.888    value_a__0
    SLICE_X4Y61          LDCE                                         r  FSM_onehot_state_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_signal_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDSE                                         r  uart_instance/fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDSE (Prop_fdse_C_Q)         0.141     1.660 f  uart_instance/fifo_rx_unit/empty_reg_reg/Q
                         net (fo=10, routed)          0.233     1.893    rx_empty
    SLICE_X5Y62          LDCE                                         f  rd_signal_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.141ns (28.142%)  route 0.360ns (71.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    i_clock_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FSM_onehot_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.360     2.020    value_b__0
    SLICE_X4Y61          LDCE                                         r  FSM_onehot_state_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opcode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.386ns (75.255%)  route 0.127ns (24.745%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y63          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.905 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/O
                         net (fo=3, routed)           0.127     2.032    rx_data[6]
    SLICE_X2Y61          LDCE                                         r  opcode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.141ns (27.320%)  route 0.375ns (72.680%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    i_clock_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.375     2.035    opcode__0
    SLICE_X4Y61          LDCE                                         r  FSM_onehot_state_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opcode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.390ns (75.140%)  route 0.129ns (24.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.910 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/O
                         net (fo=3, routed)           0.129     2.039    rx_data[4]
    SLICE_X2Y61          LDCE                                         r  opcode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.386ns (68.454%)  route 0.178ns (31.546%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.600     1.519    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y63          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.905 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/O
                         net (fo=3, routed)           0.178     2.083    rx_data[6]
    SLICE_X7Y62          LDCE                                         r  value_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opcode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.388ns (68.862%)  route 0.175ns (31.138%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.908 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.175     2.084    rx_data[3]
    SLICE_X6Y61          LDCE                                         r  opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.388ns (67.903%)  route 0.183ns (32.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.601     1.520    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.908 r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.183     2.092    rx_data[3]
    SLICE_X5Y60          LDCE                                         r  value_b_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMS32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMS32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 1.614ns (20.926%)  route 6.098ns (79.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.637     7.712    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WE
    SLICE_X2Y62          RAMS32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.601     5.024    uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y62          RAMS32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 1.614ns (21.080%)  route 6.042ns (78.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.580     7.655    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X2Y63          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.600     5.023    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y63          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.655ns  (logic 1.614ns (21.080%)  route 6.042ns (78.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=15, routed)          5.461     6.951    uart_instance/uart_rx_unit/rx_IBUF
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.075 r  uart_instance/uart_rx_unit/array_reg_reg_0_3_0_5_i_1__0/O
                         net (fo=12, routed)          0.580     7.655    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/WE
    SLICE_X2Y63          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.600     5.023    uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y63          RAMD32                                       r  uart_instance/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.240ns (58.253%)  route 0.172ns (41.747%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  tx_data_reg[3]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  tx_data_reg[3]/Q
                         net (fo=2, routed)           0.172     0.412    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/DIB1
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 tx_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.240ns (58.074%)  route 0.173ns (41.926%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  tx_data_reg[2]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  tx_data_reg[2]/Q
                         net (fo=2, routed)           0.173     0.413    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/DIB0
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMB/CLK

Slack:                    inf
  Source:                 wr_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.203ns (48.599%)  route 0.215ns (51.401%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          LDCE                         0.000     0.000 r  wr_signal_reg/G
    SLICE_X3Y61          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  wr_signal_reg/Q
                         net (fo=7, routed)           0.215     0.373    uart_instance/fifo_tx_unit/wr_signal
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.045     0.418 r  uart_instance/fifo_tx_unit/w_ptr_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.418    uart_instance/fifo_tx_unit/w_ptr_reg[0]_i_1__0_n_0
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 wr_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.204ns (48.722%)  route 0.215ns (51.278%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          LDCE                         0.000     0.000 r  wr_signal_reg/G
    SLICE_X3Y61          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  wr_signal_reg/Q
                         net (fo=7, routed)           0.215     0.373    uart_instance/fifo_tx_unit/wr_signal
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.046     0.419 r  uart_instance/fifo_tx_unit/w_ptr_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.419    uart_instance/fifo_tx_unit/w_ptr_reg[1]_i_1__0_n_0
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  uart_instance/fifo_tx_unit/w_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.224ns (53.481%)  route 0.195ns (46.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[1]/G
    SLICE_X4Y61          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  FSM_onehot_state_next_reg[1]/Q
                         net (fo=1, routed)           0.195     0.419    FSM_onehot_state_next_reg_n_0_[1]
    SLICE_X4Y62          FDRE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.870     2.035    i_clock_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 rd_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.203ns (47.636%)  route 0.223ns (52.364%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          LDCE                         0.000     0.000 r  rd_signal_reg/G
    SLICE_X5Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rd_signal_reg/Q
                         net (fo=6, routed)           0.223     0.381    uart_instance/fifo_rx_unit/rd_signal
    SLICE_X3Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  uart_instance/fifo_rx_unit/r_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    uart_instance/fifo_rx_unit/r_ptr_reg[1]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.872     2.037    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  uart_instance/fifo_rx_unit/r_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 tx_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.240ns (56.275%)  route 0.186ns (43.725%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          LDCE                         0.000     0.000 r  tx_data_reg[1]/G
    SLICE_X6Y59          LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  tx_data_reg[1]/Q
                         net (fo=2, routed)           0.186     0.426    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/DIA1
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 tx_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.220ns (51.126%)  route 0.210ns (48.874%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          LDCE                         0.000     0.000 r  tx_data_reg[0]/G
    SLICE_X7Y63          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  tx_data_reg[0]/Q
                         net (fo=2, routed)           0.210     0.430    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/DIA0
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.876     2.041    uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y58          RAMD32                                       r  uart_instance/fifo_tx_unit/array_reg_reg_0_3_0_5/RAMA/CLK

Slack:                    inf
  Source:                 FSM_onehot_state_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.224ns (49.485%)  route 0.229ns (50.515%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          LDCE                         0.000     0.000 r  FSM_onehot_state_next_reg[0]/G
    SLICE_X4Y61          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  FSM_onehot_state_next_reg[0]/Q
                         net (fo=1, routed)           0.229     0.453    FSM_onehot_state_next_reg_n_0_[0]
    SLICE_X4Y62          FDSE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.870     2.035    i_clock_IBUF_BUFG
    SLICE_X4Y62          FDSE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rd_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_instance/fifo_rx_unit/w_ptr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.203ns (43.259%)  route 0.266ns (56.741%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          LDCE                         0.000     0.000 r  rd_signal_reg/G
    SLICE_X5Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rd_signal_reg/Q
                         net (fo=6, routed)           0.266     0.424    uart_instance/uart_rx_unit/rd_signal
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.469 r  uart_instance/uart_rx_unit/w_ptr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    uart_instance/fifo_rx_unit/w_ptr_reg_reg[0]_1
    SLICE_X2Y64          FDRE                                         r  uart_instance/fifo_rx_unit/w_ptr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.872     2.037    uart_instance/fifo_rx_unit/i_clock_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  uart_instance/fifo_rx_unit/w_ptr_reg_reg[0]/C





