#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d93a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d81680 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1d4b580 .functor NOT 1, L_0x1dd18f0, C4<0>, C4<0>, C4<0>;
L_0x1dd1770 .functor XOR 8, L_0x1dd13a0, L_0x1dd16d0, C4<00000000>, C4<00000000>;
L_0x1dd1880 .functor XOR 8, L_0x1dd1770, L_0x1dd17e0, C4<00000000>, C4<00000000>;
v0x1dc9e10_0 .net "B3_next_dut", 0 0, L_0x1dceb30;  1 drivers
v0x1dc9ed0_0 .net "B3_next_ref", 0 0, L_0x1dcb4a0;  1 drivers
v0x1dc9f70_0 .net "Count_next_dut", 0 0, L_0x1dcec20;  1 drivers
v0x1dca010_0 .net "Count_next_ref", 0 0, L_0x1dcc6d0;  1 drivers
v0x1dca0b0_0 .net "S1_next_dut", 0 0, L_0x1dce9d0;  1 drivers
v0x1dca1a0_0 .net "S1_next_ref", 0 0, L_0x1dcc250;  1 drivers
v0x1dca270_0 .net "S_next_dut", 0 0, L_0x1dcdf20;  1 drivers
v0x1dca340_0 .net "S_next_ref", 0 0, L_0x1dcc000;  1 drivers
v0x1dca410_0 .net "Wait_next_dut", 0 0, L_0x1dcf260;  1 drivers
v0x1dca4e0_0 .net "Wait_next_ref", 0 0, L_0x1dccc60;  1 drivers
v0x1dca5b0_0 .net *"_ivl_10", 7 0, L_0x1dd17e0;  1 drivers
v0x1dca650_0 .net *"_ivl_12", 7 0, L_0x1dd1880;  1 drivers
v0x1dca6f0_0 .net *"_ivl_2", 7 0, L_0x1dd12b0;  1 drivers
v0x1dca790_0 .net *"_ivl_4", 7 0, L_0x1dd13a0;  1 drivers
v0x1dca830_0 .net *"_ivl_6", 7 0, L_0x1dd16d0;  1 drivers
v0x1dca8d0_0 .net *"_ivl_8", 7 0, L_0x1dd1770;  1 drivers
v0x1dca990_0 .net "ack", 0 0, v0x1dc5280_0;  1 drivers
v0x1dcaa30_0 .var "clk", 0 0;
v0x1dcab00_0 .net "counting_dut", 0 0, L_0x1dd05e0;  1 drivers
v0x1dcabd0_0 .net "counting_ref", 0 0, L_0x1dccf50;  1 drivers
v0x1dcaca0_0 .net "d", 0 0, v0x1dc53e0_0;  1 drivers
v0x1dcad40_0 .net "done_counting", 0 0, v0x1dc5480_0;  1 drivers
v0x1dcade0_0 .net "done_dut", 0 0, L_0x1dd0720;  1 drivers
v0x1dcaeb0_0 .net "done_ref", 0 0, L_0x1dcce60;  1 drivers
v0x1dcaf80_0 .net "shift_ena_dut", 0 0, L_0x1dd1040;  1 drivers
v0x1dcb050_0 .net "shift_ena_ref", 0 0, L_0x1dcd360;  1 drivers
v0x1dcb120_0 .net "state", 9 0, v0x1dc56e0_0;  1 drivers
v0x1dcb1c0_0 .var/2u "stats1", 607 0;
v0x1dcb260_0 .var/2u "strobe", 0 0;
v0x1dcb300_0 .net "tb_match", 0 0, L_0x1dd18f0;  1 drivers
v0x1dcb3d0_0 .net "tb_mismatch", 0 0, L_0x1d4b580;  1 drivers
LS_0x1dd12b0_0_0 .concat [ 1 1 1 1], L_0x1dcd360, L_0x1dccf50, L_0x1dcce60, L_0x1dccc60;
LS_0x1dd12b0_0_4 .concat [ 1 1 1 1], L_0x1dcc6d0, L_0x1dcc250, L_0x1dcc000, L_0x1dcb4a0;
L_0x1dd12b0 .concat [ 4 4 0 0], LS_0x1dd12b0_0_0, LS_0x1dd12b0_0_4;
LS_0x1dd13a0_0_0 .concat [ 1 1 1 1], L_0x1dcd360, L_0x1dccf50, L_0x1dcce60, L_0x1dccc60;
LS_0x1dd13a0_0_4 .concat [ 1 1 1 1], L_0x1dcc6d0, L_0x1dcc250, L_0x1dcc000, L_0x1dcb4a0;
L_0x1dd13a0 .concat [ 4 4 0 0], LS_0x1dd13a0_0_0, LS_0x1dd13a0_0_4;
LS_0x1dd16d0_0_0 .concat [ 1 1 1 1], L_0x1dd1040, L_0x1dd05e0, L_0x1dd0720, L_0x1dcf260;
LS_0x1dd16d0_0_4 .concat [ 1 1 1 1], L_0x1dcec20, L_0x1dce9d0, L_0x1dcdf20, L_0x1dceb30;
L_0x1dd16d0 .concat [ 4 4 0 0], LS_0x1dd16d0_0_0, LS_0x1dd16d0_0_4;
LS_0x1dd17e0_0_0 .concat [ 1 1 1 1], L_0x1dcd360, L_0x1dccf50, L_0x1dcce60, L_0x1dccc60;
LS_0x1dd17e0_0_4 .concat [ 1 1 1 1], L_0x1dcc6d0, L_0x1dcc250, L_0x1dcc000, L_0x1dcb4a0;
L_0x1dd17e0 .concat [ 4 4 0 0], LS_0x1dd17e0_0_0, LS_0x1dd17e0_0_4;
L_0x1dd18f0 .cmp/eeq 8, L_0x1dd12b0, L_0x1dd1880;
S_0x1d8eee0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1d81680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1d5d770 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1d5d7b0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1d5d7f0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1d5d830 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1d5d870 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1d5d8b0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1d5d8f0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1d5d930 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1d5d970 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1d5d9b0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1d64720 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d59da0 .functor AND 1, L_0x1dcb590, L_0x1d64720, C4<1>, C4<1>;
L_0x1d95040 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d950b0 .functor AND 1, L_0x1dcb6f0, L_0x1d95040, C4<1>, C4<1>;
L_0x1dcb890 .functor OR 1, L_0x1d59da0, L_0x1d950b0, C4<0>, C4<0>;
L_0x1dcba70 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcbb20 .functor AND 1, L_0x1dcb9a0, L_0x1dcba70, C4<1>, C4<1>;
L_0x1dcbc30 .functor OR 1, L_0x1dcb890, L_0x1dcbb20, C4<0>, C4<0>;
L_0x1dcbf40 .functor AND 1, L_0x1dcbd90, v0x1dc5280_0, C4<1>, C4<1>;
L_0x1dcc000 .functor OR 1, L_0x1dcbc30, L_0x1dcbf40, C4<0>, C4<0>;
L_0x1dcc250 .functor AND 1, L_0x1dcc170, v0x1dc53e0_0, C4<1>, C4<1>;
L_0x1dcc4a0 .functor NOT 1, v0x1dc5480_0, C4<0>, C4<0>, C4<0>;
L_0x1dcc610 .functor AND 1, L_0x1dcc3b0, L_0x1dcc4a0, C4<1>, C4<1>;
L_0x1dcc6d0 .functor OR 1, L_0x1dcc310, L_0x1dcc610, C4<0>, C4<0>;
L_0x1dcc5a0 .functor AND 1, L_0x1dcc8b0, v0x1dc5480_0, C4<1>, C4<1>;
L_0x1dccaa0 .functor NOT 1, v0x1dc5280_0, C4<0>, C4<0>, C4<0>;
L_0x1dccba0 .functor AND 1, L_0x1dcc9a0, L_0x1dccaa0, C4<1>, C4<1>;
L_0x1dccc60 .functor OR 1, L_0x1dcc5a0, L_0x1dccba0, C4<0>, C4<0>;
v0x1d951b0_0 .net "B3_next", 0 0, L_0x1dcb4a0;  alias, 1 drivers
v0x1d49e40_0 .net "Count_next", 0 0, L_0x1dcc6d0;  alias, 1 drivers
v0x1d49f40_0 .net "S1_next", 0 0, L_0x1dcc250;  alias, 1 drivers
v0x1d4b6d0_0 .net "S_next", 0 0, L_0x1dcc000;  alias, 1 drivers
v0x1d4b770_0 .net "Wait_next", 0 0, L_0x1dccc60;  alias, 1 drivers
v0x1d4ba60_0 .net *"_ivl_10", 0 0, L_0x1d95040;  1 drivers
v0x1d95250_0 .net *"_ivl_12", 0 0, L_0x1d950b0;  1 drivers
v0x1dc3460_0 .net *"_ivl_14", 0 0, L_0x1dcb890;  1 drivers
v0x1dc3540_0 .net *"_ivl_17", 0 0, L_0x1dcb9a0;  1 drivers
v0x1dc3620_0 .net *"_ivl_18", 0 0, L_0x1dcba70;  1 drivers
v0x1dc3700_0 .net *"_ivl_20", 0 0, L_0x1dcbb20;  1 drivers
v0x1dc37e0_0 .net *"_ivl_22", 0 0, L_0x1dcbc30;  1 drivers
v0x1dc38c0_0 .net *"_ivl_25", 0 0, L_0x1dcbd90;  1 drivers
v0x1dc39a0_0 .net *"_ivl_26", 0 0, L_0x1dcbf40;  1 drivers
v0x1dc3a80_0 .net *"_ivl_3", 0 0, L_0x1dcb590;  1 drivers
v0x1dc3b60_0 .net *"_ivl_31", 0 0, L_0x1dcc170;  1 drivers
v0x1dc3c40_0 .net *"_ivl_35", 0 0, L_0x1dcc310;  1 drivers
v0x1dc3d20_0 .net *"_ivl_37", 0 0, L_0x1dcc3b0;  1 drivers
v0x1dc3e00_0 .net *"_ivl_38", 0 0, L_0x1dcc4a0;  1 drivers
v0x1dc3ee0_0 .net *"_ivl_4", 0 0, L_0x1d64720;  1 drivers
v0x1dc3fc0_0 .net *"_ivl_40", 0 0, L_0x1dcc610;  1 drivers
v0x1dc40a0_0 .net *"_ivl_45", 0 0, L_0x1dcc8b0;  1 drivers
v0x1dc4180_0 .net *"_ivl_46", 0 0, L_0x1dcc5a0;  1 drivers
v0x1dc4260_0 .net *"_ivl_49", 0 0, L_0x1dcc9a0;  1 drivers
v0x1dc4340_0 .net *"_ivl_50", 0 0, L_0x1dccaa0;  1 drivers
v0x1dc4420_0 .net *"_ivl_52", 0 0, L_0x1dccba0;  1 drivers
v0x1dc4500_0 .net *"_ivl_6", 0 0, L_0x1d59da0;  1 drivers
v0x1dc45e0_0 .net *"_ivl_61", 3 0, L_0x1dcd0b0;  1 drivers
v0x1dc46c0_0 .net *"_ivl_9", 0 0, L_0x1dcb6f0;  1 drivers
v0x1dc47a0_0 .net "ack", 0 0, v0x1dc5280_0;  alias, 1 drivers
v0x1dc4860_0 .net "counting", 0 0, L_0x1dccf50;  alias, 1 drivers
v0x1dc4920_0 .net "d", 0 0, v0x1dc53e0_0;  alias, 1 drivers
v0x1dc49e0_0 .net "done", 0 0, L_0x1dcce60;  alias, 1 drivers
v0x1dc4cb0_0 .net "done_counting", 0 0, v0x1dc5480_0;  alias, 1 drivers
v0x1dc4d70_0 .net "shift_ena", 0 0, L_0x1dcd360;  alias, 1 drivers
v0x1dc4e30_0 .net "state", 9 0, v0x1dc56e0_0;  alias, 1 drivers
L_0x1dcb4a0 .part v0x1dc56e0_0, 6, 1;
L_0x1dcb590 .part v0x1dc56e0_0, 0, 1;
L_0x1dcb6f0 .part v0x1dc56e0_0, 1, 1;
L_0x1dcb9a0 .part v0x1dc56e0_0, 3, 1;
L_0x1dcbd90 .part v0x1dc56e0_0, 9, 1;
L_0x1dcc170 .part v0x1dc56e0_0, 0, 1;
L_0x1dcc310 .part v0x1dc56e0_0, 7, 1;
L_0x1dcc3b0 .part v0x1dc56e0_0, 8, 1;
L_0x1dcc8b0 .part v0x1dc56e0_0, 8, 1;
L_0x1dcc9a0 .part v0x1dc56e0_0, 9, 1;
L_0x1dcce60 .part v0x1dc56e0_0, 9, 1;
L_0x1dccf50 .part v0x1dc56e0_0, 8, 1;
L_0x1dcd0b0 .part v0x1dc56e0_0, 4, 4;
L_0x1dcd360 .reduce/or L_0x1dcd0b0;
S_0x1dc5090 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1d81680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1dc5280_0 .var "ack", 0 0;
v0x1dc5340_0 .net "clk", 0 0, v0x1dcaa30_0;  1 drivers
v0x1dc53e0_0 .var "d", 0 0;
v0x1dc5480_0 .var "done_counting", 0 0;
v0x1dc5550_0 .var/2u "fail_onehot", 0 0;
v0x1dc5640_0 .var/2u "failed", 0 0;
v0x1dc56e0_0 .var "state", 9 0;
v0x1dc5780_0 .net "tb_match", 0 0, L_0x1dd18f0;  alias, 1 drivers
E_0x1d59d60 .event posedge, v0x1dc5340_0;
E_0x1d589d0/0 .event negedge, v0x1dc5340_0;
E_0x1d589d0/1 .event posedge, v0x1dc5340_0;
E_0x1d589d0 .event/or E_0x1d589d0/0, E_0x1d589d0/1;
S_0x1dc58e0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1d81680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1dc5af0 .param/l "B0" 1 4 20, +C4<00000000000000000000000000000100>;
P_0x1dc5b30 .param/l "B1" 1 4 21, +C4<00000000000000000000000000000101>;
P_0x1dc5b70 .param/l "B2" 1 4 22, +C4<00000000000000000000000000000110>;
P_0x1dc5bb0 .param/l "B3" 1 4 23, +C4<00000000000000000000000000000111>;
P_0x1dc5bf0 .param/l "Count" 1 4 24, +C4<00000000000000000000000000001000>;
P_0x1dc5c30 .param/l "S" 1 4 16, +C4<00000000000000000000000000000000>;
P_0x1dc5c70 .param/l "S1" 1 4 17, +C4<00000000000000000000000000000001>;
P_0x1dc5cb0 .param/l "S11" 1 4 18, +C4<00000000000000000000000000000010>;
P_0x1dc5cf0 .param/l "S110" 1 4 19, +C4<00000000000000000000000000000011>;
P_0x1dc5d30 .param/l "Wait" 1 4 25, +C4<00000000000000000000000000001001>;
L_0x1dcd040 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcd5c0 .functor AND 1, L_0x1dcd520, L_0x1dcd040, C4<1>, C4<1>;
L_0x1dcd770 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcd7e0 .functor AND 1, L_0x1dcd6d0, L_0x1dcd770, C4<1>, C4<1>;
L_0x1dcd8f0 .functor OR 1, L_0x1dcd5c0, L_0x1dcd7e0, C4<0>, C4<0>;
L_0x1dcdaa0 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcdb50 .functor AND 1, L_0x1dcda00, L_0x1dcdaa0, C4<1>, C4<1>;
L_0x1dcdc60 .functor OR 1, L_0x1dcd8f0, L_0x1dcdb50, C4<0>, C4<0>;
L_0x1dcde60 .functor AND 1, L_0x1dcddc0, v0x1dc5280_0, C4<1>, C4<1>;
L_0x1dcdf20 .functor OR 1, L_0x1dcdc60, L_0x1dcde60, C4<0>, C4<0>;
L_0x1dce180 .functor AND 1, L_0x1dce0e0, v0x1dc53e0_0, C4<1>, C4<1>;
L_0x1dce2d0 .functor AND 1, L_0x1dce1f0, v0x1dc53e0_0, C4<1>, C4<1>;
L_0x1dce4a0 .functor NOT 1, L_0x1dce400, C4<0>, C4<0>, C4<0>;
L_0x1dce560 .functor AND 1, L_0x1dce2d0, L_0x1dce4a0, C4<1>, C4<1>;
L_0x1dce390 .functor OR 1, L_0x1dce180, L_0x1dce560, C4<0>, C4<0>;
L_0x1dce880 .functor AND 1, L_0x1dce790, v0x1dc53e0_0, C4<1>, C4<1>;
L_0x1dce9d0 .functor OR 1, L_0x1dce390, L_0x1dce880, C4<0>, C4<0>;
L_0x1dcee10 .functor AND 1, L_0x1dced70, v0x1dc5480_0, C4<1>, C4<1>;
L_0x1dcf030 .functor NOT 1, v0x1dc5280_0, C4<0>, C4<0>, C4<0>;
L_0x1dcf0a0 .functor AND 1, L_0x1dcef20, L_0x1dcf030, C4<1>, C4<1>;
L_0x1dcf260 .functor OR 1, L_0x1dcee10, L_0x1dcf0a0, C4<0>, C4<0>;
L_0x1dcf3c0 .functor NOT 1, v0x1dc53e0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcf4f0 .functor AND 1, L_0x1dcee80, L_0x1dcf3c0, C4<1>, C4<1>;
L_0x1dcefc0 .functor AND 1, L_0x1dcf600, v0x1dc53e0_0, C4<1>, C4<1>;
L_0x1dcf8e0 .functor NOT 1, L_0x1dcf840, C4<0>, C4<0>, C4<0>;
L_0x1dcf9a0 .functor AND 1, L_0x1dcefc0, L_0x1dcf8e0, C4<1>, C4<1>;
L_0x1dcfb90 .functor OR 1, L_0x1dcf4f0, L_0x1dcf9a0, C4<0>, C4<0>;
L_0x1dd01e0 .functor AND 1, L_0x1dcfca0, v0x1dc53e0_0, C4<1>, C4<1>;
L_0x1dd0430 .functor OR 1, L_0x1dd01e0, L_0x1dd0390, C4<0>, C4<0>;
L_0x1dd0b10 .functor OR 1, L_0x1dd0910, L_0x1dd0a70, C4<0>, C4<0>;
L_0x1dd0e90 .functor OR 1, L_0x1dd0b10, L_0x1dd0d20, C4<0>, C4<0>;
L_0x1dd1040 .functor OR 1, L_0x1dd0e90, L_0x1dd0fa0, C4<0>, C4<0>;
v0x1dc6410_0 .net "B0_next", 0 0, L_0x1dd0430;  1 drivers
v0x1dc64d0_0 .net "B1_next", 0 0, L_0x1dd0540;  1 drivers
v0x1dc6590_0 .net "B2_next", 0 0, L_0x1dd0680;  1 drivers
v0x1dc6660_0 .net "B3_next", 0 0, L_0x1dceb30;  alias, 1 drivers
v0x1dc6720_0 .net "Count_next", 0 0, L_0x1dcec20;  alias, 1 drivers
v0x1dc6830_0 .net "S110_next", 0 0, L_0x1dcfb90;  1 drivers
v0x1dc68f0_0 .net "S1_next", 0 0, L_0x1dce9d0;  alias, 1 drivers
v0x1dc69b0_0 .net "S_next", 0 0, L_0x1dcdf20;  alias, 1 drivers
v0x1dc6a70_0 .net "Wait_next", 0 0, L_0x1dcf260;  alias, 1 drivers
v0x1dc6b30_0 .net *"_ivl_1", 0 0, L_0x1dcd520;  1 drivers
v0x1dc6c10_0 .net *"_ivl_10", 0 0, L_0x1dcd7e0;  1 drivers
v0x1dc6cf0_0 .net *"_ivl_101", 0 0, L_0x1dd0910;  1 drivers
v0x1dc6dd0_0 .net *"_ivl_103", 0 0, L_0x1dd0a70;  1 drivers
v0x1dc6eb0_0 .net *"_ivl_104", 0 0, L_0x1dd0b10;  1 drivers
v0x1dc6f90_0 .net *"_ivl_107", 0 0, L_0x1dd0d20;  1 drivers
v0x1dc7070_0 .net *"_ivl_108", 0 0, L_0x1dd0e90;  1 drivers
v0x1dc7150_0 .net *"_ivl_111", 0 0, L_0x1dd0fa0;  1 drivers
v0x1dc7230_0 .net *"_ivl_12", 0 0, L_0x1dcd8f0;  1 drivers
v0x1dc7310_0 .net *"_ivl_15", 0 0, L_0x1dcda00;  1 drivers
v0x1dc73f0_0 .net *"_ivl_16", 0 0, L_0x1dcdaa0;  1 drivers
v0x1dc74d0_0 .net *"_ivl_18", 0 0, L_0x1dcdb50;  1 drivers
v0x1dc75b0_0 .net *"_ivl_2", 0 0, L_0x1dcd040;  1 drivers
v0x1dc7690_0 .net *"_ivl_20", 0 0, L_0x1dcdc60;  1 drivers
v0x1dc7770_0 .net *"_ivl_23", 0 0, L_0x1dcddc0;  1 drivers
v0x1dc7850_0 .net *"_ivl_24", 0 0, L_0x1dcde60;  1 drivers
v0x1dc7930_0 .net *"_ivl_29", 0 0, L_0x1dce0e0;  1 drivers
v0x1dc7a10_0 .net *"_ivl_30", 0 0, L_0x1dce180;  1 drivers
v0x1dc7af0_0 .net *"_ivl_33", 0 0, L_0x1dce1f0;  1 drivers
v0x1dc7bd0_0 .net *"_ivl_34", 0 0, L_0x1dce2d0;  1 drivers
v0x1dc7cb0_0 .net *"_ivl_37", 0 0, L_0x1dce400;  1 drivers
v0x1dc7d90_0 .net *"_ivl_38", 0 0, L_0x1dce4a0;  1 drivers
v0x1dc7e70_0 .net *"_ivl_4", 0 0, L_0x1dcd5c0;  1 drivers
v0x1dc7f50_0 .net *"_ivl_40", 0 0, L_0x1dce560;  1 drivers
v0x1dc8240_0 .net *"_ivl_42", 0 0, L_0x1dce390;  1 drivers
v0x1dc8320_0 .net *"_ivl_45", 0 0, L_0x1dce790;  1 drivers
v0x1dc8400_0 .net *"_ivl_46", 0 0, L_0x1dce880;  1 drivers
v0x1dc84e0_0 .net *"_ivl_55", 0 0, L_0x1dced70;  1 drivers
v0x1dc85c0_0 .net *"_ivl_56", 0 0, L_0x1dcee10;  1 drivers
v0x1dc86a0_0 .net *"_ivl_59", 0 0, L_0x1dcef20;  1 drivers
v0x1dc8780_0 .net *"_ivl_60", 0 0, L_0x1dcf030;  1 drivers
v0x1dc8860_0 .net *"_ivl_62", 0 0, L_0x1dcf0a0;  1 drivers
v0x1dc8940_0 .net *"_ivl_67", 0 0, L_0x1dcee80;  1 drivers
v0x1dc8a20_0 .net *"_ivl_68", 0 0, L_0x1dcf3c0;  1 drivers
v0x1dc8b00_0 .net *"_ivl_7", 0 0, L_0x1dcd6d0;  1 drivers
v0x1dc8be0_0 .net *"_ivl_70", 0 0, L_0x1dcf4f0;  1 drivers
v0x1dc8cc0_0 .net *"_ivl_73", 0 0, L_0x1dcf600;  1 drivers
v0x1dc8da0_0 .net *"_ivl_74", 0 0, L_0x1dcefc0;  1 drivers
v0x1dc8e80_0 .net *"_ivl_77", 0 0, L_0x1dcf840;  1 drivers
v0x1dc8f60_0 .net *"_ivl_78", 0 0, L_0x1dcf8e0;  1 drivers
v0x1dc9040_0 .net *"_ivl_8", 0 0, L_0x1dcd770;  1 drivers
v0x1dc9120_0 .net *"_ivl_80", 0 0, L_0x1dcf9a0;  1 drivers
v0x1dc9200_0 .net *"_ivl_85", 0 0, L_0x1dcfca0;  1 drivers
v0x1dc92e0_0 .net *"_ivl_86", 0 0, L_0x1dd01e0;  1 drivers
v0x1dc93c0_0 .net *"_ivl_89", 0 0, L_0x1dd0390;  1 drivers
v0x1dc94a0_0 .net "ack", 0 0, v0x1dc5280_0;  alias, 1 drivers
v0x1dc9540_0 .net "counting", 0 0, L_0x1dd05e0;  alias, 1 drivers
v0x1dc9600_0 .net "d", 0 0, v0x1dc53e0_0;  alias, 1 drivers
v0x1dc96f0_0 .net "done", 0 0, L_0x1dd0720;  alias, 1 drivers
v0x1dc97b0_0 .net "done_counting", 0 0, v0x1dc5480_0;  alias, 1 drivers
v0x1dc98a0_0 .net "shift_ena", 0 0, L_0x1dd1040;  alias, 1 drivers
v0x1dc9960_0 .net "state", 9 0, v0x1dc56e0_0;  alias, 1 drivers
L_0x1dcd520 .part v0x1dc56e0_0, 0, 1;
L_0x1dcd6d0 .part v0x1dc56e0_0, 1, 1;
L_0x1dcda00 .part v0x1dc56e0_0, 3, 1;
L_0x1dcddc0 .part v0x1dc56e0_0, 9, 1;
L_0x1dce0e0 .part v0x1dc56e0_0, 0, 1;
L_0x1dce1f0 .part v0x1dc56e0_0, 1, 1;
L_0x1dce400 .part v0x1dc56e0_0, 2, 1;
L_0x1dce790 .part v0x1dc56e0_0, 2, 1;
L_0x1dceb30 .part v0x1dc56e0_0, 6, 1;
L_0x1dcec20 .part v0x1dc56e0_0, 7, 1;
L_0x1dced70 .part v0x1dc56e0_0, 8, 1;
L_0x1dcef20 .part v0x1dc56e0_0, 9, 1;
L_0x1dcee80 .part v0x1dc56e0_0, 2, 1;
L_0x1dcf600 .part v0x1dc56e0_0, 3, 1;
L_0x1dcf840 .part v0x1dc56e0_0, 4, 1;
L_0x1dcfca0 .part v0x1dc56e0_0, 3, 1;
L_0x1dd0390 .part v0x1dc56e0_0, 4, 1;
L_0x1dd0540 .part v0x1dc56e0_0, 4, 1;
L_0x1dd0680 .part v0x1dc56e0_0, 5, 1;
L_0x1dd0720 .part v0x1dc56e0_0, 9, 1;
L_0x1dd05e0 .part v0x1dc56e0_0, 8, 1;
L_0x1dd0910 .part v0x1dc56e0_0, 4, 1;
L_0x1dd0a70 .part v0x1dc56e0_0, 5, 1;
L_0x1dd0d20 .part v0x1dc56e0_0, 6, 1;
L_0x1dd0fa0 .part v0x1dc56e0_0, 7, 1;
S_0x1dc9bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1d81680;
 .timescale -12 -12;
E_0x1d58360 .event anyedge, v0x1dcb260_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dcb260_0;
    %nor/r;
    %assign/vec4 v0x1dcb260_0, 0;
    %wait E_0x1d58360;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dc5090;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc5550_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1dc5090;
T_2 ;
    %wait E_0x1d589d0;
    %load/vec4 v0x1dc5780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc5640_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1dc5090;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1dc5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc5480_0, 0;
    %assign/vec4 v0x1dc53e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dc56e0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d589d0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1dc5280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1dc5480_0, 0, 1;
    %store/vec4 v0x1dc53e0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1dc56e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d59d60;
    %load/vec4 v0x1dc5640_0;
    %assign/vec4 v0x1dc5550_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d589d0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1dc5280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1dc5480_0, 0, 1;
    %store/vec4 v0x1dc53e0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1dc56e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1d59d60;
    %load/vec4 v0x1dc5550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1dc5640_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d81680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcaa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcb260_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d81680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dcaa30_0;
    %inv;
    %store/vec4 v0x1dcaa30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d81680;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dc5340_0, v0x1dcb3d0_0, v0x1dcaca0_0, v0x1dcad40_0, v0x1dca990_0, v0x1dcb120_0, v0x1dc9ed0_0, v0x1dc9e10_0, v0x1dca340_0, v0x1dca270_0, v0x1dca1a0_0, v0x1dca0b0_0, v0x1dca010_0, v0x1dc9f70_0, v0x1dca4e0_0, v0x1dca410_0, v0x1dcaeb0_0, v0x1dcade0_0, v0x1dcabd0_0, v0x1dcab00_0, v0x1dcb050_0, v0x1dcaf80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d81680;
T_7 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d81680;
T_8 ;
    %wait E_0x1d589d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dcb1c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
    %load/vec4 v0x1dcb300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dcb1c0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dc9ed0_0;
    %load/vec4 v0x1dc9ed0_0;
    %load/vec4 v0x1dc9e10_0;
    %xor;
    %load/vec4 v0x1dc9ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1dca340_0;
    %load/vec4 v0x1dca340_0;
    %load/vec4 v0x1dca270_0;
    %xor;
    %load/vec4 v0x1dca340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1dca1a0_0;
    %load/vec4 v0x1dca1a0_0;
    %load/vec4 v0x1dca0b0_0;
    %xor;
    %load/vec4 v0x1dca1a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1dca010_0;
    %load/vec4 v0x1dca010_0;
    %load/vec4 v0x1dc9f70_0;
    %xor;
    %load/vec4 v0x1dca010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1dca4e0_0;
    %load/vec4 v0x1dca4e0_0;
    %load/vec4 v0x1dca410_0;
    %xor;
    %load/vec4 v0x1dca4e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1dcaeb0_0;
    %load/vec4 v0x1dcaeb0_0;
    %load/vec4 v0x1dcade0_0;
    %xor;
    %load/vec4 v0x1dcaeb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1dcabd0_0;
    %load/vec4 v0x1dcabd0_0;
    %load/vec4 v0x1dcab00_0;
    %xor;
    %load/vec4 v0x1dcabd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1dcb050_0;
    %load/vec4 v0x1dcb050_0;
    %load/vec4 v0x1dcaf80_0;
    %xor;
    %load/vec4 v0x1dcb050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1dcb1c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcb1c0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/review2015_fsmonehot/iter4/response1/top_module.sv";
