Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processadorAOC -c processadorAOC --vector_source="C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Waveform8.vwf" --testbench_file="C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/Waveform8.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Aug 17 20:49:55 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processadorAOC -c processadorAOC --vector_source="C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Waveform8.vwf" --testbench_file="C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/Waveform8.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ng test bench files

Ignoring output pin "testeImediato[12]" in vector source file when writing test bench files

tput pin "dezena[3]" in vector source file when writing test bench files

esteUla[14]" in vector source file when writing test bench files

urce file when writing test bench files

05): Ignoring output pin "testeDadosMux[4]" in vector source file when writing test bench files

05): Ignoring output pin "testeIN[1]" in vector source file when writing test bench files

1005): Ignoring output pin "testeSelMux[0]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/" processadorAOC -c processadorAOC

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Aug 17 20:49:58 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/" processadorAOC -c processadorAOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file processadorAOC.vo in folder "C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Sun Aug 17 20:50:01 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/processadorAOC.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do processadorAOC.do

Reading pref.tcl


# 2020.1


# do processadorAOC.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 20:50:03 on Aug 17,2025

# vlog -work work processadorAOC.vo 

# -- Compiling module CPU

# -- Compiling module hard_block

# 

# Top level modules:
# 	CPU

# End time: 20:50:05 on Aug 17,2025, Elapsed time: 0:00:02

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 20:50:05 on Aug 17,2025

# vlog -work work Waveform8.vwf.vt 

# -- Compiling module CPU_vlg_vec_tst

# 

# Top level modules:
# 	CPU_vlg_vec_tst

# End time: 20:50:05 on Aug 17,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst 
# Start time: 20:50:05 on Aug 17,2025
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 17200 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#26

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 84500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 114500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 178500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 206500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 418500 ps

# Simulation time: 444500 ps

# Simulation time: 444500 ps

# Simulation time: 444500 ps

# Simulation time: 444500 ps

# Simulation time: 444500 ps

# Simulation time: 444500 ps

# Simulation time: 444500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 602500 ps

# Simulation time: 870500 ps

# ** Note: $finish    : Waveform8.vwf.vt(115)
#    Time: 1 us  Iteration: 0  Instance: /CPU_vlg_vec_tst

# End time: 20:52:48 on Aug 17,2025, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/Waveform8.vwf...

Reading C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/processadorAOC.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Acer/Documents/GitHub/Graduation/Lab SO/Processador/processador_LabSO/simulation/qsim/processadorAOC_20250817205249.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.