#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  3 22:38:01 2024
# Process ID: 9740
# Current directory: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22356 C:\Users\Baron\Desktop\EE_278_Repo\EE_278\vivado_projects\EE278_Homework_1\EE278_Homework_1.xpr
# Log file: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/vivado.log
# Journal file: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1\vivado.jou
# Running On: DESKTOP-D2NNA1U, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 17101 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at Z:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1531.203 ; gain = 318.449
update_compile_order -fileset sources_1
set_property top unsigned_pipelined_fixed_point_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top unsigned_pipelined_fixed_point_adder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.srcs/utils_1/imports/synth_1/unsigned_fixed_point_adder.dcp with file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.runs/synth_1/signed_fixed_point_adder.dcp
launch_runs synth_1 -jobs 8
[Tue Sep  3 23:13:04 2024] Launched synth_1...
Run output will be captured here: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1881.273 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2113.027 ; gain = 562.027
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | A = 00001111 (0.0000), B = 00001111 (0.0000) | Sum = xxxxxxxxx (0.0000)
Time: 15000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = xxxxx1110 (0.0000)
Time: 25000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000011100 (0.0000)
Time: 35000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000101100 (0.0000)
Time: 45000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000100000 (0.0000)
$stop called at time : 55 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2649.805 ; gain = 35.820
run 100 ns
Time: 55000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 100000000 (1.0000)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv:33]
ERROR: [VRFC 10-8530] module 'unsigned_pipelined_fixed_point_adder_TB' is ignored due to previous errors [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | A = 00000000 (0.0000), B = 00000000 (0.0000) | Sum = 000000000 (0.0000)
Time: 15000 | A = 00001111 (0.0000), B = 00001111 (0.0000) | Sum = 000000000 (0.0000)
Time: 25000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000001110 (0.0000)
Time: 35000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000011100 (0.0000)
Time: 45000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000101100 (0.0000)
Time: 55000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000100000 (0.0000)
$stop called at time : 65 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2676.258 ; gain = 3.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | A = 00000000 (0.0000), B = 00000000 (0.0000) | Sum = 000000000 (0.0000)
Time: 15000 | A = 00001111 (0.0000), B = 00001111 (0.0000) | Sum = 000000000 (0.0000)
Time: 25000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000001110 (0.0000)
Time: 35000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000011100 (0.0000)
Time: 45000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000101100 (0.0000)
Time: 55000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000100000 (0.0000)
$stop called at time : 65 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.238 ; gain = 0.980
run 100 ns
Time: 65000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 100000000 (1.0000)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | A = 00000000 (0.0000), B = 00000000 (0.0000) | Sum = 000000000 (0.0000)
Time: 15000 | A = 00001111 (0.0000), B = 00001111 (0.0000) | Sum = 000000000 (0.0000)
Time: 25000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000000000 (0.0000)
Time: 35000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000001110 (0.0000)
Time: 45000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000101100 (0.0000)
Time: 55000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000111100 (0.0000)
$stop called at time : 65 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.461 ; gain = 0.000
run 100 ns
Time: 65000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 100000000 (1.0000)
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | A = 00000000 (0.0000), B = 00000000 (0.0000) | Sum = 000000000 (0.0000)
Time: 15000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000000000 (0.0000)
Time: 25000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000001100 (0.0000)
$stop called at time : 35 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2685.680 ; gain = 1.219
run 100 ns
Time: 35000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000100000 (0.0000)
Time: 45000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 100000000 (1.0000)
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time: 0 | A = 00000000 (0.0000), B = 00000000 (0.0000) | Sum = 000000000 (0.0000)
Time: 15000 | A = 00011000 (0.0000), B = 00010100 (0.0000) | Sum = 000000000 (0.0000)
Time: 25000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000001100 (0.0000)
$stop called at time : 35 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 60
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2687.000 ; gain = 0.277
run 100 ns
Time: 35000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 000100000 (0.0000)
Time: 45000 | A = 11110000 (1.0000), B = 00010000 (0.0000) | Sum = 100000000 (1.0000)
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = xxxxxxxxx (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 85 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2688.305 ; gain = 1.305
run 100 ns
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
ERROR: [VRFC 10-2989] 'reset' is not declared [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv:30]
ERROR: [VRFC 10-8530] module 'unsigned_pipelined_fixed_point_adder_TB' is ignored due to previous errors [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 95 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2688.938 ; gain = 0.363
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 95 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 78
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2688.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 105 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 81
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.023 ; gain = 0.000
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.055 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000010000 (1.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.055 ; gain = 0.000
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000010000 (1.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2691.789 ; gain = 0.258
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000010000 (1.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.066 ; gain = 0.000
run 100 ns
run 100 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'Z:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'unsigned_pipelined_fixed_point_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unsigned_pipelined_fixed_point_adder_TB_behav -key {Behavioral:sim_1:Functional:unsigned_pipelined_fixed_point_adder_TB} -tclbatch {unsigned_pipelined_fixed_point_adder_TB.tcl} -view {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg
source unsigned_pipelined_fixed_point_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unsigned_pipelined_fixed_point_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3760.617 ; gain = 0.000
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3760.617 ; gain = 0.000
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000001110 (0.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000001110 (0.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000100000 (2.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000001110 (0.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000001110 (0.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000100000 (2.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3763.734 ; gain = 0.000
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
run 100 ns
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3763.734 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000000000 (0.0000)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000000000 (0.0000)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000000000 (0.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 000000000 (0.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj unsigned_pipelined_fixed_point_adder_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_pipelined_fixed_point_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'unsigned_pipelined_fixed_point_adder_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot unsigned_pipelined_fixed_point_adder_TB_behav xil_defaultlib.unsigned_pipelined_fixed_point_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.unsigned_pipelined_fixed_point_a...
Compiling module xil_defaultlib.glbl
Built simulation snapshot unsigned_pipelined_fixed_point_adder_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Test Case 1: A = 00001111 (0.9375), B = 00001111 (0.9375), Sum = 000011110 (1.8750)
Test Case 2: A = 00011000 (1.5000), B = 00011000 (1.5000), Sum = 000011110 (1.8750)
Test Case 3: A = 11110000 (15.0000), B = 00010000 (1.0000), Sum = 000110000 (3.0000)
Test Case 4: A = 00000000 (0.0000), B = 00000000 (0.0000), Sum = 100000000 (16.0000)
$stop called at time : 155 ns : File "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.734 ; gain = 0.000
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
save_wave_config {C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/xsim.dir/unsigned_fixed_point_adder_TB_behav/obj/unsigned_fixed_point_adder_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 01:30:18 2024...
