

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Wed Feb 18 17:04:29 2026

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj_csim
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_80_3_VITIS_LOOP_81_4   |     4114|     4114|        20|          1|          1|  4096|       yes|
        | + VITIS_LOOP_91_5                   |        ?|        ?|     12788|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_9_1_VITIS_LOOP_10_2  |     4110|     4110|        16|          1|          1|  4096|       yes|
        |  ++ VITIS_LOOP_9_1_VITIS_LOOP_10_2  |     4110|     4110|        16|          1|          1|  4096|       yes|
        | + VITIS_LOOP_46_1_VITIS_LOOP_47_2   |     4108|     4108|        14|          1|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20
  * Pipeline-1: initiation interval (II) = 1, depth = 16
  * Pipeline-2: initiation interval (II) = 1, depth = 16
  * Pipeline-3: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 4
  Pipeline-0 : II = 1, D = 20, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-1 : II = 1, D = 16, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-2 : II = 1, D = 16, States = { 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-3 : II = 1, D = 14, States = { 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 25 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 5 
25 --> 26 
26 --> 27 62 
27 --> 43 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 27 
43 --> 44 
44 --> 60 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 44 
60 --> 61 
61 --> 26 
62 --> 76 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 62 
76 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%nj_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nj"   --->   Operation 77 'read' 'nj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ni"   --->   Operation 78 'read' 'ni_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_A_0 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 79 'alloca' 'buff_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 80 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 81 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 82 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 83 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 84 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 85 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 86 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 87 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 88 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 89 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 90 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 91 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 92 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 93 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 94 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_A_16 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 95 'alloca' 'buff_A_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_A_17 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 96 'alloca' 'buff_A_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_A_18 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 97 'alloca' 'buff_A_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_A_19 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 98 'alloca' 'buff_A_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_A_20 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 99 'alloca' 'buff_A_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_A_21 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 100 'alloca' 'buff_A_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_A_22 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 101 'alloca' 'buff_A_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_A_23 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 102 'alloca' 'buff_A_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_A_24 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 103 'alloca' 'buff_A_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_A_25 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 104 'alloca' 'buff_A_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_A_26 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 105 'alloca' 'buff_A_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_A_27 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 106 'alloca' 'buff_A_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_A_28 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 107 'alloca' 'buff_A_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_A_29 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 108 'alloca' 'buff_A_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_A_30 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 109 'alloca' 'buff_A_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_A_31 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 110 'alloca' 'buff_A_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_A_32 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 111 'alloca' 'buff_A_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_A_33 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 112 'alloca' 'buff_A_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_A_34 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 113 'alloca' 'buff_A_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_A_35 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 114 'alloca' 'buff_A_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_A_36 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 115 'alloca' 'buff_A_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_A_37 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 116 'alloca' 'buff_A_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_A_38 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 117 'alloca' 'buff_A_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buff_A_39 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 118 'alloca' 'buff_A_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buff_A_40 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 119 'alloca' 'buff_A_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buff_A_41 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 120 'alloca' 'buff_A_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buff_A_42 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 121 'alloca' 'buff_A_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_A_43 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 122 'alloca' 'buff_A_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_A_44 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 123 'alloca' 'buff_A_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_A_45 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 124 'alloca' 'buff_A_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_A_46 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 125 'alloca' 'buff_A_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_A_47 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 126 'alloca' 'buff_A_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_A_48 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 127 'alloca' 'buff_A_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_A_49 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 128 'alloca' 'buff_A_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_A_50 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 129 'alloca' 'buff_A_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_A_51 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 130 'alloca' 'buff_A_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_A_52 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 131 'alloca' 'buff_A_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buff_A_53 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 132 'alloca' 'buff_A_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buff_A_54 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 133 'alloca' 'buff_A_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buff_A_55 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 134 'alloca' 'buff_A_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buff_A_56 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 135 'alloca' 'buff_A_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%buff_A_57 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 136 'alloca' 'buff_A_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%buff_A_58 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 137 'alloca' 'buff_A_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%buff_A_59 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 138 'alloca' 'buff_A_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%buff_A_60 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 139 'alloca' 'buff_A_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%buff_A_61 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 140 'alloca' 'buff_A_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%buff_A_62 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 141 'alloca' 'buff_A_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%buff_A_63 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 142 'alloca' 'buff_A_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%buff_B_0 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 143 'alloca' 'buff_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 144 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%buff_B_2 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 145 'alloca' 'buff_B_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%buff_B_3 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 146 'alloca' 'buff_B_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%buff_B_4 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 147 'alloca' 'buff_B_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%buff_B_5 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 148 'alloca' 'buff_B_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%buff_B_6 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 149 'alloca' 'buff_B_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%buff_B_7 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 150 'alloca' 'buff_B_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%buff_B_8 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 151 'alloca' 'buff_B_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%buff_B_9 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 152 'alloca' 'buff_B_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%buff_B_10 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 153 'alloca' 'buff_B_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%buff_B_11 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 154 'alloca' 'buff_B_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%buff_B_12 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 155 'alloca' 'buff_B_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%buff_B_13 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 156 'alloca' 'buff_B_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%buff_B_14 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 157 'alloca' 'buff_B_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%buff_B_15 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 158 'alloca' 'buff_B_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%buff_B_16 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 159 'alloca' 'buff_B_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%buff_B_17 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 160 'alloca' 'buff_B_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%buff_B_18 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 161 'alloca' 'buff_B_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%buff_B_19 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 162 'alloca' 'buff_B_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%buff_B_20 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 163 'alloca' 'buff_B_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%buff_B_21 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 164 'alloca' 'buff_B_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%buff_B_22 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 165 'alloca' 'buff_B_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%buff_B_23 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 166 'alloca' 'buff_B_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%buff_B_24 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 167 'alloca' 'buff_B_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%buff_B_25 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 168 'alloca' 'buff_B_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%buff_B_26 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 169 'alloca' 'buff_B_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%buff_B_27 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 170 'alloca' 'buff_B_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%buff_B_28 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 171 'alloca' 'buff_B_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%buff_B_29 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 172 'alloca' 'buff_B_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%buff_B_30 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 173 'alloca' 'buff_B_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%buff_B_31 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 174 'alloca' 'buff_B_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%buff_B_32 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 175 'alloca' 'buff_B_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%buff_B_33 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 176 'alloca' 'buff_B_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%buff_B_34 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 177 'alloca' 'buff_B_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%buff_B_35 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 178 'alloca' 'buff_B_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%buff_B_36 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 179 'alloca' 'buff_B_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%buff_B_37 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 180 'alloca' 'buff_B_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%buff_B_38 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 181 'alloca' 'buff_B_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%buff_B_39 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 182 'alloca' 'buff_B_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%buff_B_40 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 183 'alloca' 'buff_B_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%buff_B_41 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 184 'alloca' 'buff_B_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%buff_B_42 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 185 'alloca' 'buff_B_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%buff_B_43 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 186 'alloca' 'buff_B_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%buff_B_44 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 187 'alloca' 'buff_B_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%buff_B_45 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 188 'alloca' 'buff_B_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%buff_B_46 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 189 'alloca' 'buff_B_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%buff_B_47 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 190 'alloca' 'buff_B_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%buff_B_48 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 191 'alloca' 'buff_B_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%buff_B_49 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 192 'alloca' 'buff_B_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%buff_B_50 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 193 'alloca' 'buff_B_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%buff_B_51 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 194 'alloca' 'buff_B_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%buff_B_52 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 195 'alloca' 'buff_B_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%buff_B_53 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 196 'alloca' 'buff_B_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%buff_B_54 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 197 'alloca' 'buff_B_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%buff_B_55 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 198 'alloca' 'buff_B_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%buff_B_56 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 199 'alloca' 'buff_B_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%buff_B_57 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 200 'alloca' 'buff_B_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%buff_B_58 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 201 'alloca' 'buff_B_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%buff_B_59 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 202 'alloca' 'buff_B_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%buff_B_60 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 203 'alloca' 'buff_B_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%buff_B_61 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 204 'alloca' 'buff_B_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%buff_B_62 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 205 'alloca' 'buff_B_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%buff_B_63 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 206 'alloca' 'buff_B_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%buff_C = alloca i64 1" [mm_kernel.cpp:69]   --->   Operation 207 'alloca' 'buff_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i32 %nj_read" [mm_kernel.cpp:75]   --->   Operation 208 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i32 %ni_read" [mm_kernel.cpp:75]   --->   Operation 209 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %ni_read, i32 0"   --->   Operation 210 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.88ns)   --->   "%add_ln75_1 = add i33 %sext_ln75_6, i33 63" [mm_kernel.cpp:75]   --->   Operation 211 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln75_1, i32 6, i32 32" [mm_kernel.cpp:75]   --->   Operation 212 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i27 %tmp_2" [mm_kernel.cpp:75]   --->   Operation 213 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.33ns)   --->   "%select_ln75 = select i1 %empty, i58 %sext_ln75_8, i58 0" [mm_kernel.cpp:75]   --->   Operation 214 'select' 'select_ln75' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.85ns)   --->   "%empty_26 = icmp_sgt  i32 %nj_read, i32 0"   --->   Operation 215 'icmp' 'empty_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.88ns)   --->   "%add_ln75_2 = add i33 %sext_ln75_5, i33 63" [mm_kernel.cpp:75]   --->   Operation 216 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln75_2, i32 6, i32 32" [mm_kernel.cpp:75]   --->   Operation 217 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i27 %tmp" [mm_kernel.cpp:75]   --->   Operation 218 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.33ns)   --->   "%select_ln75_1 = select i1 %empty_26, i58 %sext_ln75_9, i58 0" [mm_kernel.cpp:75]   --->   Operation 219 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%select_ln75_cast = zext i58 %select_ln75" [mm_kernel.cpp:75]   --->   Operation 220 'zext' 'select_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%select_ln75_1_cast = zext i58 %select_ln75_1" [mm_kernel.cpp:75]   --->   Operation 221 'zext' 'select_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.27ns)   --->   "%bound130 = mul i116 %select_ln75_cast, i116 %select_ln75_1_cast" [mm_kernel.cpp:75]   --->   Operation 222 'mul' 'bound130' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 223 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%nk_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nk"   --->   Operation 245 'read' 'nk_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 246 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 247 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 248 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 249 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 249 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 250 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 250 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i32 %nj_read" [mm_kernel.cpp:75]   --->   Operation 251 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i32 %nj_read" [mm_kernel.cpp:75]   --->   Operation 252 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i32 %ni_read" [mm_kernel.cpp:75]   --->   Operation 253 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i32 %nk_read" [mm_kernel.cpp:75]   --->   Operation 254 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i32 %nk_read" [mm_kernel.cpp:75]   --->   Operation 255 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i32 %nk_read" [mm_kernel.cpp:75]   --->   Operation 256 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/2] (2.27ns)   --->   "%bound130 = mul i116 %select_ln75_cast, i116 %select_ln75_1_cast" [mm_kernel.cpp:75]   --->   Operation 257 'mul' 'bound130' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.38ns)   --->   "%br_ln75 = br void" [mm_kernel.cpp:75]   --->   Operation 258 'br' 'br_ln75' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%indvar_flatten142 = phi i116 0, void %.lr.ph17, i116 %add_ln75_3, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:75]   --->   Operation 259 'phi' 'indvar_flatten142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%i_3 = phi i64 0, void %.lr.ph17, i64 %select_ln45_1, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:45]   --->   Operation 260 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%j = phi i64 0, void %.lr.ph17, i64 %add_ln76, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:76]   --->   Operation 261 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (1.42ns)   --->   "%add_ln75_3 = add i116 %indvar_flatten142, i116 1" [mm_kernel.cpp:75]   --->   Operation 262 'add' 'add_ln75_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (1.22ns)   --->   "%icmp_ln75 = icmp_eq  i116 %indvar_flatten142, i116 %bound130" [mm_kernel.cpp:75]   --->   Operation 263 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %._crit_edge13.loopexit, void %._crit_edge18.loopexit" [mm_kernel.cpp:75]   --->   Operation 264 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (1.14ns)   --->   "%add_ln75 = add i64 %i_3, i64 64" [mm_kernel.cpp:75]   --->   Operation 265 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_1_VITIS_LOOP_76_2_str"   --->   Operation 266 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (1.06ns)   --->   "%icmp_ln76 = icmp_slt  i64 %j, i64 %sext_ln75" [mm_kernel.cpp:76]   --->   Operation 267 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.41ns)   --->   "%select_ln45 = select i1 %icmp_ln76, i64 %j, i64 0" [mm_kernel.cpp:45]   --->   Operation 268 'select' 'select_ln45' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.41ns)   --->   "%select_ln45_1 = select i1 %icmp_ln76, i64 %i_3, i64 %add_ln75" [mm_kernel.cpp:45]   --->   Operation 269 'select' 'select_ln45_1' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %select_ln45_1" [mm_kernel.cpp:45]   --->   Operation 270 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [mm_kernel.cpp:76]   --->   Operation 271 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %select_ln45" [mm_kernel.cpp:84]   --->   Operation 272 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.38ns)   --->   "%br_ln80 = br void" [mm_kernel.cpp:80]   --->   Operation 273 'br' 'br_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.38>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [mm_kernel.cpp:103]   --->   Operation 274 'ret' 'ret_ln103' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void %._crit_edge13.loopexit, i13 %add_ln80_2, void %.split._crit_edge" [mm_kernel.cpp:80]   --->   Operation 275 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%ii = phi i7 0, void %._crit_edge13.loopexit, i7 %select_ln80_1, void %.split._crit_edge" [mm_kernel.cpp:80]   --->   Operation 276 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%jj = phi i7 0, void %._crit_edge13.loopexit, i7 %add_ln81, void %.split._crit_edge" [mm_kernel.cpp:81]   --->   Operation 277 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.75ns)   --->   "%add_ln80_2 = add i13 %indvar_flatten, i13 1" [mm_kernel.cpp:80]   --->   Operation 278 'add' 'add_ln80_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %ii" [mm_kernel.cpp:80]   --->   Operation 279 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (1.14ns)   --->   "%empty_27 = add i64 %zext_ln80, i64 %select_ln45_1" [mm_kernel.cpp:80]   --->   Operation 280 'add' 'empty_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (1.06ns)   --->   "%cmp5 = icmp_slt  i64 %empty_27, i64 %sext_ln75_1" [mm_kernel.cpp:80]   --->   Operation 281 'icmp' 'cmp5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.64ns)   --->   "%icmp_ln80 = icmp_eq  i13 %indvar_flatten, i13 4096" [mm_kernel.cpp:80]   --->   Operation 282 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split2, void %.lr.ph.preheader" [mm_kernel.cpp:80]   --->   Operation 283 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.70ns)   --->   "%add_ln80 = add i7 %ii, i7 1" [mm_kernel.cpp:80]   --->   Operation 284 'add' 'add_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.59ns)   --->   "%icmp_ln81 = icmp_eq  i7 %jj, i7 64" [mm_kernel.cpp:81]   --->   Operation 285 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.30ns)   --->   "%select_ln80 = select i1 %icmp_ln81, i7 0, i7 %jj" [mm_kernel.cpp:80]   --->   Operation 286 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.30ns)   --->   "%select_ln80_1 = select i1 %icmp_ln81, i7 %add_ln80, i7 %ii" [mm_kernel.cpp:80]   --->   Operation 287 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i7 %select_ln80_1" [mm_kernel.cpp:86]   --->   Operation 288 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i7 %select_ln80_1" [mm_kernel.cpp:80]   --->   Operation 289 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (1.12ns)   --->   "%add_ln80_1 = add i62 %zext_ln80_2, i62 %trunc_ln45" [mm_kernel.cpp:80]   --->   Operation 290 'add' 'add_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.70ns)   --->   "%add_ln81 = add i7 %select_ln80, i7 1" [mm_kernel.cpp:81]   --->   Operation 291 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i7 %add_ln80" [mm_kernel.cpp:80]   --->   Operation 292 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (1.14ns)   --->   "%p_mid16 = add i64 %zext_ln80_1, i64 %select_ln45_1" [mm_kernel.cpp:80]   --->   Operation 293 'add' 'p_mid16' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (1.06ns)   --->   "%cmp5_mid1 = icmp_slt  i64 %p_mid16, i64 %sext_ln75_1" [mm_kernel.cpp:80]   --->   Operation 294 'icmp' 'cmp5_mid1' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [5/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 295 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %select_ln80" [mm_kernel.cpp:81]   --->   Operation 296 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (1.14ns)   --->   "%add_ln84 = add i64 %zext_ln81, i64 %select_ln45" [mm_kernel.cpp:84]   --->   Operation 297 'add' 'add_ln84' <Predicate = (!icmp_ln80)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (1.06ns)   --->   "%icmp_ln85 = icmp_slt  i64 %add_ln84, i64 %sext_ln75" [mm_kernel.cpp:85]   --->   Operation 298 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln80)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%select_ln80_2 = select i1 %icmp_ln81, i1 %cmp5_mid1, i1 %cmp5" [mm_kernel.cpp:80]   --->   Operation 299 'select' 'select_ln80_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 300 [4/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 300 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %select_ln80_2, i1 %icmp_ln85" [mm_kernel.cpp:85]   --->   Operation 301 'and' 'and_ln85' <Predicate = (!icmp_ln80)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.38ns)   --->   "%br_ln85 = br i1 %and_ln85, void %.split._crit_edge, void" [mm_kernel.cpp:85]   --->   Operation 302 'br' 'br_ln85' <Predicate = (!icmp_ln80)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 303 [3/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 303 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 304 [2/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 304 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_80_3_VITIS_LOOP_81_4_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 306 'speclooptripcount' 'empty_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln86, i6 0" [mm_kernel.cpp:86]   --->   Operation 307 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 308 [1/5] (2.15ns)   --->   "%mul_ln80 = mul i62 %add_ln80_1, i62 %sext_ln75_3" [mm_kernel.cpp:80]   --->   Operation 308 'mul' 'mul_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %select_ln80" [mm_kernel.cpp:86]   --->   Operation 309 'zext' 'zext_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.74ns)   --->   "%add_ln86 = add i12 %tmp_2_cast, i12 %zext_ln86" [mm_kernel.cpp:86]   --->   Operation 310 'add' 'add_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i12 %add_ln86" [mm_kernel.cpp:86]   --->   Operation 311 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln86_1" [mm_kernel.cpp:86]   --->   Operation 312 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:81]   --->   Operation 313 'specpipeline' 'specpipeline_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [mm_kernel.cpp:81]   --->   Operation 314 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %select_ln80" [mm_kernel.cpp:84]   --->   Operation 315 'zext' 'zext_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (1.12ns)   --->   "%add_ln85 = add i62 %zext_ln84, i62 %trunc_ln84" [mm_kernel.cpp:85]   --->   Operation 316 'add' 'add_ln85' <Predicate = (!icmp_ln80)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 317 [1/1] (1.12ns)   --->   "%add_ln85_2 = add i62 %add_ln85, i62 %mul_ln80" [mm_kernel.cpp:85]   --->   Operation 317 'add' 'add_ln85_2' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln85_2, i2 0" [mm_kernel.cpp:85]   --->   Operation 318 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (1.14ns)   --->   "%add_ln85_1 = add i64 %shl_ln, i64 %C_read" [mm_kernel.cpp:85]   --->   Operation 319 'add' 'add_ln85_1' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85_1, i32 2, i32 63" [mm_kernel.cpp:85]   --->   Operation 320 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln1" [mm_kernel.cpp:85]   --->   Operation 321 'sext' 'sext_ln85' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln85" [mm_kernel.cpp:85]   --->   Operation 322 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 323 [7/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 323 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 324 [6/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 324 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 325 [5/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 325 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 326 [4/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 326 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 327 [3/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 327 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 328 [2/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 328 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 329 [1/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:85]   --->   Operation 329 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 330 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [mm_kernel.cpp:85]   --->   Operation 330 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %gmem0_addr_read" [mm_kernel.cpp:85]   --->   Operation 331 'bitcast' 'bitcast_ln85' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.00>
ST_20 : Operation 332 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 332 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 333 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 333 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 334 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 334 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 335 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln85, i32 %beta_read" [mm_kernel.cpp:85]   --->   Operation 335 'fmul' 'mul8' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.03>
ST_24 : Operation 336 [1/1] (0.38ns)   --->   "%br_ln85 = br void %.split._crit_edge" [mm_kernel.cpp:85]   --->   Operation 336 'br' 'br_ln85' <Predicate = (!icmp_ln80 & and_ln85)> <Delay = 0.38>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%storemerge2 = phi i32 %mul8, void, i32 0, void %.split2" [mm_kernel.cpp:85]   --->   Operation 337 'phi' 'storemerge2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (1.64ns)   --->   "%store_ln85 = store i32 %storemerge2, i12 %buff_C_addr" [mm_kernel.cpp:85]   --->   Operation 338 'store' 'store_ln85' <Predicate = (!icmp_ln80)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 339 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.06>
ST_25 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nk_read, i32 31" [mm_kernel.cpp:91]   --->   Operation 340 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.88ns)   --->   "%add_ln91_1 = add i33 %sext_ln75_7, i33 63" [mm_kernel.cpp:91]   --->   Operation 341 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln91_1, i32 32" [mm_kernel.cpp:91]   --->   Operation 342 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/1] (0.88ns)   --->   "%sub_ln91 = sub i33 8589934529, i33 %sext_ln75_7" [mm_kernel.cpp:91]   --->   Operation 343 'sub' 'sub_ln91' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%p_lshr = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %sub_ln91, i32 6, i32 32" [mm_kernel.cpp:91]   --->   Operation 344 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (0.85ns)   --->   "%sub_ln91_1 = sub i27 0, i27 %p_lshr" [mm_kernel.cpp:91]   --->   Operation 345 'sub' 'sub_ln91_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%tmp_5 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln91_1, i32 6, i32 32" [mm_kernel.cpp:91]   --->   Operation 346 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_1)   --->   "%select_ln91 = select i1 %tmp_4, i27 %sub_ln91_1, i27 %tmp_5" [mm_kernel.cpp:91]   --->   Operation 347 'select' 'select_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln91_1 = select i1 %tmp_3, i27 0, i27 %select_ln91" [mm_kernel.cpp:91]   --->   Operation 348 'select' 'select_ln91_1' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i27.i6, i27 %select_ln91_1, i6 0" [mm_kernel.cpp:91]   --->   Operation 349 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i33 %tmp_6" [mm_kernel.cpp:91]   --->   Operation 350 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.38ns)   --->   "%br_ln91 = br void %.lr.ph" [mm_kernel.cpp:91]   --->   Operation 351 'br' 'br_ln91' <Predicate = true> <Delay = 0.38>

State 26 <SV = 6> <Delay = 1.06>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln91, void %_ZL15load_input_tilePfPA64_fiiii.exit39, i64 0, void %.lr.ph.preheader" [mm_kernel.cpp:91]   --->   Operation 352 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (1.06ns)   --->   "%icmp_ln91 = icmp_eq  i64 %k, i64 %sext_ln91" [mm_kernel.cpp:91]   --->   Operation 353 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:91]   --->   Operation 354 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [mm_kernel.cpp:91]   --->   Operation 355 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %k" [mm_kernel.cpp:13]   --->   Operation 356 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.38ns)   --->   "%br_ln9 = br void" [mm_kernel.cpp:9]   --->   Operation 357 'br' 'br_ln9' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_26 : Operation 358 [1/1] (0.38ns)   --->   "%br_ln46 = br void %._crit_edge.loopexit.preheader" [mm_kernel.cpp:46]   --->   Operation 358 'br' 'br_ln46' <Predicate = (icmp_ln91)> <Delay = 0.38>

State 27 <SV = 7> <Delay = 2.21>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%indvar_flatten88 = phi i13 0, void %.split12, i13 %add_ln9_4, void %.split4._crit_edge73" [mm_kernel.cpp:9]   --->   Operation 359 'phi' 'indvar_flatten88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %.split12, i7 %select_ln9_3, void %.split4._crit_edge73" [mm_kernel.cpp:9]   --->   Operation 360 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 361 [1/1] (0.00ns)   --->   "%j_1 = phi i7 0, void %.split12, i7 %add_ln10, void %.split4._crit_edge73" [mm_kernel.cpp:10]   --->   Operation 361 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 362 [1/1] (0.75ns)   --->   "%add_ln9_4 = add i13 %indvar_flatten88, i13 1" [mm_kernel.cpp:9]   --->   Operation 362 'add' 'add_ln9_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %i" [mm_kernel.cpp:9]   --->   Operation 363 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (1.14ns)   --->   "%empty_29 = add i64 %zext_ln9, i64 %select_ln45_1" [mm_kernel.cpp:9]   --->   Operation 364 'add' 'empty_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [1/1] (1.06ns)   --->   "%cmp3_i = icmp_slt  i64 %empty_29, i64 %sext_ln75_1" [mm_kernel.cpp:9]   --->   Operation 365 'icmp' 'cmp3_i' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 366 [1/1] (0.64ns)   --->   "%icmp_ln9 = icmp_eq  i13 %indvar_flatten88, i13 4096" [mm_kernel.cpp:9]   --->   Operation 366 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split6, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:9]   --->   Operation 367 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.70ns)   --->   "%add_ln9 = add i7 %i, i7 1" [mm_kernel.cpp:9]   --->   Operation 368 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 369 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp_eq  i7 %j_1, i7 64" [mm_kernel.cpp:10]   --->   Operation 369 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [1/1] (0.30ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i7 0, i7 %j_1" [mm_kernel.cpp:9]   --->   Operation 370 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i7 %add_ln9" [mm_kernel.cpp:9]   --->   Operation 371 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i7 %i" [mm_kernel.cpp:9]   --->   Operation 372 'trunc' 'trunc_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.29ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i6 %trunc_ln9, i6 %trunc_ln9_1" [mm_kernel.cpp:9]   --->   Operation 373 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 374 [1/1] (0.30ns)   --->   "%select_ln9_3 = select i1 %icmp_ln10, i7 %add_ln9, i7 %i" [mm_kernel.cpp:9]   --->   Operation 374 'select' 'select_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i7 %select_ln9_3" [mm_kernel.cpp:9]   --->   Operation 375 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (1.12ns)   --->   "%add_ln9_2 = add i62 %zext_ln9_3, i62 %trunc_ln45" [mm_kernel.cpp:9]   --->   Operation 376 'add' 'add_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i7 %select_ln9" [mm_kernel.cpp:15]   --->   Operation 377 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (0.58ns)   --->   "%switch_ln15 = switch i6 %trunc_ln15, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [mm_kernel.cpp:15]   --->   Operation 378 'switch' 'switch_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.58>
ST_27 : Operation 379 [1/1] (0.70ns)   --->   "%add_ln10 = add i7 %select_ln9, i7 1" [mm_kernel.cpp:10]   --->   Operation 379 'add' 'add_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 380 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 28 <SV = 8> <Delay = 2.21>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i7 %add_ln9" [mm_kernel.cpp:9]   --->   Operation 381 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (1.14ns)   --->   "%p_mid184 = add i64 %zext_ln9_2, i64 %select_ln45_1" [mm_kernel.cpp:9]   --->   Operation 382 'add' 'p_mid184' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [1/1] (1.06ns)   --->   "%cmp3_i_mid1 = icmp_slt  i64 %p_mid184, i64 %sext_ln75_1" [mm_kernel.cpp:9]   --->   Operation 383 'icmp' 'cmp3_i_mid1' <Predicate = (!icmp_ln9 & icmp_ln10)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 384 [5/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 384 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %select_ln9" [mm_kernel.cpp:10]   --->   Operation 385 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (1.14ns)   --->   "%add_ln13 = add i64 %zext_ln10, i64 %k" [mm_kernel.cpp:13]   --->   Operation 386 'add' 'add_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [1/1] (1.06ns)   --->   "%icmp_ln14 = icmp_slt  i64 %add_ln13, i64 %sext_ln75_2" [mm_kernel.cpp:14]   --->   Operation 387 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 2.15>
ST_29 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%select_ln9_2 = select i1 %icmp_ln10, i1 %cmp3_i_mid1, i1 %cmp3_i" [mm_kernel.cpp:9]   --->   Operation 388 'select' 'select_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 389 [4/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 389 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 390 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln14 = and i1 %select_ln9_2, i1 %icmp_ln14" [mm_kernel.cpp:14]   --->   Operation 390 'and' 'and_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [1/1] (0.38ns)   --->   "%br_ln14 = br i1 %and_ln14, void %.split4._crit_edge, void" [mm_kernel.cpp:14]   --->   Operation 391 'br' 'br_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.38>

State 30 <SV = 10> <Delay = 2.15>
ST_30 : Operation 392 [3/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 392 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 2.15>
ST_31 : Operation 393 [2/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 393 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 2.15>
ST_32 : Operation 394 [1/5] (2.15ns)   --->   "%mul_ln9 = mul i62 %add_ln9_2, i62 %sext_ln75_4" [mm_kernel.cpp:9]   --->   Operation 394 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %select_ln9" [mm_kernel.cpp:13]   --->   Operation 395 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (1.12ns)   --->   "%add_ln14 = add i62 %zext_ln13, i62 %trunc_ln13" [mm_kernel.cpp:14]   --->   Operation 396 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 2.26>
ST_33 : Operation 397 [1/1] (1.12ns)   --->   "%add_ln15 = add i62 %add_ln14, i62 %mul_ln9" [mm_kernel.cpp:15]   --->   Operation 397 'add' 'add_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln15, i2 0" [mm_kernel.cpp:15]   --->   Operation 398 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>
ST_33 : Operation 399 [1/1] (1.14ns)   --->   "%add_ln15_1 = add i64 %shl_ln1, i64 %A_read" [mm_kernel.cpp:15]   --->   Operation 399 'add' 'add_ln15_1' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln15_1, i32 2, i32 63" [mm_kernel.cpp:15]   --->   Operation 400 'partselect' 'trunc_ln15_2' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>
ST_33 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln15_2" [mm_kernel.cpp:15]   --->   Operation 401 'sext' 'sext_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln15" [mm_kernel.cpp:15]   --->   Operation 402 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>

State 34 <SV = 14> <Delay = 2.43>
ST_34 : Operation 403 [7/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 403 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 15> <Delay = 2.43>
ST_35 : Operation 404 [6/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 404 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 16> <Delay = 2.43>
ST_36 : Operation 405 [5/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 405 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 17> <Delay = 2.43>
ST_37 : Operation 406 [4/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 406 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 18> <Delay = 2.43>
ST_38 : Operation 407 [3/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 407 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 19> <Delay = 2.43>
ST_39 : Operation 408 [2/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 408 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 20> <Delay = 2.43>
ST_40 : Operation 409 [1/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:15]   --->   Operation 409 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 21> <Delay = 2.43>
ST_41 : Operation 410 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1" [mm_kernel.cpp:15]   --->   Operation 410 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %gmem0_addr_1_read" [mm_kernel.cpp:15]   --->   Operation 411 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.00>

State 42 <SV = 22> <Delay = 1.08>
ST_42 : Operation 412 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 412 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 413 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 413 'speclooptripcount' 'empty_30' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 414 [1/1] (0.00ns)   --->   "%select_ln9_1_cast = zext i6 %select_ln9_1" [mm_kernel.cpp:9]   --->   Operation 414 'zext' 'select_ln9_1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:10]   --->   Operation 415 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 416 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mm_kernel.cpp:10]   --->   Operation 416 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_42 : Operation 417 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.split4._crit_edge" [mm_kernel.cpp:15]   --->   Operation 417 'br' 'br_ln15' <Predicate = (!icmp_ln9 & and_ln14)> <Delay = 0.38>
ST_42 : Operation 418 [1/1] (0.00ns)   --->   "%storemerge1 = phi i32 %bitcast_ln15, void, i32 0, void %.split6" [mm_kernel.cpp:15]   --->   Operation 418 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 419 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 419 'getelementptr' 'buff_A_62_addr' <Predicate = (trunc_ln15 == 62)> <Delay = 0.00>
ST_42 : Operation 420 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_62_addr" [mm_kernel.cpp:15]   --->   Operation 420 'store' 'store_ln15' <Predicate = (trunc_ln15 == 62)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 421 'br' 'br_ln15' <Predicate = (trunc_ln15 == 62)> <Delay = 0.00>
ST_42 : Operation 422 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 422 'getelementptr' 'buff_A_61_addr' <Predicate = (trunc_ln15 == 61)> <Delay = 0.00>
ST_42 : Operation 423 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_61_addr" [mm_kernel.cpp:15]   --->   Operation 423 'store' 'store_ln15' <Predicate = (trunc_ln15 == 61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 424 'br' 'br_ln15' <Predicate = (trunc_ln15 == 61)> <Delay = 0.00>
ST_42 : Operation 425 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 425 'getelementptr' 'buff_A_60_addr' <Predicate = (trunc_ln15 == 60)> <Delay = 0.00>
ST_42 : Operation 426 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_60_addr" [mm_kernel.cpp:15]   --->   Operation 426 'store' 'store_ln15' <Predicate = (trunc_ln15 == 60)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 427 'br' 'br_ln15' <Predicate = (trunc_ln15 == 60)> <Delay = 0.00>
ST_42 : Operation 428 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 428 'getelementptr' 'buff_A_59_addr' <Predicate = (trunc_ln15 == 59)> <Delay = 0.00>
ST_42 : Operation 429 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_59_addr" [mm_kernel.cpp:15]   --->   Operation 429 'store' 'store_ln15' <Predicate = (trunc_ln15 == 59)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 430 'br' 'br_ln15' <Predicate = (trunc_ln15 == 59)> <Delay = 0.00>
ST_42 : Operation 431 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 431 'getelementptr' 'buff_A_58_addr' <Predicate = (trunc_ln15 == 58)> <Delay = 0.00>
ST_42 : Operation 432 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_58_addr" [mm_kernel.cpp:15]   --->   Operation 432 'store' 'store_ln15' <Predicate = (trunc_ln15 == 58)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 433 'br' 'br_ln15' <Predicate = (trunc_ln15 == 58)> <Delay = 0.00>
ST_42 : Operation 434 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 434 'getelementptr' 'buff_A_57_addr' <Predicate = (trunc_ln15 == 57)> <Delay = 0.00>
ST_42 : Operation 435 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_57_addr" [mm_kernel.cpp:15]   --->   Operation 435 'store' 'store_ln15' <Predicate = (trunc_ln15 == 57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 436 'br' 'br_ln15' <Predicate = (trunc_ln15 == 57)> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 437 'getelementptr' 'buff_A_56_addr' <Predicate = (trunc_ln15 == 56)> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_56_addr" [mm_kernel.cpp:15]   --->   Operation 438 'store' 'store_ln15' <Predicate = (trunc_ln15 == 56)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 439 'br' 'br_ln15' <Predicate = (trunc_ln15 == 56)> <Delay = 0.00>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 440 'getelementptr' 'buff_A_55_addr' <Predicate = (trunc_ln15 == 55)> <Delay = 0.00>
ST_42 : Operation 441 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_55_addr" [mm_kernel.cpp:15]   --->   Operation 441 'store' 'store_ln15' <Predicate = (trunc_ln15 == 55)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 442 'br' 'br_ln15' <Predicate = (trunc_ln15 == 55)> <Delay = 0.00>
ST_42 : Operation 443 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 443 'getelementptr' 'buff_A_54_addr' <Predicate = (trunc_ln15 == 54)> <Delay = 0.00>
ST_42 : Operation 444 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_54_addr" [mm_kernel.cpp:15]   --->   Operation 444 'store' 'store_ln15' <Predicate = (trunc_ln15 == 54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 445 'br' 'br_ln15' <Predicate = (trunc_ln15 == 54)> <Delay = 0.00>
ST_42 : Operation 446 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 446 'getelementptr' 'buff_A_53_addr' <Predicate = (trunc_ln15 == 53)> <Delay = 0.00>
ST_42 : Operation 447 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_53_addr" [mm_kernel.cpp:15]   --->   Operation 447 'store' 'store_ln15' <Predicate = (trunc_ln15 == 53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 448 'br' 'br_ln15' <Predicate = (trunc_ln15 == 53)> <Delay = 0.00>
ST_42 : Operation 449 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 449 'getelementptr' 'buff_A_52_addr' <Predicate = (trunc_ln15 == 52)> <Delay = 0.00>
ST_42 : Operation 450 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_52_addr" [mm_kernel.cpp:15]   --->   Operation 450 'store' 'store_ln15' <Predicate = (trunc_ln15 == 52)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 451 'br' 'br_ln15' <Predicate = (trunc_ln15 == 52)> <Delay = 0.00>
ST_42 : Operation 452 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 452 'getelementptr' 'buff_A_51_addr' <Predicate = (trunc_ln15 == 51)> <Delay = 0.00>
ST_42 : Operation 453 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_51_addr" [mm_kernel.cpp:15]   --->   Operation 453 'store' 'store_ln15' <Predicate = (trunc_ln15 == 51)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 454 'br' 'br_ln15' <Predicate = (trunc_ln15 == 51)> <Delay = 0.00>
ST_42 : Operation 455 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 455 'getelementptr' 'buff_A_50_addr' <Predicate = (trunc_ln15 == 50)> <Delay = 0.00>
ST_42 : Operation 456 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_50_addr" [mm_kernel.cpp:15]   --->   Operation 456 'store' 'store_ln15' <Predicate = (trunc_ln15 == 50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 457 'br' 'br_ln15' <Predicate = (trunc_ln15 == 50)> <Delay = 0.00>
ST_42 : Operation 458 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 458 'getelementptr' 'buff_A_49_addr' <Predicate = (trunc_ln15 == 49)> <Delay = 0.00>
ST_42 : Operation 459 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_49_addr" [mm_kernel.cpp:15]   --->   Operation 459 'store' 'store_ln15' <Predicate = (trunc_ln15 == 49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 460 'br' 'br_ln15' <Predicate = (trunc_ln15 == 49)> <Delay = 0.00>
ST_42 : Operation 461 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 461 'getelementptr' 'buff_A_48_addr' <Predicate = (trunc_ln15 == 48)> <Delay = 0.00>
ST_42 : Operation 462 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_48_addr" [mm_kernel.cpp:15]   --->   Operation 462 'store' 'store_ln15' <Predicate = (trunc_ln15 == 48)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 463 'br' 'br_ln15' <Predicate = (trunc_ln15 == 48)> <Delay = 0.00>
ST_42 : Operation 464 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 464 'getelementptr' 'buff_A_47_addr' <Predicate = (trunc_ln15 == 47)> <Delay = 0.00>
ST_42 : Operation 465 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_47_addr" [mm_kernel.cpp:15]   --->   Operation 465 'store' 'store_ln15' <Predicate = (trunc_ln15 == 47)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 466 'br' 'br_ln15' <Predicate = (trunc_ln15 == 47)> <Delay = 0.00>
ST_42 : Operation 467 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 467 'getelementptr' 'buff_A_46_addr' <Predicate = (trunc_ln15 == 46)> <Delay = 0.00>
ST_42 : Operation 468 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_46_addr" [mm_kernel.cpp:15]   --->   Operation 468 'store' 'store_ln15' <Predicate = (trunc_ln15 == 46)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 469 'br' 'br_ln15' <Predicate = (trunc_ln15 == 46)> <Delay = 0.00>
ST_42 : Operation 470 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 470 'getelementptr' 'buff_A_45_addr' <Predicate = (trunc_ln15 == 45)> <Delay = 0.00>
ST_42 : Operation 471 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_45_addr" [mm_kernel.cpp:15]   --->   Operation 471 'store' 'store_ln15' <Predicate = (trunc_ln15 == 45)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 472 'br' 'br_ln15' <Predicate = (trunc_ln15 == 45)> <Delay = 0.00>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 473 'getelementptr' 'buff_A_44_addr' <Predicate = (trunc_ln15 == 44)> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_44_addr" [mm_kernel.cpp:15]   --->   Operation 474 'store' 'store_ln15' <Predicate = (trunc_ln15 == 44)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 475 'br' 'br_ln15' <Predicate = (trunc_ln15 == 44)> <Delay = 0.00>
ST_42 : Operation 476 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 476 'getelementptr' 'buff_A_43_addr' <Predicate = (trunc_ln15 == 43)> <Delay = 0.00>
ST_42 : Operation 477 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_43_addr" [mm_kernel.cpp:15]   --->   Operation 477 'store' 'store_ln15' <Predicate = (trunc_ln15 == 43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 478 'br' 'br_ln15' <Predicate = (trunc_ln15 == 43)> <Delay = 0.00>
ST_42 : Operation 479 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 479 'getelementptr' 'buff_A_42_addr' <Predicate = (trunc_ln15 == 42)> <Delay = 0.00>
ST_42 : Operation 480 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_42_addr" [mm_kernel.cpp:15]   --->   Operation 480 'store' 'store_ln15' <Predicate = (trunc_ln15 == 42)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 481 'br' 'br_ln15' <Predicate = (trunc_ln15 == 42)> <Delay = 0.00>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 482 'getelementptr' 'buff_A_41_addr' <Predicate = (trunc_ln15 == 41)> <Delay = 0.00>
ST_42 : Operation 483 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_41_addr" [mm_kernel.cpp:15]   --->   Operation 483 'store' 'store_ln15' <Predicate = (trunc_ln15 == 41)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 484 'br' 'br_ln15' <Predicate = (trunc_ln15 == 41)> <Delay = 0.00>
ST_42 : Operation 485 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 485 'getelementptr' 'buff_A_40_addr' <Predicate = (trunc_ln15 == 40)> <Delay = 0.00>
ST_42 : Operation 486 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_40_addr" [mm_kernel.cpp:15]   --->   Operation 486 'store' 'store_ln15' <Predicate = (trunc_ln15 == 40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 487 'br' 'br_ln15' <Predicate = (trunc_ln15 == 40)> <Delay = 0.00>
ST_42 : Operation 488 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 488 'getelementptr' 'buff_A_39_addr' <Predicate = (trunc_ln15 == 39)> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_39_addr" [mm_kernel.cpp:15]   --->   Operation 489 'store' 'store_ln15' <Predicate = (trunc_ln15 == 39)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 490 'br' 'br_ln15' <Predicate = (trunc_ln15 == 39)> <Delay = 0.00>
ST_42 : Operation 491 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 491 'getelementptr' 'buff_A_38_addr' <Predicate = (trunc_ln15 == 38)> <Delay = 0.00>
ST_42 : Operation 492 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_38_addr" [mm_kernel.cpp:15]   --->   Operation 492 'store' 'store_ln15' <Predicate = (trunc_ln15 == 38)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 493 'br' 'br_ln15' <Predicate = (trunc_ln15 == 38)> <Delay = 0.00>
ST_42 : Operation 494 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 494 'getelementptr' 'buff_A_37_addr' <Predicate = (trunc_ln15 == 37)> <Delay = 0.00>
ST_42 : Operation 495 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_37_addr" [mm_kernel.cpp:15]   --->   Operation 495 'store' 'store_ln15' <Predicate = (trunc_ln15 == 37)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 496 'br' 'br_ln15' <Predicate = (trunc_ln15 == 37)> <Delay = 0.00>
ST_42 : Operation 497 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 497 'getelementptr' 'buff_A_36_addr' <Predicate = (trunc_ln15 == 36)> <Delay = 0.00>
ST_42 : Operation 498 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_36_addr" [mm_kernel.cpp:15]   --->   Operation 498 'store' 'store_ln15' <Predicate = (trunc_ln15 == 36)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 499 'br' 'br_ln15' <Predicate = (trunc_ln15 == 36)> <Delay = 0.00>
ST_42 : Operation 500 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 500 'getelementptr' 'buff_A_35_addr' <Predicate = (trunc_ln15 == 35)> <Delay = 0.00>
ST_42 : Operation 501 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_35_addr" [mm_kernel.cpp:15]   --->   Operation 501 'store' 'store_ln15' <Predicate = (trunc_ln15 == 35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 502 'br' 'br_ln15' <Predicate = (trunc_ln15 == 35)> <Delay = 0.00>
ST_42 : Operation 503 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 503 'getelementptr' 'buff_A_34_addr' <Predicate = (trunc_ln15 == 34)> <Delay = 0.00>
ST_42 : Operation 504 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_34_addr" [mm_kernel.cpp:15]   --->   Operation 504 'store' 'store_ln15' <Predicate = (trunc_ln15 == 34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 505 'br' 'br_ln15' <Predicate = (trunc_ln15 == 34)> <Delay = 0.00>
ST_42 : Operation 506 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 506 'getelementptr' 'buff_A_33_addr' <Predicate = (trunc_ln15 == 33)> <Delay = 0.00>
ST_42 : Operation 507 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_33_addr" [mm_kernel.cpp:15]   --->   Operation 507 'store' 'store_ln15' <Predicate = (trunc_ln15 == 33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 508 'br' 'br_ln15' <Predicate = (trunc_ln15 == 33)> <Delay = 0.00>
ST_42 : Operation 509 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 509 'getelementptr' 'buff_A_32_addr' <Predicate = (trunc_ln15 == 32)> <Delay = 0.00>
ST_42 : Operation 510 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_32_addr" [mm_kernel.cpp:15]   --->   Operation 510 'store' 'store_ln15' <Predicate = (trunc_ln15 == 32)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 511 'br' 'br_ln15' <Predicate = (trunc_ln15 == 32)> <Delay = 0.00>
ST_42 : Operation 512 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 512 'getelementptr' 'buff_A_31_addr' <Predicate = (trunc_ln15 == 31)> <Delay = 0.00>
ST_42 : Operation 513 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_31_addr" [mm_kernel.cpp:15]   --->   Operation 513 'store' 'store_ln15' <Predicate = (trunc_ln15 == 31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 514 'br' 'br_ln15' <Predicate = (trunc_ln15 == 31)> <Delay = 0.00>
ST_42 : Operation 515 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 515 'getelementptr' 'buff_A_30_addr' <Predicate = (trunc_ln15 == 30)> <Delay = 0.00>
ST_42 : Operation 516 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_30_addr" [mm_kernel.cpp:15]   --->   Operation 516 'store' 'store_ln15' <Predicate = (trunc_ln15 == 30)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 517 'br' 'br_ln15' <Predicate = (trunc_ln15 == 30)> <Delay = 0.00>
ST_42 : Operation 518 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 518 'getelementptr' 'buff_A_29_addr' <Predicate = (trunc_ln15 == 29)> <Delay = 0.00>
ST_42 : Operation 519 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_29_addr" [mm_kernel.cpp:15]   --->   Operation 519 'store' 'store_ln15' <Predicate = (trunc_ln15 == 29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 520 'br' 'br_ln15' <Predicate = (trunc_ln15 == 29)> <Delay = 0.00>
ST_42 : Operation 521 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 521 'getelementptr' 'buff_A_28_addr' <Predicate = (trunc_ln15 == 28)> <Delay = 0.00>
ST_42 : Operation 522 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_28_addr" [mm_kernel.cpp:15]   --->   Operation 522 'store' 'store_ln15' <Predicate = (trunc_ln15 == 28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 523 'br' 'br_ln15' <Predicate = (trunc_ln15 == 28)> <Delay = 0.00>
ST_42 : Operation 524 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 524 'getelementptr' 'buff_A_27_addr' <Predicate = (trunc_ln15 == 27)> <Delay = 0.00>
ST_42 : Operation 525 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_27_addr" [mm_kernel.cpp:15]   --->   Operation 525 'store' 'store_ln15' <Predicate = (trunc_ln15 == 27)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 526 'br' 'br_ln15' <Predicate = (trunc_ln15 == 27)> <Delay = 0.00>
ST_42 : Operation 527 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 527 'getelementptr' 'buff_A_26_addr' <Predicate = (trunc_ln15 == 26)> <Delay = 0.00>
ST_42 : Operation 528 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_26_addr" [mm_kernel.cpp:15]   --->   Operation 528 'store' 'store_ln15' <Predicate = (trunc_ln15 == 26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 529 'br' 'br_ln15' <Predicate = (trunc_ln15 == 26)> <Delay = 0.00>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 530 'getelementptr' 'buff_A_25_addr' <Predicate = (trunc_ln15 == 25)> <Delay = 0.00>
ST_42 : Operation 531 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_25_addr" [mm_kernel.cpp:15]   --->   Operation 531 'store' 'store_ln15' <Predicate = (trunc_ln15 == 25)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 532 'br' 'br_ln15' <Predicate = (trunc_ln15 == 25)> <Delay = 0.00>
ST_42 : Operation 533 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 533 'getelementptr' 'buff_A_24_addr' <Predicate = (trunc_ln15 == 24)> <Delay = 0.00>
ST_42 : Operation 534 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_24_addr" [mm_kernel.cpp:15]   --->   Operation 534 'store' 'store_ln15' <Predicate = (trunc_ln15 == 24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 535 'br' 'br_ln15' <Predicate = (trunc_ln15 == 24)> <Delay = 0.00>
ST_42 : Operation 536 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 536 'getelementptr' 'buff_A_23_addr' <Predicate = (trunc_ln15 == 23)> <Delay = 0.00>
ST_42 : Operation 537 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_23_addr" [mm_kernel.cpp:15]   --->   Operation 537 'store' 'store_ln15' <Predicate = (trunc_ln15 == 23)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 538 'br' 'br_ln15' <Predicate = (trunc_ln15 == 23)> <Delay = 0.00>
ST_42 : Operation 539 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 539 'getelementptr' 'buff_A_22_addr' <Predicate = (trunc_ln15 == 22)> <Delay = 0.00>
ST_42 : Operation 540 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_22_addr" [mm_kernel.cpp:15]   --->   Operation 540 'store' 'store_ln15' <Predicate = (trunc_ln15 == 22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 541 'br' 'br_ln15' <Predicate = (trunc_ln15 == 22)> <Delay = 0.00>
ST_42 : Operation 542 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 542 'getelementptr' 'buff_A_21_addr' <Predicate = (trunc_ln15 == 21)> <Delay = 0.00>
ST_42 : Operation 543 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_21_addr" [mm_kernel.cpp:15]   --->   Operation 543 'store' 'store_ln15' <Predicate = (trunc_ln15 == 21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 544 'br' 'br_ln15' <Predicate = (trunc_ln15 == 21)> <Delay = 0.00>
ST_42 : Operation 545 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 545 'getelementptr' 'buff_A_20_addr' <Predicate = (trunc_ln15 == 20)> <Delay = 0.00>
ST_42 : Operation 546 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_20_addr" [mm_kernel.cpp:15]   --->   Operation 546 'store' 'store_ln15' <Predicate = (trunc_ln15 == 20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 547 'br' 'br_ln15' <Predicate = (trunc_ln15 == 20)> <Delay = 0.00>
ST_42 : Operation 548 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 548 'getelementptr' 'buff_A_19_addr' <Predicate = (trunc_ln15 == 19)> <Delay = 0.00>
ST_42 : Operation 549 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_19_addr" [mm_kernel.cpp:15]   --->   Operation 549 'store' 'store_ln15' <Predicate = (trunc_ln15 == 19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 550 'br' 'br_ln15' <Predicate = (trunc_ln15 == 19)> <Delay = 0.00>
ST_42 : Operation 551 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 551 'getelementptr' 'buff_A_18_addr' <Predicate = (trunc_ln15 == 18)> <Delay = 0.00>
ST_42 : Operation 552 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_18_addr" [mm_kernel.cpp:15]   --->   Operation 552 'store' 'store_ln15' <Predicate = (trunc_ln15 == 18)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 553 'br' 'br_ln15' <Predicate = (trunc_ln15 == 18)> <Delay = 0.00>
ST_42 : Operation 554 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 554 'getelementptr' 'buff_A_17_addr' <Predicate = (trunc_ln15 == 17)> <Delay = 0.00>
ST_42 : Operation 555 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_17_addr" [mm_kernel.cpp:15]   --->   Operation 555 'store' 'store_ln15' <Predicate = (trunc_ln15 == 17)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 556 'br' 'br_ln15' <Predicate = (trunc_ln15 == 17)> <Delay = 0.00>
ST_42 : Operation 557 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 557 'getelementptr' 'buff_A_16_addr' <Predicate = (trunc_ln15 == 16)> <Delay = 0.00>
ST_42 : Operation 558 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_16_addr" [mm_kernel.cpp:15]   --->   Operation 558 'store' 'store_ln15' <Predicate = (trunc_ln15 == 16)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 559 'br' 'br_ln15' <Predicate = (trunc_ln15 == 16)> <Delay = 0.00>
ST_42 : Operation 560 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 560 'getelementptr' 'buff_A_15_addr' <Predicate = (trunc_ln15 == 15)> <Delay = 0.00>
ST_42 : Operation 561 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_15_addr" [mm_kernel.cpp:15]   --->   Operation 561 'store' 'store_ln15' <Predicate = (trunc_ln15 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 562 'br' 'br_ln15' <Predicate = (trunc_ln15 == 15)> <Delay = 0.00>
ST_42 : Operation 563 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 563 'getelementptr' 'buff_A_14_addr' <Predicate = (trunc_ln15 == 14)> <Delay = 0.00>
ST_42 : Operation 564 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_14_addr" [mm_kernel.cpp:15]   --->   Operation 564 'store' 'store_ln15' <Predicate = (trunc_ln15 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 565 'br' 'br_ln15' <Predicate = (trunc_ln15 == 14)> <Delay = 0.00>
ST_42 : Operation 566 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 566 'getelementptr' 'buff_A_13_addr' <Predicate = (trunc_ln15 == 13)> <Delay = 0.00>
ST_42 : Operation 567 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_13_addr" [mm_kernel.cpp:15]   --->   Operation 567 'store' 'store_ln15' <Predicate = (trunc_ln15 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 568 'br' 'br_ln15' <Predicate = (trunc_ln15 == 13)> <Delay = 0.00>
ST_42 : Operation 569 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 569 'getelementptr' 'buff_A_12_addr' <Predicate = (trunc_ln15 == 12)> <Delay = 0.00>
ST_42 : Operation 570 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_12_addr" [mm_kernel.cpp:15]   --->   Operation 570 'store' 'store_ln15' <Predicate = (trunc_ln15 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 571 'br' 'br_ln15' <Predicate = (trunc_ln15 == 12)> <Delay = 0.00>
ST_42 : Operation 572 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 572 'getelementptr' 'buff_A_11_addr' <Predicate = (trunc_ln15 == 11)> <Delay = 0.00>
ST_42 : Operation 573 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_11_addr" [mm_kernel.cpp:15]   --->   Operation 573 'store' 'store_ln15' <Predicate = (trunc_ln15 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 574 'br' 'br_ln15' <Predicate = (trunc_ln15 == 11)> <Delay = 0.00>
ST_42 : Operation 575 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 575 'getelementptr' 'buff_A_10_addr' <Predicate = (trunc_ln15 == 10)> <Delay = 0.00>
ST_42 : Operation 576 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_10_addr" [mm_kernel.cpp:15]   --->   Operation 576 'store' 'store_ln15' <Predicate = (trunc_ln15 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 577 'br' 'br_ln15' <Predicate = (trunc_ln15 == 10)> <Delay = 0.00>
ST_42 : Operation 578 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 578 'getelementptr' 'buff_A_9_addr' <Predicate = (trunc_ln15 == 9)> <Delay = 0.00>
ST_42 : Operation 579 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_9_addr" [mm_kernel.cpp:15]   --->   Operation 579 'store' 'store_ln15' <Predicate = (trunc_ln15 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 580 'br' 'br_ln15' <Predicate = (trunc_ln15 == 9)> <Delay = 0.00>
ST_42 : Operation 581 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 581 'getelementptr' 'buff_A_8_addr' <Predicate = (trunc_ln15 == 8)> <Delay = 0.00>
ST_42 : Operation 582 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_8_addr" [mm_kernel.cpp:15]   --->   Operation 582 'store' 'store_ln15' <Predicate = (trunc_ln15 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 583 'br' 'br_ln15' <Predicate = (trunc_ln15 == 8)> <Delay = 0.00>
ST_42 : Operation 584 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 584 'getelementptr' 'buff_A_7_addr' <Predicate = (trunc_ln15 == 7)> <Delay = 0.00>
ST_42 : Operation 585 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_7_addr" [mm_kernel.cpp:15]   --->   Operation 585 'store' 'store_ln15' <Predicate = (trunc_ln15 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 586 'br' 'br_ln15' <Predicate = (trunc_ln15 == 7)> <Delay = 0.00>
ST_42 : Operation 587 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 587 'getelementptr' 'buff_A_6_addr' <Predicate = (trunc_ln15 == 6)> <Delay = 0.00>
ST_42 : Operation 588 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_6_addr" [mm_kernel.cpp:15]   --->   Operation 588 'store' 'store_ln15' <Predicate = (trunc_ln15 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 589 'br' 'br_ln15' <Predicate = (trunc_ln15 == 6)> <Delay = 0.00>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 590 'getelementptr' 'buff_A_5_addr' <Predicate = (trunc_ln15 == 5)> <Delay = 0.00>
ST_42 : Operation 591 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_5_addr" [mm_kernel.cpp:15]   --->   Operation 591 'store' 'store_ln15' <Predicate = (trunc_ln15 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 592 'br' 'br_ln15' <Predicate = (trunc_ln15 == 5)> <Delay = 0.00>
ST_42 : Operation 593 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 593 'getelementptr' 'buff_A_4_addr' <Predicate = (trunc_ln15 == 4)> <Delay = 0.00>
ST_42 : Operation 594 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_4_addr" [mm_kernel.cpp:15]   --->   Operation 594 'store' 'store_ln15' <Predicate = (trunc_ln15 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 595 'br' 'br_ln15' <Predicate = (trunc_ln15 == 4)> <Delay = 0.00>
ST_42 : Operation 596 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 596 'getelementptr' 'buff_A_3_addr' <Predicate = (trunc_ln15 == 3)> <Delay = 0.00>
ST_42 : Operation 597 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_3_addr" [mm_kernel.cpp:15]   --->   Operation 597 'store' 'store_ln15' <Predicate = (trunc_ln15 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 598 'br' 'br_ln15' <Predicate = (trunc_ln15 == 3)> <Delay = 0.00>
ST_42 : Operation 599 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 599 'getelementptr' 'buff_A_2_addr' <Predicate = (trunc_ln15 == 2)> <Delay = 0.00>
ST_42 : Operation 600 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_2_addr" [mm_kernel.cpp:15]   --->   Operation 600 'store' 'store_ln15' <Predicate = (trunc_ln15 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 601 'br' 'br_ln15' <Predicate = (trunc_ln15 == 2)> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 602 'getelementptr' 'buff_A_1_addr' <Predicate = (trunc_ln15 == 1)> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_1_addr" [mm_kernel.cpp:15]   --->   Operation 603 'store' 'store_ln15' <Predicate = (trunc_ln15 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 604 'br' 'br_ln15' <Predicate = (trunc_ln15 == 1)> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 605 'getelementptr' 'buff_A_0_addr' <Predicate = (trunc_ln15 == 0)> <Delay = 0.00>
ST_42 : Operation 606 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_0_addr" [mm_kernel.cpp:15]   --->   Operation 606 'store' 'store_ln15' <Predicate = (trunc_ln15 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 607 'br' 'br_ln15' <Predicate = (trunc_ln15 == 0)> <Delay = 0.00>
ST_42 : Operation 608 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %select_ln9_1_cast" [mm_kernel.cpp:15]   --->   Operation 608 'getelementptr' 'buff_A_63_addr' <Predicate = (trunc_ln15 == 63)> <Delay = 0.00>
ST_42 : Operation 609 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge1, i6 %buff_A_63_addr" [mm_kernel.cpp:15]   --->   Operation 609 'store' 'store_ln15' <Predicate = (trunc_ln15 == 63)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split4._crit_edge73" [mm_kernel.cpp:15]   --->   Operation 610 'br' 'br_ln15' <Predicate = (trunc_ln15 == 63)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 0.38>
ST_43 : Operation 611 [1/1] (0.38ns)   --->   "%br_ln9 = br void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader" [mm_kernel.cpp:9]   --->   Operation 611 'br' 'br_ln9' <Predicate = true> <Delay = 0.38>

State 44 <SV = 9> <Delay = 2.21>
ST_44 : Operation 612 [1/1] (0.00ns)   --->   "%indvar_flatten105 = phi i13 %add_ln9_5, void %.split8._crit_edge138, i13 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:9]   --->   Operation 612 'phi' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 613 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %select_ln9_6, void %.split8._crit_edge138, i7 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:9]   --->   Operation 613 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 614 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln10_1, void %.split8._crit_edge138, i7 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:10]   --->   Operation 614 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 615 [1/1] (0.75ns)   --->   "%add_ln9_5 = add i13 %indvar_flatten105, i13 1" [mm_kernel.cpp:9]   --->   Operation 615 'add' 'add_ln9_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i7 %i_2" [mm_kernel.cpp:9]   --->   Operation 616 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 617 [1/1] (1.14ns)   --->   "%empty_31 = add i64 %zext_ln9_1, i64 %k" [mm_kernel.cpp:9]   --->   Operation 617 'add' 'empty_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 618 [1/1] (1.06ns)   --->   "%cmp3_i21 = icmp_slt  i64 %empty_31, i64 %sext_ln75_2" [mm_kernel.cpp:9]   --->   Operation 618 'icmp' 'cmp3_i21' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 619 [1/1] (0.64ns)   --->   "%icmp_ln9_1 = icmp_eq  i13 %indvar_flatten105, i13 4096" [mm_kernel.cpp:9]   --->   Operation 619 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void %_ZL15load_input_tilePfPA64_fiiii.exit, void %_ZL15load_input_tilePfPA64_fiiii.exit39" [mm_kernel.cpp:9]   --->   Operation 620 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 621 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i7 %i_2, i7 1" [mm_kernel.cpp:9]   --->   Operation 621 'add' 'add_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 622 [1/1] (0.59ns)   --->   "%icmp_ln10_1 = icmp_eq  i7 %j_3, i7 64" [mm_kernel.cpp:10]   --->   Operation 622 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 623 [1/1] (0.30ns)   --->   "%select_ln9_4 = select i1 %icmp_ln10_1, i7 0, i7 %j_3" [mm_kernel.cpp:9]   --->   Operation 623 'select' 'select_ln9_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 624 [1/1] (0.30ns)   --->   "%select_ln9_6 = select i1 %icmp_ln10_1, i7 %add_ln9_1, i7 %i_2" [mm_kernel.cpp:9]   --->   Operation 624 'select' 'select_ln9_6' <Predicate = (!icmp_ln9_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln9_5 = zext i7 %select_ln9_6" [mm_kernel.cpp:9]   --->   Operation 625 'zext' 'zext_ln9_5' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_44 : Operation 626 [1/1] (1.12ns)   --->   "%add_ln9_3 = add i62 %zext_ln9_5, i62 %trunc_ln13" [mm_kernel.cpp:9]   --->   Operation 626 'add' 'add_ln9_3' <Predicate = (!icmp_ln9_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = trunc i7 %select_ln9_6" [mm_kernel.cpp:9]   --->   Operation 627 'trunc' 'trunc_ln9_2' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_44 : Operation 628 [1/1] (0.58ns)   --->   "%switch_ln15 = switch i6 %trunc_ln9_2, void %branch127, i6 0, void %branch64, i6 1, void %branch65, i6 2, void %branch66, i6 3, void %branch67, i6 4, void %branch68, i6 5, void %branch69, i6 6, void %branch70, i6 7, void %branch71, i6 8, void %branch72, i6 9, void %branch73, i6 10, void %branch74, i6 11, void %branch75, i6 12, void %branch76, i6 13, void %branch77, i6 14, void %branch78, i6 15, void %branch79, i6 16, void %branch80, i6 17, void %branch81, i6 18, void %branch82, i6 19, void %branch83, i6 20, void %branch84, i6 21, void %branch85, i6 22, void %branch86, i6 23, void %branch87, i6 24, void %branch88, i6 25, void %branch89, i6 26, void %branch90, i6 27, void %branch91, i6 28, void %branch92, i6 29, void %branch93, i6 30, void %branch94, i6 31, void %branch95, i6 32, void %branch96, i6 33, void %branch97, i6 34, void %branch98, i6 35, void %branch99, i6 36, void %branch100, i6 37, void %branch101, i6 38, void %branch102, i6 39, void %branch103, i6 40, void %branch104, i6 41, void %branch105, i6 42, void %branch106, i6 43, void %branch107, i6 44, void %branch108, i6 45, void %branch109, i6 46, void %branch110, i6 47, void %branch111, i6 48, void %branch112, i6 49, void %branch113, i6 50, void %branch114, i6 51, void %branch115, i6 52, void %branch116, i6 53, void %branch117, i6 54, void %branch118, i6 55, void %branch119, i6 56, void %branch120, i6 57, void %branch121, i6 58, void %branch122, i6 59, void %branch123, i6 60, void %branch124, i6 61, void %branch125, i6 62, void %branch126" [mm_kernel.cpp:15]   --->   Operation 628 'switch' 'switch_ln15' <Predicate = (!icmp_ln9_1)> <Delay = 0.58>
ST_44 : Operation 629 [1/1] (0.70ns)   --->   "%add_ln10_1 = add i7 %select_ln9_4, i7 1" [mm_kernel.cpp:10]   --->   Operation 629 'add' 'add_ln10_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader"   --->   Operation 630 'br' 'br_ln0' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 45 <SV = 10> <Delay = 2.21>
ST_45 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i7 %add_ln9_1" [mm_kernel.cpp:9]   --->   Operation 631 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln9_1 & icmp_ln10_1)> <Delay = 0.00>
ST_45 : Operation 632 [1/1] (1.14ns)   --->   "%p_mid1101 = add i64 %zext_ln9_4, i64 %k" [mm_kernel.cpp:9]   --->   Operation 632 'add' 'p_mid1101' <Predicate = (!icmp_ln9_1 & icmp_ln10_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 633 [1/1] (1.06ns)   --->   "%cmp3_i21_mid1 = icmp_slt  i64 %p_mid1101, i64 %sext_ln75_2" [mm_kernel.cpp:9]   --->   Operation 633 'icmp' 'cmp3_i21_mid1' <Predicate = (!icmp_ln9_1 & icmp_ln10_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 634 [5/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 634 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 2.15>
ST_46 : Operation 635 [4/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 635 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 12> <Delay = 2.15>
ST_47 : Operation 636 [3/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 636 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 13> <Delay = 2.15>
ST_48 : Operation 637 [2/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 637 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 14> <Delay = 2.21>
ST_49 : Operation 638 [1/5] (2.15ns)   --->   "%mul_ln9_1 = mul i62 %add_ln9_3, i62 %sext_ln75_3" [mm_kernel.cpp:9]   --->   Operation 638 'mul' 'mul_ln9_1' <Predicate = (!icmp_ln9_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i7 %select_ln9_4" [mm_kernel.cpp:10]   --->   Operation 639 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %select_ln9_4" [mm_kernel.cpp:13]   --->   Operation 640 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_49 : Operation 641 [1/1] (1.14ns)   --->   "%add_ln13_1 = add i64 %zext_ln10_1, i64 %select_ln45" [mm_kernel.cpp:13]   --->   Operation 641 'add' 'add_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 642 [1/1] (1.12ns)   --->   "%add_ln14_1 = add i62 %zext_ln13_1, i62 %trunc_ln84" [mm_kernel.cpp:14]   --->   Operation 642 'add' 'add_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 643 [1/1] (1.06ns)   --->   "%icmp_ln14_1 = icmp_slt  i64 %add_ln13_1, i64 %sext_ln75" [mm_kernel.cpp:14]   --->   Operation 643 'icmp' 'icmp_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 15> <Delay = 2.26>
ST_50 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%select_ln9_5 = select i1 %icmp_ln10_1, i1 %cmp3_i21_mid1, i1 %cmp3_i21" [mm_kernel.cpp:9]   --->   Operation 644 'select' 'select_ln9_5' <Predicate = (!icmp_ln9_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 645 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln14_1 = and i1 %select_ln9_5, i1 %icmp_ln14_1" [mm_kernel.cpp:14]   --->   Operation 645 'and' 'and_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 646 [1/1] (0.38ns)   --->   "%br_ln14 = br i1 %and_ln14_1, void %.split8._crit_edge, void" [mm_kernel.cpp:14]   --->   Operation 646 'br' 'br_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.38>
ST_50 : Operation 647 [1/1] (1.12ns)   --->   "%add_ln15_2 = add i62 %add_ln14_1, i62 %mul_ln9_1" [mm_kernel.cpp:15]   --->   Operation 647 'add' 'add_ln15_2' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 648 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln15_2, i2 0" [mm_kernel.cpp:15]   --->   Operation 648 'bitconcatenate' 'shl_ln15_1' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_50 : Operation 649 [1/1] (1.14ns)   --->   "%add_ln15_3 = add i64 %shl_ln15_1, i64 %B_read" [mm_kernel.cpp:15]   --->   Operation 649 'add' 'add_ln15_3' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln15_3, i32 2, i32 63" [mm_kernel.cpp:15]   --->   Operation 650 'partselect' 'trunc_ln15_3' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_50 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i62 %trunc_ln15_3" [mm_kernel.cpp:15]   --->   Operation 651 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_50 : Operation 652 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln15_1" [mm_kernel.cpp:15]   --->   Operation 652 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>

State 51 <SV = 16> <Delay = 2.43>
ST_51 : Operation 653 [7/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 653 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 2.43>
ST_52 : Operation 654 [6/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 654 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 2.43>
ST_53 : Operation 655 [5/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 655 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 19> <Delay = 2.43>
ST_54 : Operation 656 [4/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 656 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 20> <Delay = 2.43>
ST_55 : Operation 657 [3/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 657 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 21> <Delay = 2.43>
ST_56 : Operation 658 [2/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 658 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 22> <Delay = 2.43>
ST_57 : Operation 659 [1/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:15]   --->   Operation 659 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 23> <Delay = 2.43>
ST_58 : Operation 660 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [mm_kernel.cpp:15]   --->   Operation 660 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 24> <Delay = 1.08>
ST_59 : Operation 661 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 661 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 662 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 662 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 663 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:10]   --->   Operation 663 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 664 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [mm_kernel.cpp:10]   --->   Operation 664 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 665 [1/1] (0.00ns)   --->   "%buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 665 'getelementptr' 'buff_B_0_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 666 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 666 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 667 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 667 'getelementptr' 'buff_B_2_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 668 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 668 'getelementptr' 'buff_B_3_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 669 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 669 'getelementptr' 'buff_B_4_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 670 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 670 'getelementptr' 'buff_B_5_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 671 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 671 'getelementptr' 'buff_B_6_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 672 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 672 'getelementptr' 'buff_B_7_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 673 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 673 'getelementptr' 'buff_B_8_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 674 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 674 'getelementptr' 'buff_B_9_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 675 'getelementptr' 'buff_B_10_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 676 'getelementptr' 'buff_B_11_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 677 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 677 'getelementptr' 'buff_B_12_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 678 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 678 'getelementptr' 'buff_B_13_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 679 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 679 'getelementptr' 'buff_B_14_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 680 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 680 'getelementptr' 'buff_B_15_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 681 [1/1] (0.00ns)   --->   "%buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 681 'getelementptr' 'buff_B_16_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 682 [1/1] (0.00ns)   --->   "%buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 682 'getelementptr' 'buff_B_17_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 683 [1/1] (0.00ns)   --->   "%buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 683 'getelementptr' 'buff_B_18_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 684 [1/1] (0.00ns)   --->   "%buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 684 'getelementptr' 'buff_B_19_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 685 [1/1] (0.00ns)   --->   "%buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 685 'getelementptr' 'buff_B_20_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 686 [1/1] (0.00ns)   --->   "%buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 686 'getelementptr' 'buff_B_21_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 687 [1/1] (0.00ns)   --->   "%buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 687 'getelementptr' 'buff_B_22_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 688 [1/1] (0.00ns)   --->   "%buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 688 'getelementptr' 'buff_B_23_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 689 [1/1] (0.00ns)   --->   "%buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 689 'getelementptr' 'buff_B_24_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 690 [1/1] (0.00ns)   --->   "%buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 690 'getelementptr' 'buff_B_25_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 691 [1/1] (0.00ns)   --->   "%buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 691 'getelementptr' 'buff_B_26_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 692 'getelementptr' 'buff_B_27_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 693 [1/1] (0.00ns)   --->   "%buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 693 'getelementptr' 'buff_B_28_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 694 'getelementptr' 'buff_B_29_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (0.00ns)   --->   "%buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 695 'getelementptr' 'buff_B_30_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 696 [1/1] (0.00ns)   --->   "%buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 696 'getelementptr' 'buff_B_31_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 697 [1/1] (0.00ns)   --->   "%buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 697 'getelementptr' 'buff_B_32_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 698 [1/1] (0.00ns)   --->   "%buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 698 'getelementptr' 'buff_B_33_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 699 [1/1] (0.00ns)   --->   "%buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 699 'getelementptr' 'buff_B_34_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 700 [1/1] (0.00ns)   --->   "%buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 700 'getelementptr' 'buff_B_35_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 701 [1/1] (0.00ns)   --->   "%buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 701 'getelementptr' 'buff_B_36_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 702 [1/1] (0.00ns)   --->   "%buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 702 'getelementptr' 'buff_B_37_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 703 [1/1] (0.00ns)   --->   "%buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 703 'getelementptr' 'buff_B_38_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 704 [1/1] (0.00ns)   --->   "%buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 704 'getelementptr' 'buff_B_39_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 705 [1/1] (0.00ns)   --->   "%buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 705 'getelementptr' 'buff_B_40_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 706 [1/1] (0.00ns)   --->   "%buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 706 'getelementptr' 'buff_B_41_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 707 [1/1] (0.00ns)   --->   "%buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 707 'getelementptr' 'buff_B_42_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 708 [1/1] (0.00ns)   --->   "%buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 708 'getelementptr' 'buff_B_43_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 709 [1/1] (0.00ns)   --->   "%buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 709 'getelementptr' 'buff_B_44_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 710 [1/1] (0.00ns)   --->   "%buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 710 'getelementptr' 'buff_B_45_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 711 [1/1] (0.00ns)   --->   "%buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 711 'getelementptr' 'buff_B_46_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 712 [1/1] (0.00ns)   --->   "%buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 712 'getelementptr' 'buff_B_47_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 713 [1/1] (0.00ns)   --->   "%buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 713 'getelementptr' 'buff_B_48_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 714 [1/1] (0.00ns)   --->   "%buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 714 'getelementptr' 'buff_B_49_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 715 [1/1] (0.00ns)   --->   "%buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 715 'getelementptr' 'buff_B_50_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 716 [1/1] (0.00ns)   --->   "%buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 716 'getelementptr' 'buff_B_51_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 717 [1/1] (0.00ns)   --->   "%buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 717 'getelementptr' 'buff_B_52_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 718 [1/1] (0.00ns)   --->   "%buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 718 'getelementptr' 'buff_B_53_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 719 [1/1] (0.00ns)   --->   "%buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 719 'getelementptr' 'buff_B_54_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 720 [1/1] (0.00ns)   --->   "%buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 720 'getelementptr' 'buff_B_55_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 721 [1/1] (0.00ns)   --->   "%buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 721 'getelementptr' 'buff_B_56_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 722 [1/1] (0.00ns)   --->   "%buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 722 'getelementptr' 'buff_B_57_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 723 [1/1] (0.00ns)   --->   "%buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 723 'getelementptr' 'buff_B_58_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 724 [1/1] (0.00ns)   --->   "%buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 724 'getelementptr' 'buff_B_59_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 725 [1/1] (0.00ns)   --->   "%buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 725 'getelementptr' 'buff_B_60_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 726 [1/1] (0.00ns)   --->   "%buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 726 'getelementptr' 'buff_B_61_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 727 [1/1] (0.00ns)   --->   "%buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 727 'getelementptr' 'buff_B_62_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 728 [1/1] (0.00ns)   --->   "%buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %zext_ln10_1" [mm_kernel.cpp:15]   --->   Operation 728 'getelementptr' 'buff_B_63_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_59 : Operation 729 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %gmem1_addr_read" [mm_kernel.cpp:15]   --->   Operation 729 'bitcast' 'bitcast_ln15_1' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.00>
ST_59 : Operation 730 [1/1] (0.38ns)   --->   "%br_ln15 = br void %.split8._crit_edge" [mm_kernel.cpp:15]   --->   Operation 730 'br' 'br_ln15' <Predicate = (!icmp_ln9_1 & and_ln14_1)> <Delay = 0.38>
ST_59 : Operation 731 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %bitcast_ln15_1, void, i32 0, void %_ZL15load_input_tilePfPA64_fiiii.exit" [mm_kernel.cpp:15]   --->   Operation 731 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 732 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_62_addr" [mm_kernel.cpp:15]   --->   Operation 732 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 62)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 733 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 733 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 62)> <Delay = 0.00>
ST_59 : Operation 734 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_61_addr" [mm_kernel.cpp:15]   --->   Operation 734 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 735 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 735 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 61)> <Delay = 0.00>
ST_59 : Operation 736 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_60_addr" [mm_kernel.cpp:15]   --->   Operation 736 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 60)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 737 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 737 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 60)> <Delay = 0.00>
ST_59 : Operation 738 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_59_addr" [mm_kernel.cpp:15]   --->   Operation 738 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 59)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 739 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 59)> <Delay = 0.00>
ST_59 : Operation 740 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_58_addr" [mm_kernel.cpp:15]   --->   Operation 740 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 58)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 741 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 58)> <Delay = 0.00>
ST_59 : Operation 742 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_57_addr" [mm_kernel.cpp:15]   --->   Operation 742 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 743 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 57)> <Delay = 0.00>
ST_59 : Operation 744 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_56_addr" [mm_kernel.cpp:15]   --->   Operation 744 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 56)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 745 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 56)> <Delay = 0.00>
ST_59 : Operation 746 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_55_addr" [mm_kernel.cpp:15]   --->   Operation 746 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 55)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 747 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 747 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 55)> <Delay = 0.00>
ST_59 : Operation 748 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_54_addr" [mm_kernel.cpp:15]   --->   Operation 748 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 749 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 54)> <Delay = 0.00>
ST_59 : Operation 750 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_53_addr" [mm_kernel.cpp:15]   --->   Operation 750 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 751 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 53)> <Delay = 0.00>
ST_59 : Operation 752 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_52_addr" [mm_kernel.cpp:15]   --->   Operation 752 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 52)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 753 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 52)> <Delay = 0.00>
ST_59 : Operation 754 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_51_addr" [mm_kernel.cpp:15]   --->   Operation 754 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 51)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 755 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 755 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 51)> <Delay = 0.00>
ST_59 : Operation 756 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_50_addr" [mm_kernel.cpp:15]   --->   Operation 756 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 757 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 50)> <Delay = 0.00>
ST_59 : Operation 758 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_49_addr" [mm_kernel.cpp:15]   --->   Operation 758 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 759 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 759 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 49)> <Delay = 0.00>
ST_59 : Operation 760 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_48_addr" [mm_kernel.cpp:15]   --->   Operation 760 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 48)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 761 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 48)> <Delay = 0.00>
ST_59 : Operation 762 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_47_addr" [mm_kernel.cpp:15]   --->   Operation 762 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 47)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 763 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 47)> <Delay = 0.00>
ST_59 : Operation 764 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_46_addr" [mm_kernel.cpp:15]   --->   Operation 764 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 46)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 765 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 765 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 46)> <Delay = 0.00>
ST_59 : Operation 766 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_45_addr" [mm_kernel.cpp:15]   --->   Operation 766 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 45)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 767 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 45)> <Delay = 0.00>
ST_59 : Operation 768 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_44_addr" [mm_kernel.cpp:15]   --->   Operation 768 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 44)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 769 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 44)> <Delay = 0.00>
ST_59 : Operation 770 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_43_addr" [mm_kernel.cpp:15]   --->   Operation 770 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 771 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 43)> <Delay = 0.00>
ST_59 : Operation 772 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_42_addr" [mm_kernel.cpp:15]   --->   Operation 772 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 42)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 773 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 42)> <Delay = 0.00>
ST_59 : Operation 774 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_41_addr" [mm_kernel.cpp:15]   --->   Operation 774 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 41)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 775 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 41)> <Delay = 0.00>
ST_59 : Operation 776 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_40_addr" [mm_kernel.cpp:15]   --->   Operation 776 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 777 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 40)> <Delay = 0.00>
ST_59 : Operation 778 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_39_addr" [mm_kernel.cpp:15]   --->   Operation 778 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 39)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 779 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 39)> <Delay = 0.00>
ST_59 : Operation 780 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_38_addr" [mm_kernel.cpp:15]   --->   Operation 780 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 38)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 781 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 38)> <Delay = 0.00>
ST_59 : Operation 782 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_37_addr" [mm_kernel.cpp:15]   --->   Operation 782 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 37)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 783 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 37)> <Delay = 0.00>
ST_59 : Operation 784 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_36_addr" [mm_kernel.cpp:15]   --->   Operation 784 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 36)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 785 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 36)> <Delay = 0.00>
ST_59 : Operation 786 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_35_addr" [mm_kernel.cpp:15]   --->   Operation 786 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 787 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 35)> <Delay = 0.00>
ST_59 : Operation 788 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_34_addr" [mm_kernel.cpp:15]   --->   Operation 788 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 789 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 34)> <Delay = 0.00>
ST_59 : Operation 790 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_33_addr" [mm_kernel.cpp:15]   --->   Operation 790 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 791 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 33)> <Delay = 0.00>
ST_59 : Operation 792 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_32_addr" [mm_kernel.cpp:15]   --->   Operation 792 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 32)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 793 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 32)> <Delay = 0.00>
ST_59 : Operation 794 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_31_addr" [mm_kernel.cpp:15]   --->   Operation 794 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 795 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 31)> <Delay = 0.00>
ST_59 : Operation 796 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_30_addr" [mm_kernel.cpp:15]   --->   Operation 796 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 30)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 797 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 30)> <Delay = 0.00>
ST_59 : Operation 798 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_29_addr" [mm_kernel.cpp:15]   --->   Operation 798 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 799 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 799 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 29)> <Delay = 0.00>
ST_59 : Operation 800 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_28_addr" [mm_kernel.cpp:15]   --->   Operation 800 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 801 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 28)> <Delay = 0.00>
ST_59 : Operation 802 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_27_addr" [mm_kernel.cpp:15]   --->   Operation 802 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 27)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 803 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 803 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 27)> <Delay = 0.00>
ST_59 : Operation 804 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_26_addr" [mm_kernel.cpp:15]   --->   Operation 804 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 805 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 26)> <Delay = 0.00>
ST_59 : Operation 806 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_25_addr" [mm_kernel.cpp:15]   --->   Operation 806 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 25)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 807 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 807 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 25)> <Delay = 0.00>
ST_59 : Operation 808 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_24_addr" [mm_kernel.cpp:15]   --->   Operation 808 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 809 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 809 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 24)> <Delay = 0.00>
ST_59 : Operation 810 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_23_addr" [mm_kernel.cpp:15]   --->   Operation 810 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 23)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 811 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 811 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 23)> <Delay = 0.00>
ST_59 : Operation 812 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_22_addr" [mm_kernel.cpp:15]   --->   Operation 812 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 813 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 22)> <Delay = 0.00>
ST_59 : Operation 814 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_21_addr" [mm_kernel.cpp:15]   --->   Operation 814 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 815 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 21)> <Delay = 0.00>
ST_59 : Operation 816 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_20_addr" [mm_kernel.cpp:15]   --->   Operation 816 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 817 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 20)> <Delay = 0.00>
ST_59 : Operation 818 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_19_addr" [mm_kernel.cpp:15]   --->   Operation 818 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 819 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 19)> <Delay = 0.00>
ST_59 : Operation 820 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_18_addr" [mm_kernel.cpp:15]   --->   Operation 820 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 18)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 821 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 18)> <Delay = 0.00>
ST_59 : Operation 822 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_17_addr" [mm_kernel.cpp:15]   --->   Operation 822 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 17)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 823 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 17)> <Delay = 0.00>
ST_59 : Operation 824 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_16_addr" [mm_kernel.cpp:15]   --->   Operation 824 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 16)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 825 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 825 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 16)> <Delay = 0.00>
ST_59 : Operation 826 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_15_addr" [mm_kernel.cpp:15]   --->   Operation 826 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 827 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 15)> <Delay = 0.00>
ST_59 : Operation 828 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_14_addr" [mm_kernel.cpp:15]   --->   Operation 828 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 829 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 829 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 14)> <Delay = 0.00>
ST_59 : Operation 830 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_13_addr" [mm_kernel.cpp:15]   --->   Operation 830 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 831 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 831 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 13)> <Delay = 0.00>
ST_59 : Operation 832 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_12_addr" [mm_kernel.cpp:15]   --->   Operation 832 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 833 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 12)> <Delay = 0.00>
ST_59 : Operation 834 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_11_addr" [mm_kernel.cpp:15]   --->   Operation 834 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 835 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 11)> <Delay = 0.00>
ST_59 : Operation 836 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_10_addr" [mm_kernel.cpp:15]   --->   Operation 836 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 837 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 10)> <Delay = 0.00>
ST_59 : Operation 838 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_9_addr" [mm_kernel.cpp:15]   --->   Operation 838 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 839 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 839 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 9)> <Delay = 0.00>
ST_59 : Operation 840 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_8_addr" [mm_kernel.cpp:15]   --->   Operation 840 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 841 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 8)> <Delay = 0.00>
ST_59 : Operation 842 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_7_addr" [mm_kernel.cpp:15]   --->   Operation 842 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 843 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 7)> <Delay = 0.00>
ST_59 : Operation 844 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_6_addr" [mm_kernel.cpp:15]   --->   Operation 844 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 845 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 845 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 6)> <Delay = 0.00>
ST_59 : Operation 846 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_5_addr" [mm_kernel.cpp:15]   --->   Operation 846 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 847 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 5)> <Delay = 0.00>
ST_59 : Operation 848 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_4_addr" [mm_kernel.cpp:15]   --->   Operation 848 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 849 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 849 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 4)> <Delay = 0.00>
ST_59 : Operation 850 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_3_addr" [mm_kernel.cpp:15]   --->   Operation 850 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 851 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 3)> <Delay = 0.00>
ST_59 : Operation 852 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_2_addr" [mm_kernel.cpp:15]   --->   Operation 852 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 853 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 2)> <Delay = 0.00>
ST_59 : Operation 854 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_1_addr" [mm_kernel.cpp:15]   --->   Operation 854 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 855 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 1)> <Delay = 0.00>
ST_59 : Operation 856 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_0_addr" [mm_kernel.cpp:15]   --->   Operation 856 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 857 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 0)> <Delay = 0.00>
ST_59 : Operation 858 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %storemerge, i6 %buff_B_63_addr" [mm_kernel.cpp:15]   --->   Operation 858 'store' 'store_ln15' <Predicate = (trunc_ln9_2 == 63)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.split8._crit_edge138" [mm_kernel.cpp:15]   --->   Operation 859 'br' 'br_ln15' <Predicate = (trunc_ln9_2 == 63)> <Delay = 0.00>

State 60 <SV = 10> <Delay = 1.14>
ST_60 : Operation 860 [1/1] (1.14ns)   --->   "%add_ln91 = add i64 %k, i64 64" [mm_kernel.cpp:91]   --->   Operation 860 'add' 'add_ln91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 861 [2/2] (0.00ns)   --->   "%call_ln96 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:96]   --->   Operation 861 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 11> <Delay = 0.00>
ST_61 : Operation 862 [1/2] (0.00ns)   --->   "%call_ln96 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:96]   --->   Operation 862 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 863 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 7> <Delay = 2.21>
ST_62 : Operation 864 [1/1] (0.00ns)   --->   "%indvar_flatten122 = phi i13 %add_ln46_2, void %.split14._crit_edge, i13 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:46]   --->   Operation 864 'phi' 'indvar_flatten122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 865 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %select_ln46_1, void %.split14._crit_edge, i7 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:46]   --->   Operation 865 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 866 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln47, void %.split14._crit_edge, i7 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:47]   --->   Operation 866 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 867 [1/1] (0.75ns)   --->   "%add_ln46_2 = add i13 %indvar_flatten122, i13 1" [mm_kernel.cpp:46]   --->   Operation 867 'add' 'add_ln46_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %i_1" [mm_kernel.cpp:46]   --->   Operation 868 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 869 [1/1] (1.14ns)   --->   "%empty_33 = add i64 %zext_ln46, i64 %select_ln45_1" [mm_kernel.cpp:46]   --->   Operation 869 'add' 'empty_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 870 [1/1] (1.06ns)   --->   "%cmp3_i41 = icmp_slt  i64 %empty_33, i64 %sext_ln75_1" [mm_kernel.cpp:46]   --->   Operation 870 'icmp' 'cmp3_i41' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 871 [1/1] (0.64ns)   --->   "%icmp_ln46 = icmp_eq  i13 %indvar_flatten122, i13 4096" [mm_kernel.cpp:46]   --->   Operation 871 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %._crit_edge.loopexit, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:46]   --->   Operation 872 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 873 [1/1] (0.70ns)   --->   "%add_ln46 = add i7 %i_1, i7 1" [mm_kernel.cpp:46]   --->   Operation 873 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 874 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_eq  i7 %j_2, i7 64" [mm_kernel.cpp:47]   --->   Operation 874 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 875 [1/1] (0.30ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i7 0, i7 %j_2" [mm_kernel.cpp:46]   --->   Operation 875 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 876 [1/1] (0.30ns)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i7 %add_ln46, i7 %i_1" [mm_kernel.cpp:46]   --->   Operation 876 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i7 %select_ln46_1" [mm_kernel.cpp:52]   --->   Operation 877 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_62 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i7 %select_ln46_1" [mm_kernel.cpp:46]   --->   Operation 878 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_62 : Operation 879 [1/1] (1.12ns)   --->   "%add_ln46_1 = add i62 %zext_ln46_2, i62 %trunc_ln45" [mm_kernel.cpp:46]   --->   Operation 879 'add' 'add_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 880 [1/1] (0.70ns)   --->   "%add_ln47 = add i7 %select_ln46, i7 1" [mm_kernel.cpp:47]   --->   Operation 880 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 881 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 63 <SV = 8> <Delay = 2.21>
ST_63 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i7 %add_ln46" [mm_kernel.cpp:46]   --->   Operation 882 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 0.00>
ST_63 : Operation 883 [1/1] (1.14ns)   --->   "%p_mid1118 = add i64 %zext_ln46_1, i64 %select_ln45_1" [mm_kernel.cpp:46]   --->   Operation 883 'add' 'p_mid1118' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 884 [1/1] (1.06ns)   --->   "%cmp3_i41_mid1 = icmp_slt  i64 %p_mid1118, i64 %sext_ln75_1" [mm_kernel.cpp:46]   --->   Operation 884 'icmp' 'cmp3_i41_mid1' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 885 [5/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 885 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln46" [mm_kernel.cpp:47]   --->   Operation 886 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_63 : Operation 887 [1/1] (1.14ns)   --->   "%add_ln50 = add i64 %zext_ln47, i64 %select_ln45" [mm_kernel.cpp:50]   --->   Operation 887 'add' 'add_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 888 [1/1] (1.06ns)   --->   "%icmp_ln51 = icmp_slt  i64 %add_ln50, i64 %sext_ln75" [mm_kernel.cpp:51]   --->   Operation 888 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln46)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 9> <Delay = 2.15>
ST_64 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%select_ln46_2 = select i1 %icmp_ln47, i1 %cmp3_i41_mid1, i1 %cmp3_i41" [mm_kernel.cpp:46]   --->   Operation 889 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 890 [4/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 890 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 891 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln51 = and i1 %select_ln46_2, i1 %icmp_ln51" [mm_kernel.cpp:51]   --->   Operation 891 'and' 'and_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %and_ln51, void %.split14._crit_edge, void" [mm_kernel.cpp:51]   --->   Operation 892 'br' 'br_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 65 <SV = 10> <Delay = 2.15>
ST_65 : Operation 893 [3/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 893 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 11> <Delay = 2.15>
ST_66 : Operation 894 [2/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 894 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 12> <Delay = 2.15>
ST_67 : Operation 895 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_str"   --->   Operation 895 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 896 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 896 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln52, i6 0" [mm_kernel.cpp:52]   --->   Operation 897 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 898 [1/5] (2.15ns)   --->   "%mul_ln46 = mul i62 %add_ln46_1, i62 %sext_ln75_3" [mm_kernel.cpp:46]   --->   Operation 898 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %select_ln46" [mm_kernel.cpp:52]   --->   Operation 899 'zext' 'zext_ln52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 900 [1/1] (0.74ns)   --->   "%add_ln52_2 = add i12 %tmp_3_cast, i12 %zext_ln52" [mm_kernel.cpp:52]   --->   Operation 900 'add' 'add_ln52_2' <Predicate = (!icmp_ln46)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i12 %add_ln52_2" [mm_kernel.cpp:52]   --->   Operation 901 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 902 [1/1] (0.00ns)   --->   "%buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln52_1" [mm_kernel.cpp:52]   --->   Operation 902 'getelementptr' 'buff_C_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 903 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [mm_kernel.cpp:47]   --->   Operation 903 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 904 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [mm_kernel.cpp:47]   --->   Operation 904 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln46" [mm_kernel.cpp:50]   --->   Operation 905 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_67 : Operation 906 [1/1] (1.12ns)   --->   "%add_ln51 = add i62 %zext_ln50, i62 %trunc_ln84" [mm_kernel.cpp:51]   --->   Operation 906 'add' 'add_ln51' <Predicate = (!icmp_ln46)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 13> <Delay = 2.26>
ST_68 : Operation 907 [2/2] (1.64ns)   --->   "%buff_C_load = load i12 %buff_C_addr_1" [mm_kernel.cpp:52]   --->   Operation 907 'load' 'buff_C_load' <Predicate = (and_ln51)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_68 : Operation 908 [1/1] (1.12ns)   --->   "%add_ln52 = add i62 %add_ln51, i62 %mul_ln46" [mm_kernel.cpp:52]   --->   Operation 908 'add' 'add_ln52' <Predicate = (and_ln51)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln52, i2 0" [mm_kernel.cpp:52]   --->   Operation 909 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln51)> <Delay = 0.00>
ST_68 : Operation 910 [1/1] (1.14ns)   --->   "%add_ln52_1 = add i64 %shl_ln2, i64 %C_read" [mm_kernel.cpp:52]   --->   Operation 910 'add' 'add_ln52_1' <Predicate = (and_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_1, i32 2, i32 63" [mm_kernel.cpp:52]   --->   Operation 911 'partselect' 'trunc_ln4' <Predicate = (and_ln51)> <Delay = 0.00>
ST_68 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %trunc_ln4" [mm_kernel.cpp:52]   --->   Operation 912 'sext' 'sext_ln52' <Predicate = (and_ln51)> <Delay = 0.00>
ST_68 : Operation 913 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln52" [mm_kernel.cpp:52]   --->   Operation 913 'getelementptr' 'gmem0_addr_2' <Predicate = (and_ln51)> <Delay = 0.00>

State 69 <SV = 14> <Delay = 2.43>
ST_69 : Operation 914 [1/2] (1.64ns)   --->   "%buff_C_load = load i12 %buff_C_addr_1" [mm_kernel.cpp:52]   --->   Operation 914 'load' 'buff_C_load' <Predicate = (and_ln51)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_69 : Operation 915 [1/1] (2.43ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [mm_kernel.cpp:52]   --->   Operation 915 'writereq' 'gmem0_addr_2_req' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 15> <Delay = 2.43>
ST_70 : Operation 916 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %buff_C_load" [mm_kernel.cpp:52]   --->   Operation 916 'bitcast' 'bitcast_ln52' <Predicate = (and_ln51)> <Delay = 0.00>
ST_70 : Operation 917 [1/1] (2.43ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_2, i32 %bitcast_ln52, i4 15" [mm_kernel.cpp:52]   --->   Operation 917 'write' 'write_ln52' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 16> <Delay = 2.43>
ST_71 : Operation 918 [5/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 918 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 17> <Delay = 2.43>
ST_72 : Operation 919 [4/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 919 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 18> <Delay = 2.43>
ST_73 : Operation 920 [3/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 920 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 19> <Delay = 2.43>
ST_74 : Operation 921 [2/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 921 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 20> <Delay = 2.43>
ST_75 : Operation 922 [1/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:52]   --->   Operation 922 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln51)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln52 = br void %.split14._crit_edge" [mm_kernel.cpp:52]   --->   Operation 923 'br' 'br_ln52' <Predicate = (and_ln51)> <Delay = 0.00>

State 76 <SV = 8> <Delay = 1.14>
ST_76 : Operation 924 [1/1] (1.14ns)   --->   "%add_ln76 = add i64 %select_ln45, i64 64" [mm_kernel.cpp:76]   --->   Operation 924 'add' 'add_ln76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 925 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1.21ns
The critical path consists of the following:
	wire read on port 'ni' [35]  (0 ns)
	'add' operation ('add_ln75_1', mm_kernel.cpp:75) [179]  (0.88 ns)
	'select' operation ('select_ln75', mm_kernel.cpp:75) [182]  (0.334 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'mul' operation ('bound130', mm_kernel.cpp:75) [190]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'mul' operation ('bound130', mm_kernel.cpp:75) [190]  (2.27 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:45) with incoming values : ('select_ln45_1', mm_kernel.cpp:45) [194]  (0 ns)
	'add' operation ('add_ln75', mm_kernel.cpp:75) [200]  (1.15 ns)
	'select' operation ('select_ln45_1', mm_kernel.cpp:45) [204]  (0.411 ns)

 <State 5>: 2.21ns
The critical path consists of the following:
	'phi' operation ('ii', mm_kernel.cpp:80) with incoming values : ('select_ln80_1', mm_kernel.cpp:80) [211]  (0 ns)
	'add' operation ('empty_27', mm_kernel.cpp:80) [215]  (1.15 ns)
	'icmp' operation ('cmp5', mm_kernel.cpp:80) [216]  (1.06 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid16', mm_kernel.cpp:80) [229]  (1.15 ns)
	'icmp' operation ('cmp5_mid1', mm_kernel.cpp:80) [230]  (1.06 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [234]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [234]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [234]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln80', mm_kernel.cpp:80) [234]  (2.16 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln85_2', mm_kernel.cpp:85) [249]  (1.12 ns)
	'add' operation ('add_ln85_1', mm_kernel.cpp:85) [251]  (1.15 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:85) [255]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:85) [256]  (2.43 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [258]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [258]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [258]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:85) [258]  (2.32 ns)

 <State 24>: 2.03ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge2', mm_kernel.cpp:85) with incoming values : ('mul8', mm_kernel.cpp:85) [261]  (0.387 ns)
	'phi' operation ('storemerge2', mm_kernel.cpp:85) with incoming values : ('mul8', mm_kernel.cpp:85) [261]  (0 ns)
	'store' operation ('store_ln85', mm_kernel.cpp:85) of variable 'storemerge2', mm_kernel.cpp:85 on array 'buff_C', mm_kernel.cpp:69 [262]  (1.65 ns)

 <State 25>: 2.06ns
The critical path consists of the following:
	'sub' operation ('sub_ln91', mm_kernel.cpp:91) [269]  (0.88 ns)
	'sub' operation ('sub_ln91_1', mm_kernel.cpp:91) [271]  (0.85 ns)
	'select' operation ('select_ln91', mm_kernel.cpp:91) [273]  (0 ns)
	'select' operation ('select_ln91_1', mm_kernel.cpp:91) [274]  (0.334 ns)

 <State 26>: 1.06ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:91) with incoming values : ('add_ln91', mm_kernel.cpp:91) [279]  (0 ns)
	'icmp' operation ('icmp_ln91', mm_kernel.cpp:91) [280]  (1.06 ns)

 <State 27>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:9) with incoming values : ('select_ln9_3', mm_kernel.cpp:9) [288]  (0 ns)
	'add' operation ('empty_29', mm_kernel.cpp:9) [292]  (1.15 ns)
	'icmp' operation ('cmp3_i', mm_kernel.cpp:9) [293]  (1.06 ns)

 <State 28>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid184', mm_kernel.cpp:9) [307]  (1.15 ns)
	'icmp' operation ('cmp3_i_mid1', mm_kernel.cpp:9) [308]  (1.06 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [313]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [313]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [313]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', mm_kernel.cpp:9) [313]  (2.16 ns)

 <State 33>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln15', mm_kernel.cpp:15) [325]  (1.12 ns)
	'add' operation ('add_ln15_1', mm_kernel.cpp:15) [327]  (1.15 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:15) [331]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:15) [332]  (2.43 ns)

 <State 42>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge1', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15', mm_kernel.cpp:15) [336]  (0.387 ns)
	'phi' operation ('storemerge1', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15', mm_kernel.cpp:15) [336]  (0 ns)
	'store' operation ('store_ln15', mm_kernel.cpp:15) of variable 'storemerge1', mm_kernel.cpp:15 on array 'buff_A[33]', mm_kernel.cpp:67 [456]  (0.699 ns)

 <State 43>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten105', mm_kernel.cpp:9) with incoming values : ('add_ln9_5', mm_kernel.cpp:9) [600]  (0.387 ns)

 <State 44>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:9) with incoming values : ('select_ln9_6', mm_kernel.cpp:9) [601]  (0 ns)
	'add' operation ('empty_31', mm_kernel.cpp:9) [605]  (1.15 ns)
	'icmp' operation ('cmp3_i21', mm_kernel.cpp:9) [606]  (1.06 ns)

 <State 45>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid1101', mm_kernel.cpp:9) [616]  (1.15 ns)
	'icmp' operation ('cmp3_i21_mid1', mm_kernel.cpp:9) [617]  (1.06 ns)

 <State 46>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9_1', mm_kernel.cpp:9) [622]  (2.16 ns)

 <State 47>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9_1', mm_kernel.cpp:9) [622]  (2.16 ns)

 <State 48>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln9_1', mm_kernel.cpp:9) [622]  (2.16 ns)

 <State 49>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln13_1', mm_kernel.cpp:13) [628]  (1.15 ns)
	'icmp' operation ('icmp_ln14_1', mm_kernel.cpp:14) [630]  (1.06 ns)

 <State 50>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln15_2', mm_kernel.cpp:15) [698]  (1.12 ns)
	'add' operation ('add_ln15_3', mm_kernel.cpp:15) [700]  (1.15 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:15) [704]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem1' (mm_kernel.cpp:15) [705]  (2.43 ns)

 <State 59>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15_1', mm_kernel.cpp:15) [709]  (0.387 ns)
	'phi' operation ('storemerge', mm_kernel.cpp:15) with incoming values : ('bitcast_ln15_1', mm_kernel.cpp:15) [709]  (0 ns)
	'store' operation ('store_ln15', mm_kernel.cpp:15) of variable 'storemerge', mm_kernel.cpp:15 on array 'buff_B[33]', mm_kernel.cpp:68 [799]  (0.699 ns)

 <State 60>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln91', mm_kernel.cpp:91) [907]  (1.15 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:46) with incoming values : ('select_ln46_1', mm_kernel.cpp:46) [914]  (0 ns)
	'add' operation ('empty_33', mm_kernel.cpp:46) [918]  (1.15 ns)
	'icmp' operation ('cmp3_i41', mm_kernel.cpp:46) [919]  (1.06 ns)

 <State 63>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid1118', mm_kernel.cpp:46) [932]  (1.15 ns)
	'icmp' operation ('cmp3_i41_mid1', mm_kernel.cpp:46) [933]  (1.06 ns)

 <State 64>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [937]  (2.16 ns)

 <State 65>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [937]  (2.16 ns)

 <State 66>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [937]  (2.16 ns)

 <State 67>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', mm_kernel.cpp:46) [937]  (2.16 ns)

 <State 68>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln52', mm_kernel.cpp:52) [953]  (1.12 ns)
	'add' operation ('add_ln52_1', mm_kernel.cpp:52) [955]  (1.15 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:52) [960]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem0' (mm_kernel.cpp:52) [961]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [962]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [962]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [962]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [962]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:52) [962]  (2.43 ns)

 <State 76>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln76', mm_kernel.cpp:76) [968]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
