<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='231' type='std::pair&lt;Register, int64_t&gt; llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset(llvm::Register Root, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3424' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3483' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3590' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3800' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3865' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3889' ll='3902' type='std::pair&lt;Register, int64_t&gt; llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset(llvm::Register Root, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3979' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3885'>/// If \p Root is a G_PTR_ADD with a G_CONSTANT on the right hand side, return
/// the base value with the constant offset. There may be intervening copies
/// between \p Root and the identified constant. Returns \p Root, 0 if this does
/// not match the pattern.</doc>
