\hypertarget{group___d_m_a__interrupt__enable__definitions}{\section{D\-M\-A interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{D\-M\-A interrupt enable definitions@{D\-M\-A interrupt enable definitions}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{\#define {\bfseries D\-M\-A\-\_\-\-I\-T\-\_\-\-T\-C}~((uint32\-\_\-t)\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{D\-M\-A\-\_\-\-C\-C\-R\-\_\-\-T\-C\-I\-E})}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}

\item 
\hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{\#define {\bfseries D\-M\-A\-\_\-\-I\-T\-\_\-\-H\-T}~((uint32\-\_\-t)\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{D\-M\-A\-\_\-\-C\-C\-R\-\_\-\-H\-T\-I\-E})}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}

\item 
\hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{\#define {\bfseries D\-M\-A\-\_\-\-I\-T\-\_\-\-T\-E}~((uint32\-\_\-t)\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{D\-M\-A\-\_\-\-C\-C\-R\-\_\-\-T\-E\-I\-E})}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
