{
  "Top": "sha3_256_hw",
  "RtlTop": "sha3_256_hw",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha3_256_hw_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in": {
      "index": "1",
      "direction": "inout",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "inlen": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "inlen",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha3_256_hw"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "206 ~ 37275",
    "Latency": "205"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha3_256_hw",
    "Version": "1.0",
    "DisplayName": "Sha3_256_hw",
    "Revision": "2114204009",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha3_256_hw_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/fips202.c",
      "..\/..\/fips202.h",
      "..\/..\/sha3_256.c"
    ],
    "TestBench": ["..\/..\/sha3_256_tb.c"],
    "Vhdl": [
      "impl\/vhdl\/sha3_256_hw_control_r_s_axi.vhd",
      "impl\/vhdl\/sha3_256_hw_control_s_axi.vhd",
      "impl\/vhdl\/sha3_256_hw_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha3_256_hw_gmem_m_axi.vhd",
      "impl\/vhdl\/sha3_256_hw_keccak_absorb_once_1.vhd",
      "impl\/vhdl\/sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha3_256_hw_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb.vhd",
      "impl\/vhdl\/sha3_256_hw_s_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha3_256_hw_urem_64s_9ns_33_68_seq_1.vhd",
      "impl\/vhdl\/sha3_256_hw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha3_256_hw_control_r_s_axi.v",
      "impl\/verilog\/sha3_256_hw_control_s_axi.v",
      "impl\/verilog\/sha3_256_hw_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha3_256_hw_gmem_m_axi.v",
      "impl\/verilog\/sha3_256_hw_keccak_absorb_once_1.v",
      "impl\/verilog\/sha3_256_hw_keccak_absorb_once_1_local_block_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha3_256_hw_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb.dat",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb.v",
      "impl\/verilog\/sha3_256_hw_s_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha3_256_hw_urem_64s_9ns_33_68_seq_1.v",
      "impl\/verilog\/sha3_256_hw.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/data\/sha3_256_hw.mdd",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/data\/sha3_256_hw.tcl",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/data\/sha3_256_hw.yaml",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw.c",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw.h",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw_hw.h",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw_linux.c",
      "impl\/misc\/drivers\/sha3_256_hw_v1_0\/src\/xsha3_256_hw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha3_256_hw.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inlen",
          "access": "W",
          "description": "Data signal of inlen",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inlen",
              "access": "W",
              "description": "Bit 31 to 0 of inlen"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inlen"
        }]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "in"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha3_256_hw",
      "BindInstances": "s_U select_ln791_fu_239_p3 i_fu_247_p3 first_iter_0_fu_255_p2 add_ln790_1_fu_266_p2 lshr_ln46_fu_339_p2 i_1_fu_276_p2 icmp_ln44_fu_282_p2 add_ln790_fu_288_p2 icmp_ln790_fu_294_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "keccak_absorb_once_1",
          "InstanceName": "grp_keccak_absorb_once_1_fu_183",
          "BindInstances": "local_block_U icmp_ln482_fu_309_p2 add_ln482_fu_264_p2 urem_64s_9ns_33_68_seq_1_U54 sub_ln482_fu_317_p2 empty_30_fu_322_p3 empty_32_fu_284_p2 select_ln482_fu_289_p3 urem_64s_9ns_33_68_seq_1_U55 sub_ln482_1_fu_350_p2 sub_ln471_fu_364_p2 icmp_ln482_1_fu_377_p2 icmp_ln487_fu_411_p2 add_ln487_fu_417_p2 icmp_ln494_fu_441_p2 add_ln494_fu_447_p2 xor_ln496_fu_469_p2 add_ln502_fu_459_p2 add_ln515_fu_383_p2 icmp_ln515_fu_482_p2 i_7_fu_487_p2 shl_ln518_fu_547_p2 xor_ln518_fu_553_p2 shl_ln520_fu_570_p2 xor_ln520_fu_580_p2 xor_ln521_fu_598_p2",
          "Instances": [
            {
              "ModuleName": "keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1",
              "InstanceName": "grp_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_fu_238",
              "BindInstances": "icmp_ln477_fu_54_p2 add_ln477_fu_60_p2"
            },
            {
              "ModuleName": "KeccakF1600_StatePermute",
              "InstanceName": "grp_KeccakF1600_StatePermute_fu_244",
              "Instances": [{
                  "ModuleName": "KeccakF1600_StatePermute_Pipeline_state_permute",
                  "InstanceName": "grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390",
                  "BindInstances": "icmp_ln131_fu_873_p2 xor_ln135_fu_993_p2 xor_ln135_2_fu_999_p2 xor_ln135_1_fu_1005_p2 BCa_fu_1011_p2 xor_ln136_fu_1017_p2 xor_ln136_2_fu_1023_p2 xor_ln136_1_fu_1029_p2 BCe_fu_1035_p2 xor_ln137_fu_1041_p2 xor_ln137_1_fu_1047_p2 xor_ln137_2_fu_1053_p2 BCi_fu_1059_p2 xor_ln138_fu_1065_p2 xor_ln138_1_fu_1071_p2 xor_ln138_2_fu_1077_p2 BCo_fu_1083_p2 xor_ln139_fu_1089_p2 xor_ln139_2_fu_1095_p2 xor_ln139_1_fu_1101_p2 BCu_fu_1107_p2 Da_fu_1133_p2 De_fu_1159_p2 Di_fu_1185_p2 Do_fu_1211_p2 Du_fu_1237_p2 Aba_4_fu_1243_p2 Age_2_fu_1249_p2 Aki_2_fu_1277_p2 Amo_2_fu_1305_p2 Asu_2_fu_1333_p2 xor_ln159_fu_1361_p2 and_ln159_fu_1367_p2 xor_ln159_1_fu_1373_p2 Eba_fu_1379_p2 xor_ln160_fu_1385_p2 and_ln160_fu_1391_p2 Ebe_fu_1397_p2 xor_ln161_fu_1403_p2 and_ln161_fu_1409_p2 Ebi_fu_1415_p2 xor_ln162_fu_1421_p2 and_ln162_fu_1427_p2 Ebo_fu_1433_p2 xor_ln163_fu_1439_p2 and_ln163_fu_1445_p2 Ebu_fu_1451_p2 Abo_2_fu_1457_p2 Agu_2_fu_1485_p2 Aka_2_fu_1513_p2 Ame_2_fu_1541_p2 Asi_2_fu_1569_p2 xor_ln175_fu_1597_p2 and_ln175_fu_1603_p2 Ega_fu_1609_p2 xor_ln176_fu_1615_p2 and_ln176_fu_1621_p2 Ege_fu_1627_p2 xor_ln177_fu_1633_p2 and_ln177_fu_1639_p2 Egi_fu_1645_p2 xor_ln178_fu_1651_p2 and_ln178_fu_1657_p2 Ego_fu_1663_p2 xor_ln179_fu_1669_p2 and_ln179_fu_1675_p2 Egu_fu_1681_p2 Abe_2_fu_1687_p2 Agi_2_fu_1713_p2 Ako_2_fu_1741_p2 Amu_2_fu_1769_p2 Asa_2_fu_1797_p2 xor_ln191_fu_1825_p2 and_ln191_fu_1831_p2 Eka_fu_1837_p2 xor_ln192_fu_1843_p2 and_ln192_fu_1849_p2 Eke_fu_1855_p2 xor_ln193_fu_1861_p2 and_ln193_fu_1867_p2 Eki_fu_1873_p2 xor_ln194_fu_1879_p2 and_ln194_fu_1885_p2 Eko_fu_1891_p2 xor_ln195_fu_1897_p2 and_ln195_fu_1903_p2 Eku_fu_1909_p2 Abu_2_fu_1915_p2 Aga_2_fu_1943_p2 Ake_2_fu_1971_p2 Ami_2_fu_1999_p2 Aso_2_fu_2027_p2 xor_ln207_fu_2055_p2 and_ln207_fu_2061_p2 Ema_fu_2067_p2 xor_ln208_fu_2073_p2 and_ln208_fu_2079_p2 Eme_fu_2085_p2 xor_ln209_fu_2091_p2 and_ln209_fu_2097_p2 Emi_fu_2103_p2 xor_ln210_fu_2109_p2 and_ln210_fu_2115_p2 Emo_fu_2121_p2 xor_ln211_fu_2127_p2 and_ln211_fu_2133_p2 Emu_fu_2139_p2 Abi_2_fu_2145_p2 Ago_2_fu_2173_p2 Aku_2_fu_2201_p2 Ama_2_fu_2229_p2 Ase_2_fu_2257_p2 xor_ln223_fu_2285_p2 and_ln223_fu_2291_p2 Esa_fu_2297_p2 xor_ln224_fu_2303_p2 and_ln224_fu_2309_p2 Ese_fu_2315_p2 xor_ln225_fu_2321_p2 and_ln225_fu_2327_p2 Esi_fu_2333_p2 xor_ln226_fu_2339_p2 and_ln226_fu_2345_p2 Eso_fu_2351_p2 xor_ln227_fu_2357_p2 and_ln227_fu_2363_p2 Esu_fu_2369_p2 xor_ln230_fu_2375_p2 xor_ln230_1_fu_2381_p2 xor_ln230_2_fu_2387_p2 BCa_6_fu_2393_p2 xor_ln231_1_fu_2399_p2 xor_ln231_fu_2405_p2 xor_ln231_2_fu_2411_p2 BCe_6_fu_2417_p2 xor_ln232_1_fu_2423_p2 xor_ln232_fu_2429_p2 xor_ln232_2_fu_2435_p2 BCi_6_fu_2441_p2 xor_ln233_fu_2447_p2 xor_ln233_1_fu_2453_p2 xor_ln233_2_fu_2459_p2 BCo_6_fu_2465_p2 xor_ln234_fu_2471_p2 xor_ln234_1_fu_2477_p2 xor_ln234_2_fu_2483_p2 BCu_6_fu_2489_p2 Da_1_fu_2515_p2 De_1_fu_2541_p2 Di_1_fu_2567_p2 Do_1_fu_2593_p2 Du_1_fu_2619_p2 Eba_2_fu_2625_p2 Ege_1_fu_2631_p2 Eki_1_fu_2651_p2 Emo_1_fu_2671_p2 Esu_1_fu_2691_p2 xor_ln254_fu_3133_p2 and_ln254_fu_3139_p2 xor_ln254_1_fu_3145_p2 Aba_3_fu_3149_p2 xor_ln255_fu_3155_p2 and_ln255_fu_3161_p2 Abe_3_fu_3167_p2 xor_ln256_fu_3173_p2 and_ln256_fu_3179_p2 Abi_3_fu_3185_p2 xor_ln257_fu_3191_p2 and_ln257_fu_3197_p2 Abo_3_fu_3202_p2 xor_ln258_fu_3208_p2 and_ln258_fu_3213_p2 Abu_3_fu_3219_p2 Ebo_1_fu_2711_p2 Egu_1_fu_2731_p2 Eka_1_fu_2751_p2 Eme_1_fu_2771_p2 Esi_1_fu_2791_p2 xor_ln270_fu_3255_p2 and_ln270_fu_3261_p2 Aga_3_fu_3267_p2 xor_ln271_fu_3273_p2 and_ln271_fu_3279_p2 Age_3_fu_3285_p2 xor_ln272_fu_3291_p2 and_ln272_fu_3297_p2 Agi_3_fu_3303_p2 xor_ln273_fu_3309_p2 and_ln273_fu_3315_p2 Ago_3_fu_3321_p2 xor_ln274_fu_3327_p2 and_ln274_fu_3333_p2 Agu_3_fu_3339_p2 Ebe_1_fu_2811_p2 Egi_1_fu_2829_p2 Eko_1_fu_2849_p2 Emu_1_fu_2869_p2 Esa_1_fu_2889_p2 xor_ln286_fu_3375_p2 and_ln286_fu_3381_p2 Aka_3_fu_3387_p2 xor_ln287_fu_3393_p2 and_ln287_fu_3399_p2 Ake_3_fu_3405_p2 xor_ln288_fu_3411_p2 and_ln288_fu_3417_p2 Aki_3_fu_3423_p2 xor_ln289_fu_3429_p2 and_ln289_fu_3435_p2 Ako_3_fu_3441_p2 xor_ln290_fu_3447_p2 and_ln290_fu_3453_p2 Aku_3_fu_3459_p2 Ebu_1_fu_2909_p2 Ega_1_fu_2929_p2 Eke_1_fu_2949_p2 Emi_1_fu_2969_p2 Eso_1_fu_2989_p2 xor_ln302_fu_3495_p2 and_ln302_fu_3501_p2 Ama_3_fu_3507_p2 xor_ln303_fu_3513_p2 and_ln303_fu_3519_p2 Ame_3_fu_3525_p2 xor_ln304_fu_3531_p2 and_ln304_fu_3537_p2 Ami_3_fu_3543_p2 xor_ln305_fu_3549_p2 and_ln305_fu_3555_p2 Amo_3_fu_3561_p2 xor_ln306_fu_3567_p2 and_ln306_fu_3573_p2 Amu_3_fu_3579_p2 Ebi_1_fu_3009_p2 Ego_1_fu_3029_p2 Eku_1_fu_3049_p2 Ema_1_fu_3069_p2 Ese_1_fu_3089_p2 xor_ln318_fu_3615_p2 and_ln318_fu_3621_p2 Asa_3_fu_3627_p2 xor_ln319_fu_3633_p2 and_ln319_fu_3639_p2 Ase_3_fu_3645_p2 xor_ln320_fu_3651_p2 and_ln320_fu_3657_p2 Asi_3_fu_3663_p2 xor_ln321_fu_3669_p2 and_ln321_fu_3675_p2 Aso_3_fu_3681_p2 xor_ln322_fu_3687_p2 and_ln322_fu_3693_p2 Asu_3_fu_3699_p2 add_ln131_fu_907_p2 KeccakF_RoundConstants_U"
                }]
            }
          ]
        },
        {
          "ModuleName": "KeccakF1600_StatePermute",
          "InstanceName": "grp_KeccakF1600_StatePermute_fu_194",
          "Instances": [{
              "ModuleName": "KeccakF1600_StatePermute_Pipeline_state_permute",
              "InstanceName": "grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390",
              "BindInstances": "icmp_ln131_fu_873_p2 xor_ln135_fu_993_p2 xor_ln135_2_fu_999_p2 xor_ln135_1_fu_1005_p2 BCa_fu_1011_p2 xor_ln136_fu_1017_p2 xor_ln136_2_fu_1023_p2 xor_ln136_1_fu_1029_p2 BCe_fu_1035_p2 xor_ln137_fu_1041_p2 xor_ln137_1_fu_1047_p2 xor_ln137_2_fu_1053_p2 BCi_fu_1059_p2 xor_ln138_fu_1065_p2 xor_ln138_1_fu_1071_p2 xor_ln138_2_fu_1077_p2 BCo_fu_1083_p2 xor_ln139_fu_1089_p2 xor_ln139_2_fu_1095_p2 xor_ln139_1_fu_1101_p2 BCu_fu_1107_p2 Da_fu_1133_p2 De_fu_1159_p2 Di_fu_1185_p2 Do_fu_1211_p2 Du_fu_1237_p2 Aba_4_fu_1243_p2 Age_2_fu_1249_p2 Aki_2_fu_1277_p2 Amo_2_fu_1305_p2 Asu_2_fu_1333_p2 xor_ln159_fu_1361_p2 and_ln159_fu_1367_p2 xor_ln159_1_fu_1373_p2 Eba_fu_1379_p2 xor_ln160_fu_1385_p2 and_ln160_fu_1391_p2 Ebe_fu_1397_p2 xor_ln161_fu_1403_p2 and_ln161_fu_1409_p2 Ebi_fu_1415_p2 xor_ln162_fu_1421_p2 and_ln162_fu_1427_p2 Ebo_fu_1433_p2 xor_ln163_fu_1439_p2 and_ln163_fu_1445_p2 Ebu_fu_1451_p2 Abo_2_fu_1457_p2 Agu_2_fu_1485_p2 Aka_2_fu_1513_p2 Ame_2_fu_1541_p2 Asi_2_fu_1569_p2 xor_ln175_fu_1597_p2 and_ln175_fu_1603_p2 Ega_fu_1609_p2 xor_ln176_fu_1615_p2 and_ln176_fu_1621_p2 Ege_fu_1627_p2 xor_ln177_fu_1633_p2 and_ln177_fu_1639_p2 Egi_fu_1645_p2 xor_ln178_fu_1651_p2 and_ln178_fu_1657_p2 Ego_fu_1663_p2 xor_ln179_fu_1669_p2 and_ln179_fu_1675_p2 Egu_fu_1681_p2 Abe_2_fu_1687_p2 Agi_2_fu_1713_p2 Ako_2_fu_1741_p2 Amu_2_fu_1769_p2 Asa_2_fu_1797_p2 xor_ln191_fu_1825_p2 and_ln191_fu_1831_p2 Eka_fu_1837_p2 xor_ln192_fu_1843_p2 and_ln192_fu_1849_p2 Eke_fu_1855_p2 xor_ln193_fu_1861_p2 and_ln193_fu_1867_p2 Eki_fu_1873_p2 xor_ln194_fu_1879_p2 and_ln194_fu_1885_p2 Eko_fu_1891_p2 xor_ln195_fu_1897_p2 and_ln195_fu_1903_p2 Eku_fu_1909_p2 Abu_2_fu_1915_p2 Aga_2_fu_1943_p2 Ake_2_fu_1971_p2 Ami_2_fu_1999_p2 Aso_2_fu_2027_p2 xor_ln207_fu_2055_p2 and_ln207_fu_2061_p2 Ema_fu_2067_p2 xor_ln208_fu_2073_p2 and_ln208_fu_2079_p2 Eme_fu_2085_p2 xor_ln209_fu_2091_p2 and_ln209_fu_2097_p2 Emi_fu_2103_p2 xor_ln210_fu_2109_p2 and_ln210_fu_2115_p2 Emo_fu_2121_p2 xor_ln211_fu_2127_p2 and_ln211_fu_2133_p2 Emu_fu_2139_p2 Abi_2_fu_2145_p2 Ago_2_fu_2173_p2 Aku_2_fu_2201_p2 Ama_2_fu_2229_p2 Ase_2_fu_2257_p2 xor_ln223_fu_2285_p2 and_ln223_fu_2291_p2 Esa_fu_2297_p2 xor_ln224_fu_2303_p2 and_ln224_fu_2309_p2 Ese_fu_2315_p2 xor_ln225_fu_2321_p2 and_ln225_fu_2327_p2 Esi_fu_2333_p2 xor_ln226_fu_2339_p2 and_ln226_fu_2345_p2 Eso_fu_2351_p2 xor_ln227_fu_2357_p2 and_ln227_fu_2363_p2 Esu_fu_2369_p2 xor_ln230_fu_2375_p2 xor_ln230_1_fu_2381_p2 xor_ln230_2_fu_2387_p2 BCa_6_fu_2393_p2 xor_ln231_1_fu_2399_p2 xor_ln231_fu_2405_p2 xor_ln231_2_fu_2411_p2 BCe_6_fu_2417_p2 xor_ln232_1_fu_2423_p2 xor_ln232_fu_2429_p2 xor_ln232_2_fu_2435_p2 BCi_6_fu_2441_p2 xor_ln233_fu_2447_p2 xor_ln233_1_fu_2453_p2 xor_ln233_2_fu_2459_p2 BCo_6_fu_2465_p2 xor_ln234_fu_2471_p2 xor_ln234_1_fu_2477_p2 xor_ln234_2_fu_2483_p2 BCu_6_fu_2489_p2 Da_1_fu_2515_p2 De_1_fu_2541_p2 Di_1_fu_2567_p2 Do_1_fu_2593_p2 Du_1_fu_2619_p2 Eba_2_fu_2625_p2 Ege_1_fu_2631_p2 Eki_1_fu_2651_p2 Emo_1_fu_2671_p2 Esu_1_fu_2691_p2 xor_ln254_fu_3133_p2 and_ln254_fu_3139_p2 xor_ln254_1_fu_3145_p2 Aba_3_fu_3149_p2 xor_ln255_fu_3155_p2 and_ln255_fu_3161_p2 Abe_3_fu_3167_p2 xor_ln256_fu_3173_p2 and_ln256_fu_3179_p2 Abi_3_fu_3185_p2 xor_ln257_fu_3191_p2 and_ln257_fu_3197_p2 Abo_3_fu_3202_p2 xor_ln258_fu_3208_p2 and_ln258_fu_3213_p2 Abu_3_fu_3219_p2 Ebo_1_fu_2711_p2 Egu_1_fu_2731_p2 Eka_1_fu_2751_p2 Eme_1_fu_2771_p2 Esi_1_fu_2791_p2 xor_ln270_fu_3255_p2 and_ln270_fu_3261_p2 Aga_3_fu_3267_p2 xor_ln271_fu_3273_p2 and_ln271_fu_3279_p2 Age_3_fu_3285_p2 xor_ln272_fu_3291_p2 and_ln272_fu_3297_p2 Agi_3_fu_3303_p2 xor_ln273_fu_3309_p2 and_ln273_fu_3315_p2 Ago_3_fu_3321_p2 xor_ln274_fu_3327_p2 and_ln274_fu_3333_p2 Agu_3_fu_3339_p2 Ebe_1_fu_2811_p2 Egi_1_fu_2829_p2 Eko_1_fu_2849_p2 Emu_1_fu_2869_p2 Esa_1_fu_2889_p2 xor_ln286_fu_3375_p2 and_ln286_fu_3381_p2 Aka_3_fu_3387_p2 xor_ln287_fu_3393_p2 and_ln287_fu_3399_p2 Ake_3_fu_3405_p2 xor_ln288_fu_3411_p2 and_ln288_fu_3417_p2 Aki_3_fu_3423_p2 xor_ln289_fu_3429_p2 and_ln289_fu_3435_p2 Ako_3_fu_3441_p2 xor_ln290_fu_3447_p2 and_ln290_fu_3453_p2 Aku_3_fu_3459_p2 Ebu_1_fu_2909_p2 Ega_1_fu_2929_p2 Eke_1_fu_2949_p2 Emi_1_fu_2969_p2 Eso_1_fu_2989_p2 xor_ln302_fu_3495_p2 and_ln302_fu_3501_p2 Ama_3_fu_3507_p2 xor_ln303_fu_3513_p2 and_ln303_fu_3519_p2 Ame_3_fu_3525_p2 xor_ln304_fu_3531_p2 and_ln304_fu_3537_p2 Ami_3_fu_3543_p2 xor_ln305_fu_3549_p2 and_ln305_fu_3555_p2 Amo_3_fu_3561_p2 xor_ln306_fu_3567_p2 and_ln306_fu_3573_p2 Amu_3_fu_3579_p2 Ebi_1_fu_3009_p2 Ego_1_fu_3029_p2 Eku_1_fu_3049_p2 Ema_1_fu_3069_p2 Ese_1_fu_3089_p2 xor_ln318_fu_3615_p2 and_ln318_fu_3621_p2 Asa_3_fu_3627_p2 xor_ln319_fu_3633_p2 and_ln319_fu_3639_p2 Ase_3_fu_3645_p2 xor_ln320_fu_3651_p2 and_ln320_fu_3657_p2 Asi_3_fu_3663_p2 xor_ln321_fu_3669_p2 and_ln321_fu_3675_p2 Aso_3_fu_3681_p2 xor_ln322_fu_3687_p2 and_ln322_fu_3693_p2 Asu_3_fu_3699_p2 add_ln131_fu_907_p2 KeccakF_RoundConstants_U"
            }]
        }
      ]
    },
    "Info": {
      "keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KeccakF1600_StatePermute_Pipeline_state_permute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KeccakF1600_StatePermute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "keccak_absorb_once_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha3_256_hw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.622"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_477_1",
            "TripCount": "25",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "KeccakF1600_StatePermute_Pipeline_state_permute": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.214"
        },
        "Loops": [{
            "Name": "state_permute",
            "TripCount": "12",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "3275",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "16642",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "KeccakF1600_StatePermute": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.214"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "4904",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "17136",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "32",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "keccak_absorb_once_1": {
        "Latency": {
          "LatencyBest": "119",
          "LatencyAvg": "18520",
          "LatencyWorst": "37188",
          "PipelineIIMin": "119",
          "PipelineIIMax": "37188",
          "PipelineII": "119 ~ 37188",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "process_blocks_loop",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "36045",
            "Latency": "0 ~ 36045",
            "PipelineII": "",
            "PipelineDepth": "267",
            "Loops": [
              {
                "Name": "copy_to_local_loop",
                "TripCount": "17",
                "Latency": "170",
                "PipelineII": "",
                "PipelineDepth": "10"
              },
              {
                "Name": "absorb_from_local_loop",
                "TripCount": "17",
                "Latency": "51",
                "PipelineII": "",
                "PipelineDepth": "3"
              }
            ]
          },
          {
            "Name": "absorb_loop3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1024",
            "Latency": "0 ~ 1024",
            "PipelineII": "",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "7499",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "20136",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "37",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "sha3_256_hw": {
        "Latency": {
          "LatencyBest": "205",
          "LatencyAvg": "18606",
          "LatencyWorst": "37274",
          "PipelineIIMin": "206",
          "PipelineIIMax": "37275",
          "PipelineII": "206 ~ 37275",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_790_1_VITIS_LOOP_44_1",
            "TripCount": "32",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "13",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "FF": "13785",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "39077",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "73",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-06 15:29:22 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
