<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › sibyte › swarm › rtc_m41t81.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rtc_m41t81.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2000, 2001 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2002 MontaVista Software Inc.</span>
<span class="cm"> * Author: jsun@mvista.com or jsun@junsun.net</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute	it and/or modify it</span>
<span class="cm"> * under  the terms of	the GNU General	 Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/bcd.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>

<span class="cp">#include &lt;asm/time.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#include &lt;asm/sibyte/sb1250.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_regs.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_smbus.h&gt;</span>


<span class="cm">/* M41T81 definitions */</span>

<span class="cm">/*</span>
<span class="cm"> * Register bits</span>
<span class="cm"> */</span>

<span class="cp">#define M41T81REG_SC_ST		0x80		</span><span class="cm">/* stop bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_HR_CB		0x40		</span><span class="cm">/* century bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_HR_CEB	0x80		</span><span class="cm">/* century enable bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_CTL_S		0x20		</span><span class="cm">/* sign bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_CTL_FT	0x40		</span><span class="cm">/* frequency test bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_CTL_OUT	0x80		</span><span class="cm">/* output level */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_RB0	0x01		</span><span class="cm">/* watchdog resolution bit 0 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_RB1	0x02		</span><span class="cm">/* watchdog resolution bit 1 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_BMB0	0x04		</span><span class="cm">/* watchdog multiplier bit 0 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_BMB1	0x08		</span><span class="cm">/* watchdog multiplier bit 1 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_BMB2	0x10		</span><span class="cm">/* watchdog multiplier bit 2 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_BMB3	0x20		</span><span class="cm">/* watchdog multiplier bit 3 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD_BMB4	0x40		</span><span class="cm">/* watchdog multiplier bit 4 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AMO_ABE	0x20		</span><span class="cm">/* alarm in &quot;battery back-up mode&quot; enable bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AMO_SQWE	0x40		</span><span class="cm">/* square wave enable */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AMO_AFE	0x80		</span><span class="cm">/* alarm flag enable flag */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_ADT_RPT5	0x40		</span><span class="cm">/* alarm repeat mode bit 5 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_ADT_RPT4	0x80		</span><span class="cm">/* alarm repeat mode bit 4 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AHR_RPT3	0x80		</span><span class="cm">/* alarm repeat mode bit 3 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AHR_HT	0x40		</span><span class="cm">/* halt update bit */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AMN_RPT2	0x80		</span><span class="cm">/* alarm repeat mode bit 2 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_ASC_RPT1	0x80		</span><span class="cm">/* alarm repeat mode bit 1 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_FLG_AF	0x40		</span><span class="cm">/* alarm flag (read only) */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_FLG_WDF	0x80		</span><span class="cm">/* watchdog flag (read only) */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_SQW_RS0	0x10		</span><span class="cm">/* sqw frequency bit 0 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_SQW_RS1	0x20		</span><span class="cm">/* sqw frequency bit 1 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_SQW_RS2	0x40		</span><span class="cm">/* sqw frequency bit 2 */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_SQW_RS3	0x80		</span><span class="cm">/* sqw frequency bit 3 */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Register numbers</span>
<span class="cm"> */</span>

<span class="cp">#define M41T81REG_TSC	0x00		</span><span class="cm">/* tenths/hundredths of second */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_SC	0x01		</span><span class="cm">/* seconds */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_MN	0x02		</span><span class="cm">/* minute */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_HR	0x03		</span><span class="cm">/* hour/century */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_DY	0x04		</span><span class="cm">/* day of week */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_DT	0x05		</span><span class="cm">/* date of month */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_MO	0x06		</span><span class="cm">/* month */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_YR	0x07		</span><span class="cm">/* year */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_CTL	0x08		</span><span class="cm">/* control */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_WD	0x09		</span><span class="cm">/* watchdog */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AMO	0x0A		</span><span class="cm">/* alarm: month */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_ADT	0x0B		</span><span class="cm">/* alarm: date */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AHR	0x0C		</span><span class="cm">/* alarm: hour */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_AMN	0x0D		</span><span class="cm">/* alarm: minute */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_ASC	0x0E		</span><span class="cm">/* alarm: second */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_FLG	0x0F		</span><span class="cm">/* flags */</span><span class="cp"></span>
<span class="cp">#define M41T81REG_SQW	0x13		</span><span class="cm">/* square wave register */</span><span class="cp"></span>

<span class="cp">#define M41T81_CCR_ADDRESS	0x68</span>

<span class="cp">#define SMB_CSR(reg)	IOADDR(A_SMB_REGISTER(1, reg))</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">m41t81_read</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_BUSY</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_CMD</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">V_SMB_ADDR</span><span class="p">(</span><span class="n">M41T81_CCR_ADDRESS</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_SMB_TT_WR1BYTE</span><span class="p">,</span>
		     <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_START</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_BUSY</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">V_SMB_ADDR</span><span class="p">(</span><span class="n">M41T81_CCR_ADDRESS</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_SMB_TT_RD1BYTE</span><span class="p">,</span>
		     <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_START</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_BUSY</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear error bit by writing a 1 */</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SMB_ERROR</span><span class="p">,</span> <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_DATA</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">m41t81_write</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_BUSY</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_CMD</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">b</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_DATA</span><span class="p">));</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">V_SMB_ADDR</span><span class="p">(</span><span class="n">M41T81_CCR_ADDRESS</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_SMB_TT_WR2BYTE</span><span class="p">,</span>
		     <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_START</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_BUSY</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear error bit by writing a 1 */</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">M_SMB_ERROR</span><span class="p">,</span> <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* read the same byte again to make sure it is written */</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">V_SMB_ADDR</span><span class="p">(</span><span class="n">M41T81_CCR_ADDRESS</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_SMB_TT_RD1BYTE</span><span class="p">,</span>
		     <span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_START</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">SMB_CSR</span><span class="p">(</span><span class="n">R_SMB_STATUS</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">M_SMB_BUSY</span><span class="p">)</span>
		<span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">m41t81_set_time</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtc_time</span> <span class="n">tm</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* Note we don&#39;t care about the century */</span>
	<span class="n">rtc_time_to_tm</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tm</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note the write order matters as it ensures the correctness.</span>
<span class="cm">	 * When we write sec, 10th sec is clear.  It is reasonable to</span>
<span class="cm">	 * believe we should finish writing min within a second.</span>
<span class="cm">	 */</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtc_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_sec</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_sec</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_SC</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_sec</span><span class="p">);</span>

	<span class="n">tm</span><span class="p">.</span><span class="n">tm_min</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_min</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_MN</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_min</span><span class="p">);</span>

	<span class="n">tm</span><span class="p">.</span><span class="n">tm_hour</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_hour</span><span class="p">);</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_hour</span> <span class="o">=</span> <span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_hour</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_HR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xc0</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_HR</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_hour</span><span class="p">);</span>

	<span class="cm">/* tm_wday starts from 0 to 6 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_wday</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_wday</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_wday</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_wday</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_DY</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_wday</span><span class="p">);</span>

	<span class="n">tm</span><span class="p">.</span><span class="n">tm_mday</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_mday</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_DT</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_mday</span><span class="p">);</span>

	<span class="cm">/* tm_mon starts from 0, *ick* */</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_mon</span> <span class="o">++</span><span class="p">;</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_mon</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_mon</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_MO</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_mon</span><span class="p">);</span>

	<span class="cm">/* we don&#39;t do century, everything is beyond 2000 */</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_year</span> <span class="o">%=</span> <span class="mi">100</span><span class="p">;</span>
	<span class="n">tm</span><span class="p">.</span><span class="n">tm_year</span> <span class="o">=</span> <span class="n">bin2bcd</span><span class="p">(</span><span class="n">tm</span><span class="p">.</span><span class="n">tm_year</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_YR</span><span class="p">,</span> <span class="n">tm</span><span class="p">.</span><span class="n">tm_year</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtc_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">m41t81_get_time</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">year</span><span class="p">,</span> <span class="n">mon</span><span class="p">,</span> <span class="n">day</span><span class="p">,</span> <span class="n">hour</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">sec</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * min is valid if two reads of sec are the same.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtc_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">sec</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_SC</span><span class="p">);</span>
		<span class="n">min</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_MN</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sec</span> <span class="o">==</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_SC</span><span class="p">))</span> <span class="k">break</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtc_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">hour</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_HR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="n">day</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_DT</span><span class="p">);</span>
	<span class="n">mon</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_MO</span><span class="p">);</span>
	<span class="n">year</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_YR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtc_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sec</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">sec</span><span class="p">);</span>
	<span class="n">min</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">min</span><span class="p">);</span>
	<span class="n">hour</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">hour</span><span class="p">);</span>
	<span class="n">day</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">day</span><span class="p">);</span>
	<span class="n">mon</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">mon</span><span class="p">);</span>
	<span class="n">year</span> <span class="o">=</span> <span class="n">bcd2bin</span><span class="p">(</span><span class="n">year</span><span class="p">);</span>

	<span class="n">year</span> <span class="o">+=</span> <span class="mi">2000</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">mktime</span><span class="p">(</span><span class="n">year</span><span class="p">,</span> <span class="n">mon</span><span class="p">,</span> <span class="n">day</span><span class="p">,</span> <span class="n">hour</span><span class="p">,</span> <span class="n">min</span><span class="p">,</span> <span class="n">sec</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">m41t81_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* enable chip if it is not enabled yet */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_SC</span><span class="p">);</span>
	<span class="n">m41t81_write</span><span class="p">(</span><span class="n">M41T81REG_SC</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">m41t81_read</span><span class="p">(</span><span class="n">M41T81REG_SC</span><span class="p">)</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
